
Sensor_Final_F3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001314c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf0  080132e0  080132e0  000232e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ed0  08013ed0  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08013ed0  08013ed0  00023ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ed8  08013ed8  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ed8  08013ed8  00023ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013edc  08013edc  00023edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08013ee0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
 10 .bss          000057d0  200001e4  200001e4  000301e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200059b4  200059b4  000301e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bd7e  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e8d  00000000  00000000  0004bf92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001900  00000000  00000000  00050e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001668  00000000  00000000  00052720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a269  00000000  00000000  00053d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025607  00000000  00000000  0007dff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1bc2  00000000  00000000  000a35f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001851ba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007aec  00000000  00000000  0018520c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080132c4 	.word	0x080132c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080132c4 	.word	0x080132c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b28      	ldr	r3, [pc, #160]	; (80010ac <MX_ADC1_Init+0xb4>)
 800100c:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <MX_ADC1_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <MX_ADC1_Init+0xb4>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800101e:	4b23      	ldr	r3, [pc, #140]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001026:	2201      	movs	r2, #1
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b20      	ldr	r3, [pc, #128]	; (80010ac <MX_ADC1_Init+0xb4>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <MX_ADC1_Init+0xb4>)
 800103a:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <MX_ADC1_Init+0xbc>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001046:	2202      	movs	r2, #2
 8001048:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <MX_ADC1_Init+0xb4>)
 800104c:	2200      	movs	r2, #0
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	4814      	ldr	r0, [pc, #80]	; (80010ac <MX_ADC1_Init+0xb4>)
 800105a:	f001 f9d7 	bl	800240c <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 fb54 	bl	8001710 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001068:	2300      	movs	r3, #0
 800106a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	480c      	ldr	r0, [pc, #48]	; (80010ac <MX_ADC1_Init+0xb4>)
 800107a:	f001 fb2f 	bl	80026dc <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001084:	f000 fb44 	bl	8001710 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001088:	2301      	movs	r3, #1
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800108c:	2302      	movs	r3, #2
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001096:	f001 fb21 	bl	80026dc <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fb36 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000200 	.word	0x20000200
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <HAL_ADC_MspInit+0xd8>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d156      	bne.n	8001188 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a2c      	ldr	r2, [pc, #176]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a25      	ldr	r2, [pc, #148]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MAG_ADC_Pin|PHS_ADC_Pin;
 8001112:	2303      	movs	r3, #3
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	481c      	ldr	r0, [pc, #112]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 8001126:	f002 f9fb 	bl	8003520 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800112c:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800112e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001130:	4b1a      	ldr	r3, [pc, #104]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001132:	2200      	movs	r2, #0
 8001134:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001136:	4b19      	ldr	r3, [pc, #100]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001144:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001148:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800114c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001150:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001152:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001158:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800115c:	2200      	movs	r2, #0
 800115e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001162:	2200      	movs	r2, #0
 8001164:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001168:	2200      	movs	r2, #0
 800116a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800116c:	480b      	ldr	r0, [pc, #44]	; (800119c <HAL_ADC_MspInit+0xe4>)
 800116e:	f001 fe67 	bl	8002e40 <HAL_DMA_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001178:	f000 faca 	bl	8001710 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a07      	ldr	r2, [pc, #28]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
 8001182:	4a06      	ldr	r2, [pc, #24]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40012000 	.word	0x40012000
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000
 800119c:	20000248 	.word	0x20000248
 80011a0:	40026410 	.word	0x40026410

080011a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <MX_DMA_Init+0x3c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	2038      	movs	r0, #56	; 0x38
 80011cc:	f001 fe01 	bl	8002dd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011d0:	2038      	movs	r0, #56	; 0x38
 80011d2:	f001 fe1a 	bl	8002e0a <HAL_NVIC_EnableIRQ>

}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40023800 	.word	0x40023800

080011e4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08c      	sub	sp, #48	; 0x30
 80011e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
 80011fe:	4bb0      	ldr	r3, [pc, #704]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4aaf      	ldr	r2, [pc, #700]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001204:	f043 0310 	orr.w	r3, r3, #16
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4bad      	ldr	r3, [pc, #692]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f003 0310 	and.w	r3, r3, #16
 8001212:	61bb      	str	r3, [r7, #24]
 8001214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	4ba9      	ldr	r3, [pc, #676]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4aa8      	ldr	r2, [pc, #672]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4ba6      	ldr	r3, [pc, #664]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0304 	and.w	r3, r3, #4
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4ba2      	ldr	r3, [pc, #648]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4aa1      	ldr	r2, [pc, #644]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800123c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b9f      	ldr	r3, [pc, #636]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b9b      	ldr	r3, [pc, #620]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a9a      	ldr	r2, [pc, #616]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b98      	ldr	r3, [pc, #608]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b94      	ldr	r3, [pc, #592]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a93      	ldr	r2, [pc, #588]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b91      	ldr	r3, [pc, #580]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b8d      	ldr	r3, [pc, #564]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a8c      	ldr	r2, [pc, #560]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001290:	f043 0308 	orr.w	r3, r3, #8
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b8a      	ldr	r3, [pc, #552]	; (80014c0 <MX_GPIO_Init+0x2dc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RADIO_RESET_Pin|RADIO_ANT_SW_Pin|POWER_EN1_Pin|POWER_EN2_Pin
 80012a2:	2200      	movs	r2, #0
 80012a4:	f646 6124 	movw	r1, #28196	; 0x6e24
 80012a8:	4886      	ldr	r0, [pc, #536]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80012aa:	f002 faed 	bl	8003888 <HAL_GPIO_WritePin>
                          |POWER_EN3_Pin|LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2108      	movs	r1, #8
 80012b2:	4885      	ldr	r0, [pc, #532]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 80012b4:	f002 fae8 	bl	8003888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2120      	movs	r1, #32
 80012bc:	4883      	ldr	r0, [pc, #524]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80012be:	f002 fae3 	bl	8003888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_SPI_MOSI_Pin|RADIO_SPI_SCLK_Pin|RF_SWB_Pin|AD9833_SPI_MOSI_Pin
 80012c2:	2200      	movs	r2, #0
 80012c4:	f64e 0105 	movw	r1, #59397	; 0xe805
 80012c8:	4881      	ldr	r0, [pc, #516]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80012ca:	f002 fadd 	bl	8003888 <HAL_GPIO_WritePin>
                          |AD9833_SPI_CLK_Pin|AD9833_SPI_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RF_SWA_Pin|AD9914_RESET_Pin|AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 80012ce:	2200      	movs	r2, #0
 80012d0:	f44f 41c4 	mov.w	r1, #25088	; 0x6200
 80012d4:	487f      	ldr	r0, [pc, #508]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 80012d6:	f002 fad7 	bl	8003888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 80012da:	2304      	movs	r3, #4
 80012dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	2301      	movs	r3, #1
 80012e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e2:	2301      	movs	r3, #1
 80012e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	4619      	mov	r1, r3
 80012f0:	4874      	ldr	r0, [pc, #464]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80012f2:	f002 f915 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RADIO_DEVICE_SEL_Pin|RADIO_BUSY_Pin;
 80012f6:	2318      	movs	r3, #24
 80012f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012fe:	2302      	movs	r3, #2
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	486e      	ldr	r0, [pc, #440]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 800130a:	f002 f909 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = RADIO_ANT_SW_Pin|LED_RED_Pin|LED_GREEN_Pin;
 800130e:	f246 0320 	movw	r3, #24608	; 0x6020
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001318:	2302      	movs	r3, #2
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	4867      	ldr	r0, [pc, #412]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 8001328:	f002 f8fa 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE8 PE12 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_15
 800132c:	f249 1343 	movw	r3, #37187	; 0x9143
 8001330:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001332:	2303      	movs	r3, #3
 8001334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	4860      	ldr	r0, [pc, #384]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 8001342:	f002 f8ed 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001346:	f242 035f 	movw	r3, #8287	; 0x205f
 800134a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134c:	2303      	movs	r3, #3
 800134e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	4619      	mov	r1, r3
 800135a:	485c      	ldr	r0, [pc, #368]	; (80014cc <MX_GPIO_Init+0x2e8>)
 800135c:	f002 f8e0 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8
 8001360:	f649 7354 	movw	r3, #40788	; 0x9f54
 8001364:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001366:	2303      	movs	r3, #3
 8001368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	4619      	mov	r1, r3
 8001374:	4854      	ldr	r0, [pc, #336]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 8001376:	f002 f8d3 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD9914_SPI_CS_Pin;
 800137a:	2308      	movs	r3, #8
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001382:	2302      	movs	r3, #2
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD9914_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	4619      	mov	r1, r3
 8001390:	484d      	ldr	r0, [pc, #308]	; (80014c8 <MX_GPIO_Init+0x2e4>)
 8001392:	f002 f8c5 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin;
 8001396:	2320      	movs	r3, #32
 8001398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800139e:	2302      	movs	r3, #2
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RADIO_NSS_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	4847      	ldr	r0, [pc, #284]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80013ae:	f002 f8b7 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_Pin|RADIO_SPI_SCLK_Pin|AD9833_SPI_MOSI_Pin|AD9833_SPI_CLK_Pin
 80013b2:	f24e 0305 	movw	r3, #57349	; 0xe005
 80013b6:	61fb      	str	r3, [r7, #28]
                          |AD9833_SPI_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c0:	2302      	movs	r3, #2
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	4619      	mov	r1, r3
 80013ca:	4841      	ldr	r0, [pc, #260]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80013cc:	f002 f8a8 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_Pin;
 80013d0:	2302      	movs	r3, #2
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d4:	2300      	movs	r3, #0
 80013d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d8:	2301      	movs	r3, #1
 80013da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	483b      	ldr	r0, [pc, #236]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 80013e4:	f002 f89c 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_DIO_1_Pin;
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013f2:	2302      	movs	r3, #2
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RADIO_DIO_1_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	4619      	mov	r1, r3
 80013fc:	4831      	ldr	r0, [pc, #196]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 80013fe:	f002 f88f 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 8001402:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001408:	2301      	movs	r3, #1
 800140a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800140c:	2302      	movs	r3, #2
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001410:	2302      	movs	r3, #2
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001414:	f107 031c 	add.w	r3, r7, #28
 8001418:	4619      	mov	r1, r3
 800141a:	482a      	ldr	r0, [pc, #168]	; (80014c4 <MX_GPIO_Init+0x2e0>)
 800141c:	f002 f880 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_4|GPIO_PIN_5
 8001420:	f241 73f0 	movw	r3, #6128	; 0x17f0
 8001424:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	4826      	ldr	r0, [pc, #152]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 8001436:	f002 f873 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RF_SWB_Pin;
 800143a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800143e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001440:	2301      	movs	r3, #1
 8001442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001444:	2302      	movs	r3, #2
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RF_SWB_GPIO_Port, &GPIO_InitStruct);
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	481f      	ldr	r0, [pc, #124]	; (80014d0 <MX_GPIO_Init+0x2ec>)
 8001454:	f002 f864 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD10 PD11 PD12
                           PD15 PD0 PD1 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001458:	f649 53fb 	movw	r3, #40443	; 0x9dfb
 800145c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145e:	2303      	movs	r3, #3
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 800146e:	f002 f857 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = RF_SWA_Pin|AD9914_RESET_Pin|AD9914_IOUPDATE_Pin;
 8001472:	f44f 43c4 	mov.w	r3, #25088	; 0x6200
 8001476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800147c:	2302      	movs	r3, #2
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	4619      	mov	r1, r3
 800148a:	4812      	ldr	r0, [pc, #72]	; (80014d4 <MX_GPIO_Init+0x2f0>)
 800148c:	f002 f848 	bl	8003520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Det_Pin;
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001498:	2302      	movs	r3, #2
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	480a      	ldr	r0, [pc, #40]	; (80014cc <MX_GPIO_Init+0x2e8>)
 80014a4:	f002 f83c 	bl	8003520 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	2017      	movs	r0, #23
 80014ae:	f001 fc90 	bl	8002dd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014b2:	2017      	movs	r0, #23
 80014b4:	f001 fca9 	bl	8002e0a <HAL_NVIC_EnableIRQ>

}
 80014b8:	bf00      	nop
 80014ba:	3730      	adds	r7, #48	; 0x30
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40020000 	.word	0x40020000
 80014cc:	40020800 	.word	0x40020800
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020c00 	.word	0x40020c00

080014d8 <LOWPOWER_GPIO_Init>:

/* USER CODE BEGIN 2 */
void LOWPOWER_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]

	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_RESET);
 80014ec:	2200      	movs	r2, #0
 80014ee:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 80014f2:	481f      	ldr	r0, [pc, #124]	; (8001570 <LOWPOWER_GPIO_Init+0x98>)
 80014f4:	f002 f9c8 	bl	8003888 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PEPin PEPin PEPin */
	GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 80014f8:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80014fc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001502:	2302      	movs	r3, #2
 8001504:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001506:	2302      	movs	r3, #2
 8001508:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4619      	mov	r1, r3
 800150e:	4818      	ldr	r0, [pc, #96]	; (8001570 <LOWPOWER_GPIO_Init+0x98>)
 8001510:	f002 f806 	bl	8003520 <HAL_GPIO_Init>


	GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 8001514:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001518:	607b      	str	r3, [r7, #4]
	                          |uSD_CLK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001526:	230c      	movs	r3, #12
 8001528:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	4619      	mov	r1, r3
 800152e:	4811      	ldr	r0, [pc, #68]	; (8001574 <LOWPOWER_GPIO_Init+0x9c>)
 8001530:	f001 fff6 	bl	8003520 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001534:	2304      	movs	r3, #4
 8001536:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001544:	230c      	movs	r3, #12
 8001546:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	480a      	ldr	r0, [pc, #40]	; (8001578 <LOWPOWER_GPIO_Init+0xa0>)
 800154e:	f001 ffe7 	bl	8003520 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_Det_Pin;
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800155a:	2302      	movs	r3, #2
 800155c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	4619      	mov	r1, r3
 8001562:	4804      	ldr	r0, [pc, #16]	; (8001574 <LOWPOWER_GPIO_Init+0x9c>)
 8001564:	f001 ffdc 	bl	8003520 <HAL_GPIO_Init>
}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40021000 	.word	0x40021000
 8001574:	40020800 	.word	0x40020800
 8001578:	40020c00 	.word	0x40020c00

0800157c <LOWPOWER_GPIO_DeInit>:

void LOWPOWER_GPIO_DeInit(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin;
 8001590:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001594:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	4814      	ldr	r0, [pc, #80]	; (80015f4 <LOWPOWER_GPIO_DeInit+0x78>)
 80015a4:	f001 ffbc 	bl	8003520 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 80015a8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80015ac:	607b      	str	r3, [r7, #4]
		                          |uSD_CLK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	4619      	mov	r1, r3
 80015ba:	480f      	ldr	r0, [pc, #60]	; (80015f8 <LOWPOWER_GPIO_DeInit+0x7c>)
 80015bc:	f001 ffb0 	bl	8003520 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_CMD_Pin;
 80015c0:	2304      	movs	r3, #4
 80015c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4619      	mov	r1, r3
 80015d0:	480a      	ldr	r0, [pc, #40]	; (80015fc <LOWPOWER_GPIO_DeInit+0x80>)
 80015d2:	f001 ffa5 	bl	8003520 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = uSD_Det_Pin;
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(uSD_Det_GPIO_Port, &GPIO_InitStruct);
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4619      	mov	r1, r3
 80015e6:	4804      	ldr	r0, [pc, #16]	; (80015f8 <LOWPOWER_GPIO_DeInit+0x7c>)
 80015e8:	f001 ff9a 	bl	8003520 <HAL_GPIO_Init>
}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020800 	.word	0x40020800
 80015fc:	40020c00 	.word	0x40020c00

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001604:	f000 fe4c 	bl	80022a0 <HAL_Init>
  /* USER CODE BEGIN Init */
  // SystemClock_Config_User();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001608:	f000 f816 	bl	8001638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800160c:	f7ff fdea 	bl	80011e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001610:	f7ff fdc8 	bl	80011a4 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001614:	f000 f8e2 	bl	80017dc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001618:	f005 fe80 	bl	800731c <MX_FATFS_Init>
  MX_SPI1_Init();
 800161c:	f000 f968 	bl	80018f0 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001620:	f7ff fcea 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001624:	f000 f87a 	bl	800171c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  RTC_Time_Setup();
 8001628:	f00c f840 	bl	800d6ac <RTC_Time_Setup>
  Alarms_Setup();
 800162c:	f00c f87e 	bl	800d72c <Alarms_Setup>
  Sensor_MX_Process();
 8001630:	f00a ffaa 	bl	800c588 <Sensor_MX_Process>
  */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001634:	e7fe      	b.n	8001634 <main+0x34>
	...

08001638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b094      	sub	sp, #80	; 0x50
 800163c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800163e:	f107 0320 	add.w	r3, r7, #32
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	2100      	movs	r1, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f00c faba 	bl	800dbc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	4b29      	ldr	r3, [pc, #164]	; (8001708 <SystemClock_Config+0xd0>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a28      	ldr	r2, [pc, #160]	; (8001708 <SystemClock_Config+0xd0>)
 8001666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b26      	ldr	r3, [pc, #152]	; (8001708 <SystemClock_Config+0xd0>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	4b23      	ldr	r3, [pc, #140]	; (800170c <SystemClock_Config+0xd4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a22      	ldr	r2, [pc, #136]	; (800170c <SystemClock_Config+0xd4>)
 8001682:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <SystemClock_Config+0xd4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001694:	2305      	movs	r3, #5
 8001696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800169e:	2305      	movs	r3, #5
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a2:	2302      	movs	r3, #2
 80016a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016ac:	2308      	movs	r3, #8
 80016ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80016b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b6:	2302      	movs	r3, #2
 80016b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016ba:	2307      	movs	r3, #7
 80016bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016be:	f107 0320 	add.w	r3, r7, #32
 80016c2:	4618      	mov	r0, r3
 80016c4:	f002 f956 	bl	8003974 <HAL_RCC_OscConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016ce:	f000 f81f 	bl	8001710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d2:	230f      	movs	r3, #15
 80016d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d6:	2302      	movs	r3, #2
 80016d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2105      	movs	r1, #5
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fbb7 	bl	8003e64 <HAL_RCC_ClockConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80016fc:	f000 f808 	bl	8001710 <Error_Handler>
  }
}
 8001700:	bf00      	nop
 8001702:	3750      	adds	r7, #80	; 0x50
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40023800 	.word	0x40023800
 800170c:	40007000 	.word	0x40007000

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001718:	e7fe      	b.n	8001718 <Error_Handler+0x8>
	...

0800171c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <MX_RTC_Init+0x44>)
 8001722:	4a10      	ldr	r2, [pc, #64]	; (8001764 <MX_RTC_Init+0x48>)
 8001724:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_RTC_Init+0x44>)
 8001728:	2200      	movs	r2, #0
 800172a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_RTC_Init+0x44>)
 800172e:	227f      	movs	r2, #127	; 0x7f
 8001730:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <MX_RTC_Init+0x44>)
 8001734:	22ff      	movs	r2, #255	; 0xff
 8001736:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_RTC_Init+0x44>)
 800173a:	2200      	movs	r2, #0
 800173c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <MX_RTC_Init+0x44>)
 8001740:	2200      	movs	r2, #0
 8001742:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_RTC_Init+0x44>)
 8001746:	2200      	movs	r2, #0
 8001748:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_RTC_Init+0x44>)
 800174c:	f002 fe58 	bl	8004400 <HAL_RTC_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001756:	f7ff ffdb 	bl	8001710 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200002a8 	.word	0x200002a8
 8001764:	40002800 	.word	0x40002800

08001768 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <HAL_RTC_MspInit+0x6c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d121      	bne.n	80017cc <HAL_RTC_MspInit+0x64>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001788:	2302      	movs	r3, #2
 800178a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800178c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001790:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4618      	mov	r0, r3
 8001798:	f002 fd50 	bl	800423c <HAL_RCCEx_PeriphCLKConfig>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80017a2:	f7ff ffb5 	bl	8001710 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <HAL_RTC_MspInit+0x70>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2100      	movs	r1, #0
 80017b0:	2003      	movs	r0, #3
 80017b2:	f001 fb0e 	bl	8002dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80017b6:	2003      	movs	r0, #3
 80017b8:	f001 fb27 	bl	8002e0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2029      	movs	r0, #41	; 0x29
 80017c2:	f001 fb06 	bl	8002dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80017c6:	2029      	movs	r0, #41	; 0x29
 80017c8:	f001 fb1f 	bl	8002e0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017cc:	bf00      	nop
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40002800 	.word	0x40002800
 80017d8:	42470e3c 	.word	0x42470e3c

080017dc <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <MX_SDIO_SD_Init+0x40>)
 80017e4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 80017f8:	4b07      	ldr	r3, [pc, #28]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 80017fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017fe:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <MX_SDIO_SD_Init+0x3c>)
 8001808:	2204      	movs	r2, #4
 800180a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	200002c8 	.word	0x200002c8
 800181c:	40012c00 	.word	0x40012c00

08001820 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	; 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a28      	ldr	r2, [pc, #160]	; (80018e0 <HAL_SD_MspInit+0xc0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d14a      	bne.n	80018d8 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	4b27      	ldr	r3, [pc, #156]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184a:	4a26      	ldr	r2, [pc, #152]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 800184c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001850:	6453      	str	r3, [r2, #68]	; 0x44
 8001852:	4b24      	ldr	r3, [pc, #144]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a1f      	ldr	r2, [pc, #124]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001868:	f043 0304 	orr.w	r3, r3, #4
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a18      	ldr	r2, [pc, #96]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 8001884:	f043 0308 	orr.w	r3, r3, #8
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <HAL_SD_MspInit+0xc4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = uSD_D0_Pin|uSD_D1_Pin|uSD_D2_Pin|uSD_D3_Pin
 8001896:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800189a:	617b      	str	r3, [r7, #20]
                          |uSD_CLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018a8:	230c      	movs	r3, #12
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	480d      	ldr	r0, [pc, #52]	; (80018e8 <HAL_SD_MspInit+0xc8>)
 80018b4:	f001 fe34 	bl	8003520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 80018b8:	2304      	movs	r3, #4
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018c8:	230c      	movs	r3, #12
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	4806      	ldr	r0, [pc, #24]	; (80018ec <HAL_SD_MspInit+0xcc>)
 80018d4:	f001 fe24 	bl	8003520 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80018d8:	bf00      	nop
 80018da:	3728      	adds	r7, #40	; 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40012c00 	.word	0x40012c00
 80018e4:	40023800 	.word	0x40023800
 80018e8:	40020800 	.word	0x40020800
 80018ec:	40020c00 	.word	0x40020c00

080018f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018f4:	4b18      	ldr	r3, [pc, #96]	; (8001958 <MX_SPI1_Init+0x68>)
 80018f6:	4a19      	ldr	r2, [pc, #100]	; (800195c <MX_SPI1_Init+0x6c>)
 80018f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <MX_SPI1_Init+0x68>)
 80018fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001900:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <MX_SPI1_Init+0x68>)
 8001904:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001908:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <MX_SPI1_Init+0x68>)
 800190c:	2200      	movs	r2, #0
 800190e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001910:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_SPI1_Init+0x68>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <MX_SPI1_Init+0x68>)
 8001918:	2200      	movs	r2, #0
 800191a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800191c:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_SPI1_Init+0x68>)
 800191e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001922:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <MX_SPI1_Init+0x68>)
 8001926:	2228      	movs	r2, #40	; 0x28
 8001928:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <MX_SPI1_Init+0x68>)
 800192c:	2200      	movs	r2, #0
 800192e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001930:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_SPI1_Init+0x68>)
 8001932:	2200      	movs	r2, #0
 8001934:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <MX_SPI1_Init+0x68>)
 8001938:	2200      	movs	r2, #0
 800193a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_SPI1_Init+0x68>)
 800193e:	220a      	movs	r2, #10
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <MX_SPI1_Init+0x68>)
 8001944:	f004 fce7 	bl	8006316 <HAL_SPI_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800194e:	f7ff fedf 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	2000034c 	.word	0x2000034c
 800195c:	40013000 	.word	0x40013000

08001960 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	; (80019e4 <HAL_SPI_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12b      	bne.n	80019da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a17      	ldr	r2, [pc, #92]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 800198c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a10      	ldr	r2, [pc, #64]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <HAL_SPI_MspInit+0x88>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD9914_SPI_CLK_Pin|AD9914_SPI_MOSI_Pin;
 80019ba:	23a0      	movs	r3, #160	; 0xa0
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ca:	2305      	movs	r3, #5
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_SPI_MspInit+0x8c>)
 80019d6:	f001 fda3 	bl	8003520 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	; 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40013000 	.word	0x40013000
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <HAL_MspInit+0x4c>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_MspInit+0x4c>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a2e:	2007      	movs	r0, #7
 8001a30:	f001 f9c4 	bl	8002dbc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800

08001a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <NMI_Handler+0x4>

08001a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4a:	e7fe      	b.n	8001a4a <HardFault_Handler+0x4>

08001a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <MemManage_Handler+0x4>

08001a52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a56:	e7fe      	b.n	8001a56 <BusFault_Handler+0x4>

08001a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <UsageFault_Handler+0x4>

08001a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8c:	f000 fc5a 	bl	8002344 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <RTC_WKUP_IRQHandler+0x10>)
 8001a9a:	f003 fa51 	bl	8004f40 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200002a8 	.word	0x200002a8

08001aa8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_1_Pin);
 8001aac:	2080      	movs	r0, #128	; 0x80
 8001aae:	f001 ff05 	bl	80038bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <RTC_Alarm_IRQHandler+0x10>)
 8001abe:	f003 f823 	bl	8004b08 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200002a8 	.word	0x200002a8

08001acc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <DMA2_Stream0_IRQHandler+0x10>)
 8001ad2:	f001 fabb 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000248 	.word	0x20000248

08001ae0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  return 1;
 8001ae4:	2301      	movs	r3, #1
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_kill>:

int _kill(int pid, int sig)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001afa:	f00c f829 	bl	800db50 <__errno>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2216      	movs	r2, #22
 8001b02:	601a      	str	r2, [r3, #0]
  return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_exit>:

void _exit (int status)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f7ff ffe7 	bl	8001af0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b22:	e7fe      	b.n	8001b22 <_exit+0x12>

08001b24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e00a      	b.n	8001b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b36:	f3af 8000 	nop.w
 8001b3a:	4601      	mov	r1, r0
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	60ba      	str	r2, [r7, #8]
 8001b42:	b2ca      	uxtb	r2, r1
 8001b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf0      	blt.n	8001b36 <_read+0x12>
  }

  return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e009      	b.n	8001b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dbf1      	blt.n	8001b70 <_write+0x12>
  }
  return len;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_close>:

int _close(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_isatty>:

int _isatty(int file)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <_sbrk+0x5c>)
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <_sbrk+0x60>)
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c14:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <_sbrk+0x64>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <_sbrk+0x68>)
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d207      	bcs.n	8001c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c30:	f00b ff8e 	bl	800db50 <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	220c      	movs	r2, #12
 8001c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e009      	b.n	8001c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <_sbrk+0x64>)
 8001c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20020000 	.word	0x20020000
 8001c60:	00000400 	.word	0x00000400
 8001c64:	200003a4 	.word	0x200003a4
 8001c68:	200059b8 	.word	0x200059b8

08001c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c70:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <SystemInit+0x20>)
 8001c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c76:	4a05      	ldr	r2, [pc, #20]	; (8001c8c <SystemInit+0x20>)
 8001c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <Reset_Handler>:
 8001c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc8 <LoopFillZerobss+0x12>
 8001c94:	480d      	ldr	r0, [pc, #52]	; (8001ccc <LoopFillZerobss+0x16>)
 8001c96:	490e      	ldr	r1, [pc, #56]	; (8001cd0 <LoopFillZerobss+0x1a>)
 8001c98:	4a0e      	ldr	r2, [pc, #56]	; (8001cd4 <LoopFillZerobss+0x1e>)
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	e002      	b.n	8001ca4 <LoopCopyDataInit>

08001c9e <CopyDataInit>:
 8001c9e:	58d4      	ldr	r4, [r2, r3]
 8001ca0:	50c4      	str	r4, [r0, r3]
 8001ca2:	3304      	adds	r3, #4

08001ca4 <LoopCopyDataInit>:
 8001ca4:	18c4      	adds	r4, r0, r3
 8001ca6:	428c      	cmp	r4, r1
 8001ca8:	d3f9      	bcc.n	8001c9e <CopyDataInit>
 8001caa:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <LoopFillZerobss+0x22>)
 8001cac:	4c0b      	ldr	r4, [pc, #44]	; (8001cdc <LoopFillZerobss+0x26>)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e001      	b.n	8001cb6 <LoopFillZerobss>

08001cb2 <FillZerobss>:
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	3204      	adds	r2, #4

08001cb6 <LoopFillZerobss>:
 8001cb6:	42a2      	cmp	r2, r4
 8001cb8:	d3fb      	bcc.n	8001cb2 <FillZerobss>
 8001cba:	f7ff ffd7 	bl	8001c6c <SystemInit>
 8001cbe:	f00b ff4d 	bl	800db5c <__libc_init_array>
 8001cc2:	f7ff fc9d 	bl	8001600 <main>
 8001cc6:	4770      	bx	lr
 8001cc8:	20020000 	.word	0x20020000
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	200001e4 	.word	0x200001e4
 8001cd4:	08013ee0 	.word	0x08013ee0
 8001cd8:	200001e4 	.word	0x200001e4
 8001cdc:	200059b4 	.word	0x200059b4

08001ce0 <ADC_IRQHandler>:
 8001ce0:	e7fe      	b.n	8001ce0 <ADC_IRQHandler>
	...

08001ce4 <AD9833_Write_Register>:
uint16_t FRQHW = 0;    // MSB of Frequency Tuning Word
uint16_t Phase = 0;    // Phase Value
uint16_t Ctl_reg = 0;      // Control register

void AD9833_Write_Register(uint16_t Value)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	80fb      	strh	r3, [r7, #6]
	 *  Write data to register through SPI
	 *  send 16-bit data each time
	 */

	// goes low to select AD9833
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_RESET);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf4:	4822      	ldr	r0, [pc, #136]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001cf6:	f001 fdc7 	bl	8003888 <HAL_GPIO_WritePin>

	for (uint8_t i = 0; i <16; i++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	73fb      	strb	r3, [r7, #15]
 8001cfe:	e024      	b.n	8001d4a <AD9833_Write_Register+0x66>
	{
		if (Value & 0x8000) HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_SET);
 8001d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	da06      	bge.n	8001d16 <AD9833_Write_Register+0x32>
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d0e:	481c      	ldr	r0, [pc, #112]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d10:	f001 fdba 	bl	8003888 <HAL_GPIO_WritePin>
 8001d14:	e005      	b.n	8001d22 <AD9833_Write_Register+0x3e>
		else HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d1c:	4818      	ldr	r0, [pc, #96]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d1e:	f001 fdb3 	bl	8003888 <HAL_GPIO_WritePin>
		ASM_NOP();
 8001d22:	bf00      	nop
		HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d2a:	4815      	ldr	r0, [pc, #84]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d2c:	f001 fdac 	bl	8003888 <HAL_GPIO_WritePin>
		ASM_NOP();
 8001d30:	bf00      	nop
		HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d38:	4811      	ldr	r0, [pc, #68]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d3a:	f001 fda5 	bl	8003888 <HAL_GPIO_WritePin>
		Value = Value << 1;
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i <16; i++)
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	3301      	adds	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b0f      	cmp	r3, #15
 8001d4e:	d9d7      	bls.n	8001d00 <AD9833_Write_Register+0x1c>
	}
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port,AD9833_SPI_MOSI_Pin,GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d56:	480a      	ldr	r0, [pc, #40]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d58:	f001 fd96 	bl	8003888 <HAL_GPIO_WritePin>
	ASM_NOP();
 8001d5c:	bf00      	nop

	// goes high after the data was sent
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_SET);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d64:	4806      	ldr	r0, [pc, #24]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d66:	f001 fd8f 	bl	8003888 <HAL_GPIO_WritePin>
	// goes high to make sure it's HIGH when CS goes LOW
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port,AD9833_SPI_CLK_Pin,GPIO_PIN_SET);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d70:	4803      	ldr	r0, [pc, #12]	; (8001d80 <AD9833_Write_Register+0x9c>)
 8001d72:	f001 fd89 	bl	8003888 <HAL_GPIO_WritePin>
}
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40020400 	.word	0x40020400

08001d84 <AD9833_SetFrequency>:


void AD9833_SetFrequency(float fout)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	ed87 0a01 	vstr	s0, [r7, #4]
	 *
	 * fout:    Output frequency
	 * FMCLK:   Master reference clock (24MHz)
	 *
	 */
	uint32_t FreqWord = (uint32_t)(fout * (AD_2POW28 / AD9833_MCLK) + 0.5);
 8001d8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d92:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001e14 <AD9833_SetFrequency+0x90>
 8001d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d9a:	ee17 0a90 	vmov	r0, s15
 8001d9e:	f7fe fbd3 	bl	8000548 <__aeabi_f2d>
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <AD9833_SetFrequency+0x94>)
 8001da8:	f7fe fa70 	bl	800028c <__adddf3>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8001db8:	4603      	mov	r3, r0
 8001dba:	60fb      	str	r3, [r7, #12]

	// data (bit 13- bit0)
	FRQHW = (uint16_t)((FreqWord >> 14) & 0x3FFF);        // FREQ MSB
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	0b9b      	lsrs	r3, r3, #14
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001dca:	801a      	strh	r2, [r3, #0]
	FRQLW = (uint16_t)(FreqWord & 0x3FFF);                   // FREQ LSB
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001dd8:	801a      	strh	r2, [r3, #0]
	 * Frequency register in two consecutive writes, bit 15 and bit 14 are
	 * set to 0 and 1, respectively, which is the Frequency Register 0 address.
	 *
	 */

	FRQHW |= AD9833_CMD_WRITE_FREQ_0;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001de6:	801a      	strh	r2, [r3, #0]
	FRQLW |= AD9833_CMD_WRITE_FREQ_0;
 8001de8:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001df4:	801a      	strh	r2, [r3, #0]
	 *
	 */
	//AD9833_Write_Register(Ctl_reg);

	// Frequency register: 14 LSBs
	AD9833_Write_Register(FRQLW);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <AD9833_SetFrequency+0x9c>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff72 	bl	8001ce4 <AD9833_Write_Register>

	// Frequency register: 14 MSBs
	AD9833_Write_Register(FRQHW);
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <AD9833_SetFrequency+0x98>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff6d 	bl	8001ce4 <AD9833_Write_Register>
}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	462ec000 	.word	0x462ec000
 8001e18:	3fe00000 	.word	0x3fe00000
 8001e1c:	200003aa 	.word	0x200003aa
 8001e20:	200003a8 	.word	0x200003a8

08001e24 <AD9833_Reset>:
}



void AD9833_Reset(bool _reset)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
	if (_reset) AD9833_bitSet(Ctl_reg, AD9833_RESET);   //reset
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d007      	beq.n	8001e44 <AD9833_Reset+0x20>
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <AD9833_Reset+0x40>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <AD9833_Reset+0x40>)
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	e006      	b.n	8001e52 <AD9833_Reset+0x2e>
	else     AD9833_bitClear(Ctl_reg, AD9833_RESET);  // clear reset
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <AD9833_Reset+0x40>)
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <AD9833_Reset+0x40>)
 8001e50:	801a      	strh	r2, [r3, #0]

	AD9833_Write_Register(Ctl_reg);
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <AD9833_Reset+0x40>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff ff44 	bl	8001ce4 <AD9833_Write_Register>
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200003ac 	.word	0x200003ac

08001e68 <AD9833_Power_Down>:

void AD9833_Power_Down(bool _pwrdwn)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	if (_pwrdwn)
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d00e      	beq.n	8001e96 <AD9833_Power_Down+0x2e>
	{
		AD9833_bitSet(Ctl_reg, AD9833_SLEEP1);
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e84:	801a      	strh	r2, [r3, #0]
		AD9833_bitSet(Ctl_reg, AD9833_SLEEP12);
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e92:	801a      	strh	r2, [r3, #0]
 8001e94:	e00d      	b.n	8001eb2 <AD9833_Power_Down+0x4a>
	}
	else
	{
		AD9833_bitClear(Ctl_reg, AD9833_SLEEP1);  // clear reset
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001ea2:	801a      	strh	r2, [r3, #0]
		AD9833_bitClear(Ctl_reg, AD9833_SLEEP12);  // clear reset
 8001ea4:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001eb0:	801a      	strh	r2, [r3, #0]
	}
	AD9833_Write_Register(Ctl_reg);
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <AD9833_Power_Down+0x5c>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ff14 	bl	8001ce4 <AD9833_Write_Register>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	200003ac 	.word	0x200003ac

08001ec8 <AD9833_Generate_Wave>:


void AD9833_Generate_Wave(float fout)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	ed87 0a01 	vstr	s0, [r7, #4]
	Ctl_reg = 0;
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	801a      	strh	r2, [r3, #0]

	// Set Frequency register in two consecutive writes
	AD9833_bitSet(Ctl_reg, AD9833_B28);
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ee4:	801a      	strh	r2, [r3, #0]
	AD9833_Write_Register(Ctl_reg);
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <AD9833_Generate_Wave+0x44>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fefa 	bl	8001ce4 <AD9833_Write_Register>

	// Reset to write register
	AD9833_Reset(true);
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	f7ff ff97 	bl	8001e24 <AD9833_Reset>

	// Set frequency
	AD9833_SetFrequency(fout);
 8001ef6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001efa:	f7ff ff43 	bl	8001d84 <AD9833_SetFrequency>
	// Set phase
	// AD9833_SetPhase(pout);   comment out to always output phase of 0 degree

	// select frequency register 0 and phase register 0
	// clear reset hold to enable waveform output
	AD9833_Reset(false);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f7ff ff90 	bl	8001e24 <AD9833_Reset>

	// Set shape
	// AD9833_SetShape(shape);  comment to always output sine wave
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200003ac 	.word	0x200003ac

08001f10 <AD9833_Init>:

void AD9833_Init()
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_SET);
 8001f14:	2201      	movs	r2, #1
 8001f16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f1a:	4808      	ldr	r0, [pc, #32]	; (8001f3c <AD9833_Init+0x2c>)
 8001f1c:	f001 fcb4 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port, AD9833_SPI_MOSI_Pin, GPIO_PIN_SET);
 8001f20:	2201      	movs	r2, #1
 8001f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <AD9833_Init+0x2c>)
 8001f28:	f001 fcae 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port, AD9833_SPI_CLK_Pin, GPIO_PIN_SET);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f32:	4802      	ldr	r0, [pc, #8]	; (8001f3c <AD9833_Init+0x2c>)
 8001f34:	f001 fca8 	bl	8003888 <HAL_GPIO_WritePin>
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40020400 	.word	0x40020400

08001f40 <AD9833_IO_LOW>:

void AD9833_IO_LOW()
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_SPI_CS_GPIO_Port, AD9833_SPI_CS_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f4a:	4808      	ldr	r0, [pc, #32]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f4c:	f001 fc9c 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_MOSI_GPIO_Port, AD9833_SPI_MOSI_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f58:	f001 fc96 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833_SPI_CLK_GPIO_Port, AD9833_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f62:	4802      	ldr	r0, [pc, #8]	; (8001f6c <AD9833_IO_LOW+0x2c>)
 8001f64:	f001 fc90 	bl	8003888 <HAL_GPIO_WritePin>
}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40020400 	.word	0x40020400

08001f70 <AD9914_Init>:
uint8_t FTW_update[4];            // Frequency Tuning Words
uint8_t Pha_Amp_update[4];        // Amplitude and Phase Control Words


void AD9914_Init()
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	AD9914_Send_Reset();
 8001f74:	f000 f81e 	bl	8001fb4 <AD9914_Send_Reset>
	AD9914_Initilize_DDS();
 8001f78:	f000 f854 	bl	8002024 <AD9914_Initilize_DDS>
}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <AD9914_Send_IO_Update>:


void AD9914_Send_IO_Update()
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
	 * the serial or parallel input/output port buffer to active registers.
	 * I/O_UPDATE is active on the rising edge, and the pulse width must
	 * be greater than one SYNC_CLK period.
	*/

	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8001f84:	2200      	movs	r2, #0
 8001f86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f8a:	4809      	ldr	r0, [pc, #36]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001f8c:	f001 fc7c 	bl	8003888 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP(); // little delay
 8001f90:	bf00      	nop
	// send high to activate it
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f98:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001f9a:	f001 fc75 	bl	8003888 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001f9e:	bf00      	nop
	// send low to end it
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fa6:	4802      	ldr	r0, [pc, #8]	; (8001fb0 <AD9914_Send_IO_Update+0x30>)
 8001fa8:	f001 fc6e 	bl	8003888 <HAL_GPIO_WritePin>
}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40020c00 	.word	0x40020c00

08001fb4 <AD9914_Send_Reset>:

void AD9914_Send_Reset()
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	/*
	 * Reset Ad9914 at the initialization
	*/

	// send high to reset
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_SET);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fbe:	4806      	ldr	r0, [pc, #24]	; (8001fd8 <AD9914_Send_Reset+0x24>)
 8001fc0:	f001 fc62 	bl	8003888 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001fc4:	bf00      	nop
	// send low to end it
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <AD9914_Send_Reset+0x24>)
 8001fce:	f001 fc5b 	bl	8003888 <HAL_GPIO_WritePin>
	AD9833_ASM_NOP();
 8001fd2:	bf00      	nop
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40020c00 	.word	0x40020c00

08001fdc <AD9914_Write_Register>:


void AD9914_Write_Register(uint8_t RegisterAddress, const uint8_t* Value)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	6039      	str	r1, [r7, #0]
 8001fe6:	71fb      	strb	r3, [r7, #7]
	/*
	 *  Write data to register through SPI
	 */

	// goes to low to select the cs pin
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2108      	movs	r1, #8
 8001fec:	480b      	ldr	r0, [pc, #44]	; (800201c <AD9914_Write_Register+0x40>)
 8001fee:	f001 fc4b 	bl	8003888 <HAL_GPIO_WritePin>

	// send register address first
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&RegisterAddress, sizeof(RegisterAddress), 100);
 8001ff2:	1df9      	adds	r1, r7, #7
 8001ff4:	2364      	movs	r3, #100	; 0x64
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	4809      	ldr	r0, [pc, #36]	; (8002020 <AD9914_Write_Register+0x44>)
 8001ffa:	f004 fa15 	bl	8006428 <HAL_SPI_Transmit>

	// send 4 bytes of data
	HAL_SPI_Transmit(&hspi1, (uint8_t*)Value, sizeof(Value), 100);
 8001ffe:	2364      	movs	r3, #100	; 0x64
 8002000:	2204      	movs	r2, #4
 8002002:	6839      	ldr	r1, [r7, #0]
 8002004:	4806      	ldr	r0, [pc, #24]	; (8002020 <AD9914_Write_Register+0x44>)
 8002006:	f004 fa0f 	bl	8006428 <HAL_SPI_Transmit>

	// goes to high release the cs pin
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_SET);
 800200a:	2201      	movs	r2, #1
 800200c:	2108      	movs	r1, #8
 800200e:	4803      	ldr	r0, [pc, #12]	; (800201c <AD9914_Write_Register+0x40>)
 8002010:	f001 fc3a 	bl	8003888 <HAL_GPIO_WritePin>
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40020000 	.word	0x40020000
 8002020:	2000034c 	.word	0x2000034c

08002024 <AD9914_Initilize_DDS>:


void AD9914_Initilize_DDS()
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	AD9914_Calibrate_DAC();
 8002028:	f000 f82c 	bl	8002084 <AD9914_Calibrate_DAC>
	HAL_Delay(5);
 800202c:	2005      	movs	r0, #5
 800202e:	f000 f9a9 	bl	8002384 <HAL_Delay>

	AD9914_Write_Register(CFR1, CFR1Start);
 8002032:	490f      	ldr	r1, [pc, #60]	; (8002070 <AD9914_Initilize_DDS+0x4c>)
 8002034:	2000      	movs	r0, #0
 8002036:	f7ff ffd1 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR2, CFR2Start);
 800203a:	490e      	ldr	r1, [pc, #56]	; (8002074 <AD9914_Initilize_DDS+0x50>)
 800203c:	2001      	movs	r0, #1
 800203e:	f7ff ffcd 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR3, CFR3Start);
 8002042:	490d      	ldr	r1, [pc, #52]	; (8002078 <AD9914_Initilize_DDS+0x54>)
 8002044:	2002      	movs	r0, #2
 8002046:	f7ff ffc9 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	AD9914_Write_Register(CFR4, CFR4Start);
 800204a:	490c      	ldr	r1, [pc, #48]	; (800207c <AD9914_Initilize_DDS+0x58>)
 800204c:	2003      	movs	r0, #3
 800204e:	f7ff ffc5 	bl	8001fdc <AD9914_Write_Register>
	//AD9914_Send_IO_Update();
	// set half of full amplitude and phase 0
	AD9914_Write_Register(PhaAmpAddress0 ,AD9914_Phase_Amp_Set(0.5, 0));
 8002052:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002080 <AD9914_Initilize_DDS+0x5c>
 8002056:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800205a:	f000 f89d 	bl	8002198 <AD9914_Phase_Amp_Set>
 800205e:	4603      	mov	r3, r0
 8002060:	4619      	mov	r1, r3
 8002062:	200c      	movs	r0, #12
 8002064:	f7ff ffba 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002068:	f7ff ff8a 	bl	8001f80 <AD9914_Send_IO_Update>
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	08013460 	.word	0x08013460
 8002074:	08013464 	.word	0x08013464
 8002078:	08013468 	.word	0x08013468
 800207c:	0801346c 	.word	0x0801346c
 8002080:	00000000 	.word	0x00000000

08002084 <AD9914_Calibrate_DAC>:

void AD9914_Calibrate_DAC()
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	 * Failure to calibrate may degrade performance and even result in loss of functionality.
	 *
	 *                *DAC CAL enable bit in the e CFR4 control register (0x03[24])*
	 *
	 */
	AD9914_Write_Register(CFR4, DACCAlEnable);
 8002088:	4906      	ldr	r1, [pc, #24]	; (80020a4 <AD9914_Calibrate_DAC+0x20>)
 800208a:	2003      	movs	r0, #3
 800208c:	f7ff ffa6 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002090:	f7ff ff76 	bl	8001f80 <AD9914_Send_IO_Update>
	AD9914_Write_Register(CFR4, CFR4Start);
 8002094:	4904      	ldr	r1, [pc, #16]	; (80020a8 <AD9914_Calibrate_DAC+0x24>)
 8002096:	2003      	movs	r0, #3
 8002098:	f7ff ffa0 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 800209c:	f7ff ff70 	bl	8001f80 <AD9914_Send_IO_Update>
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	08013470 	.word	0x08013470
 80020a8:	0801346c 	.word	0x0801346c

080020ac <AD9914_Power_Down>:

void AD9914_Power_Down(bool _disable)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
	if(_disable) AD9914_Write_Register(CFR1 ,ALLPWRDOWN);// Set power-down bits to enter power-down mode
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d004      	beq.n	80020c6 <AD9914_Power_Down+0x1a>
 80020bc:	4909      	ldr	r1, [pc, #36]	; (80020e4 <AD9914_Power_Down+0x38>)
 80020be:	2000      	movs	r0, #0
 80020c0:	f7ff ff8c 	bl	8001fdc <AD9914_Write_Register>
 80020c4:	e008      	b.n	80020d8 <AD9914_Power_Down+0x2c>
	else
	{
		AD9914_Write_Register(CFR1, CFR1Start); // clear power-down bits
 80020c6:	4908      	ldr	r1, [pc, #32]	; (80020e8 <AD9914_Power_Down+0x3c>)
 80020c8:	2000      	movs	r0, #0
 80020ca:	f7ff ff87 	bl	8001fdc <AD9914_Write_Register>
		AD9914_Calibrate_DAC();                 // Calibrate DDS after recovering from Power down
 80020ce:	f7ff ffd9 	bl	8002084 <AD9914_Calibrate_DAC>
		HAL_Delay(5);
 80020d2:	2005      	movs	r0, #5
 80020d4:	f000 f956 	bl	8002384 <HAL_Delay>
	}

	AD9914_Send_IO_Update();
 80020d8:	f7ff ff52 	bl	8001f80 <AD9914_Send_IO_Update>
}
 80020dc:	bf00      	nop
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	08013474 	.word	0x08013474
 80020e8:	08013460 	.word	0x08013460

080020ec <AD9914_Generate_Wave>:


void AD9914_Generate_Wave(double fout)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	ed87 0b00 	vstr	d0, [r7]
	AD9914_Write_Register(FreqTWAddress0 ,AD9914_Calculate_frequency_tuning_word(fout));
 80020f6:	ed97 0b00 	vldr	d0, [r7]
 80020fa:	f000 f80d 	bl	8002118 <AD9914_Calculate_frequency_tuning_word>
 80020fe:	4603      	mov	r3, r0
 8002100:	4619      	mov	r1, r3
 8002102:	200b      	movs	r0, #11
 8002104:	f7ff ff6a 	bl	8001fdc <AD9914_Write_Register>
	AD9914_Send_IO_Update();
 8002108:	f7ff ff3a 	bl	8001f80 <AD9914_Send_IO_Update>
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	0000      	movs	r0, r0
	...

08002118 <AD9914_Calculate_frequency_tuning_word>:


uint8_t* AD9914_Calculate_frequency_tuning_word(double fout)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	ed87 0b00 	vstr	d0, [r7]
	 * fout: the desired frequency
	 * fsysclk: the reference clock frequency
	 *
	 */

	uint32_t ftemp =  (uint32_t)(fout * (AD_2POW32 / AD9914_MCLK)+0.5);
 8002122:	a31b      	add	r3, pc, #108	; (adr r3, 8002190 <AD9914_Calculate_frequency_tuning_word+0x78>)
 8002124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002128:	e9d7 0100 	ldrd	r0, r1, [r7]
 800212c:	f7fe fa64 	bl	80005f8 <__aeabi_dmul>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	4b12      	ldr	r3, [pc, #72]	; (8002188 <AD9914_Calculate_frequency_tuning_word+0x70>)
 800213e:	f7fe f8a5 	bl	800028c <__adddf3>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	f7fe fd2d 	bl	8000ba8 <__aeabi_d2uiz>
 800214e:	4603      	mov	r3, r0
 8002150:	60fb      	str	r3, [r7, #12]

	// Frequency Tuning Word sent to AD9914 (MSB first)
	FTW_update[3] = ftemp & 0xff;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4b0d      	ldr	r3, [pc, #52]	; (800218c <AD9914_Calculate_frequency_tuning_word+0x74>)
 8002158:	70da      	strb	r2, [r3, #3]
	FTW_update[2] = (ftemp >> 8) & 0xff;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	0a1b      	lsrs	r3, r3, #8
 800215e:	b2da      	uxtb	r2, r3
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <AD9914_Calculate_frequency_tuning_word+0x74>)
 8002162:	709a      	strb	r2, [r3, #2]
	FTW_update[1] = (ftemp >> 16) & 0xff;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	0c1b      	lsrs	r3, r3, #16
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b08      	ldr	r3, [pc, #32]	; (800218c <AD9914_Calculate_frequency_tuning_word+0x74>)
 800216c:	705a      	strb	r2, [r3, #1]
	FTW_update[0] = (ftemp >> 24) & 0xff;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	0e1b      	lsrs	r3, r3, #24
 8002172:	b2da      	uxtb	r2, r3
 8002174:	4b05      	ldr	r3, [pc, #20]	; (800218c <AD9914_Calculate_frequency_tuning_word+0x74>)
 8002176:	701a      	strb	r2, [r3, #0]

	return FTW_update;
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <AD9914_Calculate_frequency_tuning_word+0x74>)
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	f3af 8000 	nop.w
 8002188:	3fe00000 	.word	0x3fe00000
 800218c:	200003b0 	.word	0x200003b0
 8002190:	b4e81b4f 	.word	0xb4e81b4f
 8002194:	413b4e81 	.word	0x413b4e81

08002198 <AD9914_Phase_Amp_Set>:

uint8_t* AD9914_Phase_Amp_Set(float Amp_scale, float Phase)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	ed87 0a01 	vstr	s0, [r7, #4]
 80021a2:	edc7 0a00 	vstr	s1, [r7]
	 * They should be updated to the 32-bit register with the address of 0x0C
	 * Amplitude: bit [27:16]
	 * Phase    : bit [15:0]
	 *
	 */
	uint16_t Amp_word = (uint16_t)(Amp_scale * AD_2POW12 +0.5);
 80021a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80021aa:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002244 <AD9914_Phase_Amp_Set+0xac>
 80021ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b2:	ee17 0a90 	vmov	r0, s15
 80021b6:	f7fe f9c7 	bl	8000548 <__aeabi_f2d>
 80021ba:	f04f 0200 	mov.w	r2, #0
 80021be:	4b22      	ldr	r3, [pc, #136]	; (8002248 <AD9914_Phase_Amp_Set+0xb0>)
 80021c0:	f7fe f864 	bl	800028c <__adddf3>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4610      	mov	r0, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f7fe fcec 	bl	8000ba8 <__aeabi_d2uiz>
 80021d0:	4603      	mov	r3, r0
 80021d2:	81fb      	strh	r3, [r7, #14]
	uint16_t Phase_word = (uint16_t)(Phase / 360 * AD_2POW16 +0.5);
 80021d4:	ed97 7a00 	vldr	s14, [r7]
 80021d8:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800224c <AD9914_Phase_Amp_Set+0xb4>
 80021dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021e0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002250 <AD9914_Phase_Amp_Set+0xb8>
 80021e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e8:	ee17 0a90 	vmov	r0, s15
 80021ec:	f7fe f9ac 	bl	8000548 <__aeabi_f2d>
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	4b14      	ldr	r3, [pc, #80]	; (8002248 <AD9914_Phase_Amp_Set+0xb0>)
 80021f6:	f7fe f849 	bl	800028c <__adddf3>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4610      	mov	r0, r2
 8002200:	4619      	mov	r1, r3
 8002202:	f7fe fcd1 	bl	8000ba8 <__aeabi_d2uiz>
 8002206:	4603      	mov	r3, r0
 8002208:	81bb      	strh	r3, [r7, #12]

	// MSB first
	Pha_Amp_update[3] = Phase_word & 0xff;         // Phase
 800220a:	89bb      	ldrh	r3, [r7, #12]
 800220c:	b2da      	uxtb	r2, r3
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <AD9914_Phase_Amp_Set+0xbc>)
 8002210:	70da      	strb	r2, [r3, #3]
	Pha_Amp_update[2] = (Phase_word >> 8) & 0xff;
 8002212:	89bb      	ldrh	r3, [r7, #12]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	b29b      	uxth	r3, r3
 8002218:	b2da      	uxtb	r2, r3
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <AD9914_Phase_Amp_Set+0xbc>)
 800221c:	709a      	strb	r2, [r3, #2]
	Pha_Amp_update[1] = Amp_word & 0xff;           // Amplitude
 800221e:	89fb      	ldrh	r3, [r7, #14]
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <AD9914_Phase_Amp_Set+0xbc>)
 8002224:	705a      	strb	r2, [r3, #1]
	Pha_Amp_update[0] = (Amp_word >> 8) & 0x0f;     //Highest 4 bits open
 8002226:	89fb      	ldrh	r3, [r7, #14]
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	b29b      	uxth	r3, r3
 800222c:	b2db      	uxtb	r3, r3
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b07      	ldr	r3, [pc, #28]	; (8002254 <AD9914_Phase_Amp_Set+0xbc>)
 8002236:	701a      	strb	r2, [r3, #0]

	return Pha_Amp_update;
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <AD9914_Phase_Amp_Set+0xbc>)
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	45800000 	.word	0x45800000
 8002248:	3fe00000 	.word	0x3fe00000
 800224c:	43b40000 	.word	0x43b40000
 8002250:	47800000 	.word	0x47800000
 8002254:	200003b4 	.word	0x200003b4

08002258 <AD9914_IO_LOW>:

void AD9914_IO_LOW()
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9914_RESET_GPIO_Port, AD9914_RESET_Pin, GPIO_PIN_RESET);
 800225c:	2200      	movs	r2, #0
 800225e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002262:	480d      	ldr	r0, [pc, #52]	; (8002298 <AD9914_IO_LOW+0x40>)
 8002264:	f001 fb10 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_IOUPDATE_GPIO_Port, AD9914_IOUPDATE_Pin, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800226e:	480a      	ldr	r0, [pc, #40]	; (8002298 <AD9914_IO_LOW+0x40>)
 8002270:	f001 fb0a 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_CS_GPIO_Port, AD9914_SPI_CS_Pin, GPIO_PIN_RESET);
 8002274:	2200      	movs	r2, #0
 8002276:	2108      	movs	r1, #8
 8002278:	4808      	ldr	r0, [pc, #32]	; (800229c <AD9914_IO_LOW+0x44>)
 800227a:	f001 fb05 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_CLK_GPIO_Port, AD9914_SPI_CLK_Pin, GPIO_PIN_RESET);
 800227e:	2200      	movs	r2, #0
 8002280:	2120      	movs	r1, #32
 8002282:	4806      	ldr	r0, [pc, #24]	; (800229c <AD9914_IO_LOW+0x44>)
 8002284:	f001 fb00 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9914_SPI_MOSI_GPIO_Port, AD9914_SPI_MOSI_Pin, GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	2180      	movs	r1, #128	; 0x80
 800228c:	4803      	ldr	r0, [pc, #12]	; (800229c <AD9914_IO_LOW+0x44>)
 800228e:	f001 fafb 	bl	8003888 <HAL_GPIO_WritePin>
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40020c00 	.word	0x40020c00
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022a4:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0d      	ldr	r2, [pc, #52]	; (80022e0 <HAL_Init+0x40>)
 80022aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_Init+0x40>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a0a      	ldr	r2, [pc, #40]	; (80022e0 <HAL_Init+0x40>)
 80022b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <HAL_Init+0x40>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <HAL_Init+0x40>)
 80022c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c8:	2003      	movs	r0, #3
 80022ca:	f000 fd77 	bl	8002dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ce:	2000      	movs	r0, #0
 80022d0:	f000 f808 	bl	80022e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022d4:	f7ff fb8c 	bl	80019f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023c00 	.word	0x40023c00

080022e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022ec:	4b12      	ldr	r3, [pc, #72]	; (8002338 <HAL_InitTick+0x54>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4b12      	ldr	r3, [pc, #72]	; (800233c <HAL_InitTick+0x58>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	4619      	mov	r1, r3
 80022f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80022fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002302:	4618      	mov	r0, r3
 8002304:	f000 fd8f 	bl	8002e26 <HAL_SYSTICK_Config>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e00e      	b.n	8002330 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b0f      	cmp	r3, #15
 8002316:	d80a      	bhi.n	800232e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002318:	2200      	movs	r2, #0
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	f04f 30ff 	mov.w	r0, #4294967295
 8002320:	f000 fd57 	bl	8002dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002324:	4a06      	ldr	r2, [pc, #24]	; (8002340 <HAL_InitTick+0x5c>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	e000      	b.n	8002330 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20000000 	.word	0x20000000
 800233c:	20000008 	.word	0x20000008
 8002340:	20000004 	.word	0x20000004

08002344 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <HAL_IncTick+0x20>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	461a      	mov	r2, r3
 800234e:	4b06      	ldr	r3, [pc, #24]	; (8002368 <HAL_IncTick+0x24>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4413      	add	r3, r2
 8002354:	4a04      	ldr	r2, [pc, #16]	; (8002368 <HAL_IncTick+0x24>)
 8002356:	6013      	str	r3, [r2, #0]
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	20000008 	.word	0x20000008
 8002368:	200003b8 	.word	0x200003b8

0800236c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  return uwTick;
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <HAL_GetTick+0x14>)
 8002372:	681b      	ldr	r3, [r3, #0]
}
 8002374:	4618      	mov	r0, r3
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	200003b8 	.word	0x200003b8

08002384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800238c:	f7ff ffee 	bl	800236c <HAL_GetTick>
 8002390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239c:	d005      	beq.n	80023aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <HAL_Delay+0x44>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4413      	add	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023aa:	bf00      	nop
 80023ac:	f7ff ffde 	bl	800236c <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d8f7      	bhi.n	80023ac <HAL_Delay+0x28>
  {
  }
}
 80023bc:	bf00      	nop
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000008 	.word	0x20000008

080023cc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <HAL_SuspendTick+0x1c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <HAL_SuspendTick+0x1c>)
 80023d6:	f023 0302 	bic.w	r3, r3, #2
 80023da:	6013      	str	r3, [r2, #0]
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	e000e010 	.word	0xe000e010

080023ec <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80023f0:	4b05      	ldr	r3, [pc, #20]	; (8002408 <HAL_ResumeTick+0x1c>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a04      	ldr	r2, [pc, #16]	; (8002408 <HAL_ResumeTick+0x1c>)
 80023f6:	f043 0302 	orr.w	r3, r3, #2
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	e000e010 	.word	0xe000e010

0800240c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e033      	b.n	800248a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d109      	bne.n	800243e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe fe44 	bl	80010b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	2b00      	cmp	r3, #0
 8002448:	d118      	bne.n	800247c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002452:	f023 0302 	bic.w	r3, r3, #2
 8002456:	f043 0202 	orr.w	r2, r3, #2
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 fa5e 	bl	8002920 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f023 0303 	bic.w	r3, r3, #3
 8002472:	f043 0201 	orr.w	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	641a      	str	r2, [r3, #64]	; 0x40
 800247a:	e001      	b.n	8002480 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_Start_DMA+0x1e>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e0e9      	b.n	8002686 <HAL_ADC_Start_DMA+0x1f2>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d018      	beq.n	80024fa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f042 0201 	orr.w	r2, r2, #1
 80024d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024d8:	4b6d      	ldr	r3, [pc, #436]	; (8002690 <HAL_ADC_Start_DMA+0x1fc>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a6d      	ldr	r2, [pc, #436]	; (8002694 <HAL_ADC_Start_DMA+0x200>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	0c9a      	lsrs	r2, r3, #18
 80024e4:	4613      	mov	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4413      	add	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024ec:	e002      	b.n	80024f4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f9      	bne.n	80024ee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002504:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002508:	d107      	bne.n	800251a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002518:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	f040 80a1 	bne.w	800266c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002532:	f023 0301 	bic.w	r3, r3, #1
 8002536:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002554:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002568:	d106      	bne.n	8002578 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256e:	f023 0206 	bic.w	r2, r3, #6
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	645a      	str	r2, [r3, #68]	; 0x44
 8002576:	e002      	b.n	800257e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002586:	4b44      	ldr	r3, [pc, #272]	; (8002698 <HAL_ADC_Start_DMA+0x204>)
 8002588:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258e:	4a43      	ldr	r2, [pc, #268]	; (800269c <HAL_ADC_Start_DMA+0x208>)
 8002590:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	4a42      	ldr	r2, [pc, #264]	; (80026a0 <HAL_ADC_Start_DMA+0x20c>)
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800259e:	4a41      	ldr	r2, [pc, #260]	; (80026a4 <HAL_ADC_Start_DMA+0x210>)
 80025a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80025aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80025ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	334c      	adds	r3, #76	; 0x4c
 80025d6:	4619      	mov	r1, r3
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f000 fcde 	bl	8002f9c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d12a      	bne.n	8002642 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a2d      	ldr	r2, [pc, #180]	; (80026a8 <HAL_ADC_Start_DMA+0x214>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d015      	beq.n	8002622 <HAL_ADC_Start_DMA+0x18e>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a2c      	ldr	r2, [pc, #176]	; (80026ac <HAL_ADC_Start_DMA+0x218>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d105      	bne.n	800260c <HAL_ADC_Start_DMA+0x178>
 8002600:	4b25      	ldr	r3, [pc, #148]	; (8002698 <HAL_ADC_Start_DMA+0x204>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00a      	beq.n	8002622 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a27      	ldr	r2, [pc, #156]	; (80026b0 <HAL_ADC_Start_DMA+0x21c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d136      	bne.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
 8002616:	4b20      	ldr	r3, [pc, #128]	; (8002698 <HAL_ADC_Start_DMA+0x204>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 0310 	and.w	r3, r3, #16
 800261e:	2b00      	cmp	r3, #0
 8002620:	d130      	bne.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d129      	bne.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	e020      	b.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a18      	ldr	r2, [pc, #96]	; (80026a8 <HAL_ADC_Start_DMA+0x214>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d11b      	bne.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d114      	bne.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002668:	609a      	str	r2, [r3, #8]
 800266a:	e00b      	b.n	8002684 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	f043 0210 	orr.w	r2, r3, #16
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267c:	f043 0201 	orr.w	r2, r3, #1
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000000 	.word	0x20000000
 8002694:	431bde83 	.word	0x431bde83
 8002698:	40012300 	.word	0x40012300
 800269c:	08002b19 	.word	0x08002b19
 80026a0:	08002bd3 	.word	0x08002bd3
 80026a4:	08002bef 	.word	0x08002bef
 80026a8:	40012000 	.word	0x40012000
 80026ac:	40012100 	.word	0x40012100
 80026b0:	40012200 	.word	0x40012200

080026b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x1c>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e105      	b.n	8002904 <HAL_ADC_ConfigChannel+0x228>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b09      	cmp	r3, #9
 8002706:	d925      	bls.n	8002754 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68d9      	ldr	r1, [r3, #12]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	4613      	mov	r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	4413      	add	r3, r2
 800271c:	3b1e      	subs	r3, #30
 800271e:	2207      	movs	r2, #7
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43da      	mvns	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	400a      	ands	r2, r1
 800272c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68d9      	ldr	r1, [r3, #12]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	b29b      	uxth	r3, r3
 800273e:	4618      	mov	r0, r3
 8002740:	4603      	mov	r3, r0
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	4403      	add	r3, r0
 8002746:	3b1e      	subs	r3, #30
 8002748:	409a      	lsls	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	60da      	str	r2, [r3, #12]
 8002752:	e022      	b.n	800279a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6919      	ldr	r1, [r3, #16]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	461a      	mov	r2, r3
 8002762:	4613      	mov	r3, r2
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4413      	add	r3, r2
 8002768:	2207      	movs	r2, #7
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	43da      	mvns	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	400a      	ands	r2, r1
 8002776:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6919      	ldr	r1, [r3, #16]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	4618      	mov	r0, r3
 800278a:	4603      	mov	r3, r0
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	4403      	add	r3, r0
 8002790:	409a      	lsls	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b06      	cmp	r3, #6
 80027a0:	d824      	bhi.n	80027ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	3b05      	subs	r3, #5
 80027b4:	221f      	movs	r2, #31
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	400a      	ands	r2, r1
 80027c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	4618      	mov	r0, r3
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	3b05      	subs	r3, #5
 80027de:	fa00 f203 	lsl.w	r2, r0, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	635a      	str	r2, [r3, #52]	; 0x34
 80027ea:	e04c      	b.n	8002886 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d824      	bhi.n	800283e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	4413      	add	r3, r2
 8002804:	3b23      	subs	r3, #35	; 0x23
 8002806:	221f      	movs	r2, #31
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	43da      	mvns	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	400a      	ands	r2, r1
 8002814:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	b29b      	uxth	r3, r3
 8002822:	4618      	mov	r0, r3
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	4613      	mov	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	3b23      	subs	r3, #35	; 0x23
 8002830:	fa00 f203 	lsl.w	r2, r0, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	631a      	str	r2, [r3, #48]	; 0x30
 800283c:	e023      	b.n	8002886 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	3b41      	subs	r3, #65	; 0x41
 8002850:	221f      	movs	r2, #31
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43da      	mvns	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	400a      	ands	r2, r1
 800285e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	b29b      	uxth	r3, r3
 800286c:	4618      	mov	r0, r3
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	3b41      	subs	r3, #65	; 0x41
 800287a:	fa00 f203 	lsl.w	r2, r0, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	430a      	orrs	r2, r1
 8002884:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002886:	4b22      	ldr	r3, [pc, #136]	; (8002910 <HAL_ADC_ConfigChannel+0x234>)
 8002888:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a21      	ldr	r2, [pc, #132]	; (8002914 <HAL_ADC_ConfigChannel+0x238>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d109      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x1cc>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b12      	cmp	r3, #18
 800289a:	d105      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a19      	ldr	r2, [pc, #100]	; (8002914 <HAL_ADC_ConfigChannel+0x238>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d123      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x21e>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b10      	cmp	r3, #16
 80028b8:	d003      	beq.n	80028c2 <HAL_ADC_ConfigChannel+0x1e6>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b11      	cmp	r3, #17
 80028c0:	d11b      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2b10      	cmp	r3, #16
 80028d4:	d111      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028d6:	4b10      	ldr	r3, [pc, #64]	; (8002918 <HAL_ADC_ConfigChannel+0x23c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a10      	ldr	r2, [pc, #64]	; (800291c <HAL_ADC_ConfigChannel+0x240>)
 80028dc:	fba2 2303 	umull	r2, r3, r2, r3
 80028e0:	0c9a      	lsrs	r2, r3, #18
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028ec:	e002      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f9      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40012300 	.word	0x40012300
 8002914:	40012000 	.word	0x40012000
 8002918:	20000000 	.word	0x20000000
 800291c:	431bde83 	.word	0x431bde83

08002920 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002928:	4b79      	ldr	r3, [pc, #484]	; (8002b10 <ADC_Init+0x1f0>)
 800292a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	431a      	orrs	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002954:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	6859      	ldr	r1, [r3, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	021a      	lsls	r2, r3, #8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002978:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6859      	ldr	r1, [r3, #4]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800299a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6899      	ldr	r1, [r3, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b2:	4a58      	ldr	r2, [pc, #352]	; (8002b14 <ADC_Init+0x1f4>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d022      	beq.n	80029fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6899      	ldr	r1, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6899      	ldr	r1, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	e00f      	b.n	8002a1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0202 	bic.w	r2, r2, #2
 8002a2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6899      	ldr	r1, [r3, #8]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	7e1b      	ldrb	r3, [r3, #24]
 8002a38:	005a      	lsls	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01b      	beq.n	8002a84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a5a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685a      	ldr	r2, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6859      	ldr	r1, [r3, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	3b01      	subs	r3, #1
 8002a78:	035a      	lsls	r2, r3, #13
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	e007      	b.n	8002a94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a92:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	051a      	lsls	r2, r3, #20
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ac8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6899      	ldr	r1, [r3, #8]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ad6:	025a      	lsls	r2, r3, #9
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002aee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6899      	ldr	r1, [r3, #8]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	029a      	lsls	r2, r3, #10
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	609a      	str	r2, [r3, #8]
}
 8002b04:	bf00      	nop
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	40012300 	.word	0x40012300
 8002b14:	0f000001 	.word	0x0f000001

08002b18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b24:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d13c      	bne.n	8002bac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d12b      	bne.n	8002ba4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d127      	bne.n	8002ba4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d006      	beq.n	8002b70 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d119      	bne.n	8002ba4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0220 	bic.w	r2, r2, #32
 8002b7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d105      	bne.n	8002ba4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f043 0201 	orr.w	r2, r3, #1
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f00a f875 	bl	800cc94 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002baa:	e00e      	b.n	8002bca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f003 0310 	and.w	r3, r3, #16
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f7ff fd85 	bl	80026c8 <HAL_ADC_ErrorCallback>
}
 8002bbe:	e004      	b.n	8002bca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	4798      	blx	r3
}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b084      	sub	sp, #16
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f7ff fd67 	bl	80026b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002be6:	bf00      	nop
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b084      	sub	sp, #16
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	f043 0204 	orr.w	r2, r3, #4
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f7ff fd5a 	bl	80026c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c14:	bf00      	nop
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4e:	4a04      	ldr	r2, [pc, #16]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	60d3      	str	r3, [r2, #12]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	4907      	ldr	r1, [pc, #28]	; (8002cb8 <__NVIC_EnableIRQ+0x38>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db0a      	blt.n	8002ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	490c      	ldr	r1, [pc, #48]	; (8002d08 <__NVIC_SetPriority+0x4c>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce4:	e00a      	b.n	8002cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4908      	ldr	r1, [pc, #32]	; (8002d0c <__NVIC_SetPriority+0x50>)
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	3b04      	subs	r3, #4
 8002cf4:	0112      	lsls	r2, r2, #4
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	761a      	strb	r2, [r3, #24]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b089      	sub	sp, #36	; 0x24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	f1c3 0307 	rsb	r3, r3, #7
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	bf28      	it	cs
 8002d2e:	2304      	movcs	r3, #4
 8002d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d902      	bls.n	8002d40 <NVIC_EncodePriority+0x30>
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3b03      	subs	r3, #3
 8002d3e:	e000      	b.n	8002d42 <NVIC_EncodePriority+0x32>
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	401a      	ands	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	43d9      	mvns	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	4313      	orrs	r3, r2
         );
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3724      	adds	r7, #36	; 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d88:	d301      	bcc.n	8002d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00f      	b.n	8002dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	; (8002db8 <SysTick_Config+0x40>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d96:	210f      	movs	r1, #15
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	f7ff ff8e 	bl	8002cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da0:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <SysTick_Config+0x40>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da6:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <SysTick_Config+0x40>)
 8002da8:	2207      	movs	r2, #7
 8002daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	e000e010 	.word	0xe000e010

08002dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff29 	bl	8002c1c <__NVIC_SetPriorityGrouping>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	4603      	mov	r3, r0
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
 8002dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de4:	f7ff ff3e 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8002de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	6978      	ldr	r0, [r7, #20]
 8002df0:	f7ff ff8e 	bl	8002d10 <NVIC_EncodePriority>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff5d 	bl	8002cbc <__NVIC_SetPriority>
}
 8002e02:	bf00      	nop
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	4603      	mov	r3, r0
 8002e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff31 	bl	8002c80 <__NVIC_EnableIRQ>
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ffa2 	bl	8002d78 <SysTick_Config>
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e4c:	f7ff fa8e 	bl	800236c <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e099      	b.n	8002f90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e7c:	e00f      	b.n	8002e9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e7e:	f7ff fa75 	bl	800236c <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b05      	cmp	r3, #5
 8002e8a:	d908      	bls.n	8002e9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2203      	movs	r2, #3
 8002e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e078      	b.n	8002f90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e8      	bne.n	8002e7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4b38      	ldr	r3, [pc, #224]	; (8002f98 <HAL_DMA_Init+0x158>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ed6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d107      	bne.n	8002f08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f00:	4313      	orrs	r3, r2
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f023 0307 	bic.w	r3, r3, #7
 8002f1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d117      	bne.n	8002f62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00e      	beq.n	8002f62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 fa6f 	bl	8003428 <DMA_CheckFifoParam>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2240      	movs	r2, #64	; 0x40
 8002f54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e016      	b.n	8002f90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fa26 	bl	80033bc <DMA_CalcBaseAndBitshift>
 8002f70:	4603      	mov	r3, r0
 8002f72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	223f      	movs	r2, #63	; 0x3f
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	f010803f 	.word	0xf010803f

08002f9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
 8002fa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_DMA_Start_IT+0x26>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e040      	b.n	8003044 <HAL_DMA_Start_IT+0xa8>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d12f      	bne.n	8003036 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 f9b8 	bl	8003360 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff4:	223f      	movs	r2, #63	; 0x3f
 8002ff6:	409a      	lsls	r2, r3
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0216 	orr.w	r2, r2, #22
 800300a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	2b00      	cmp	r3, #0
 8003012:	d007      	beq.n	8003024 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0208 	orr.w	r2, r2, #8
 8003022:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f042 0201 	orr.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e005      	b.n	8003042 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003042:	7dfb      	ldrb	r3, [r7, #23]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003058:	4b8e      	ldr	r3, [pc, #568]	; (8003294 <HAL_DMA_IRQHandler+0x248>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a8e      	ldr	r2, [pc, #568]	; (8003298 <HAL_DMA_IRQHandler+0x24c>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0a9b      	lsrs	r3, r3, #10
 8003064:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	2208      	movs	r2, #8
 8003078:	409a      	lsls	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	4013      	ands	r3, r2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d01a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d013      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0204 	bic.w	r2, r2, #4
 800309e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	2208      	movs	r2, #8
 80030a6:	409a      	lsls	r2, r3
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b0:	f043 0201 	orr.w	r2, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030bc:	2201      	movs	r2, #1
 80030be:	409a      	lsls	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d012      	beq.n	80030ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00b      	beq.n	80030ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030da:	2201      	movs	r2, #1
 80030dc:	409a      	lsls	r2, r3
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e6:	f043 0202 	orr.w	r2, r3, #2
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f2:	2204      	movs	r2, #4
 80030f4:	409a      	lsls	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d012      	beq.n	8003124 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003110:	2204      	movs	r2, #4
 8003112:	409a      	lsls	r2, r3
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311c:	f043 0204 	orr.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003128:	2210      	movs	r2, #16
 800312a:	409a      	lsls	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4013      	ands	r3, r2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d043      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	2b00      	cmp	r3, #0
 8003140:	d03c      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	2210      	movs	r2, #16
 8003148:	409a      	lsls	r2, r3
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d018      	beq.n	800318e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d108      	bne.n	800317c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d024      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	4798      	blx	r3
 800317a:	e01f      	b.n	80031bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01b      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	4798      	blx	r3
 800318c:	e016      	b.n	80031bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003198:	2b00      	cmp	r3, #0
 800319a:	d107      	bne.n	80031ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0208 	bic.w	r2, r2, #8
 80031aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c0:	2220      	movs	r2, #32
 80031c2:	409a      	lsls	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 808f 	beq.w	80032ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0310 	and.w	r3, r3, #16
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 8087 	beq.w	80032ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e2:	2220      	movs	r2, #32
 80031e4:	409a      	lsls	r2, r3
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b05      	cmp	r3, #5
 80031f4:	d136      	bne.n	8003264 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0216 	bic.w	r2, r2, #22
 8003204:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003214:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	2b00      	cmp	r3, #0
 800321c:	d103      	bne.n	8003226 <HAL_DMA_IRQHandler+0x1da>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003222:	2b00      	cmp	r3, #0
 8003224:	d007      	beq.n	8003236 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0208 	bic.w	r2, r2, #8
 8003234:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	223f      	movs	r2, #63	; 0x3f
 800323c:	409a      	lsls	r2, r3
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003256:	2b00      	cmp	r3, #0
 8003258:	d07e      	beq.n	8003358 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	4798      	blx	r3
        }
        return;
 8003262:	e079      	b.n	8003358 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01d      	beq.n	80032ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10d      	bne.n	800329c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	2b00      	cmp	r3, #0
 8003286:	d031      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	4798      	blx	r3
 8003290:	e02c      	b.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
 8003292:	bf00      	nop
 8003294:	20000000 	.word	0x20000000
 8003298:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d023      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
 80032ac:	e01e      	b.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10f      	bne.n	80032dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0210 	bic.w	r2, r2, #16
 80032ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d032      	beq.n	800335a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d022      	beq.n	8003346 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2205      	movs	r2, #5
 8003304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0201 	bic.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	3301      	adds	r3, #1
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	429a      	cmp	r2, r3
 8003322:	d307      	bcc.n	8003334 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f2      	bne.n	8003318 <HAL_DMA_IRQHandler+0x2cc>
 8003332:	e000      	b.n	8003336 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003334:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	4798      	blx	r3
 8003356:	e000      	b.n	800335a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003358:	bf00      	nop
    }
  }
}
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800337c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b40      	cmp	r3, #64	; 0x40
 800338c:	d108      	bne.n	80033a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800339e:	e007      	b.n	80033b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	60da      	str	r2, [r3, #12]
}
 80033b0:	bf00      	nop
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	3b10      	subs	r3, #16
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <DMA_CalcBaseAndBitshift+0x64>)
 80033ce:	fba2 2303 	umull	r2, r3, r2, r3
 80033d2:	091b      	lsrs	r3, r3, #4
 80033d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033d6:	4a13      	ldr	r2, [pc, #76]	; (8003424 <DMA_CalcBaseAndBitshift+0x68>)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4413      	add	r3, r2
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d909      	bls.n	80033fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033f2:	f023 0303 	bic.w	r3, r3, #3
 80033f6:	1d1a      	adds	r2, r3, #4
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	659a      	str	r2, [r3, #88]	; 0x58
 80033fc:	e007      	b.n	800340e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003406:	f023 0303 	bic.w	r3, r3, #3
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	aaaaaaab 	.word	0xaaaaaaab
 8003424:	08013478 	.word	0x08013478

08003428 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d11f      	bne.n	8003482 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d856      	bhi.n	80034f6 <DMA_CheckFifoParam+0xce>
 8003448:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <DMA_CheckFifoParam+0x28>)
 800344a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344e:	bf00      	nop
 8003450:	08003461 	.word	0x08003461
 8003454:	08003473 	.word	0x08003473
 8003458:	08003461 	.word	0x08003461
 800345c:	080034f7 	.word	0x080034f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d046      	beq.n	80034fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003470:	e043      	b.n	80034fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800347a:	d140      	bne.n	80034fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003480:	e03d      	b.n	80034fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800348a:	d121      	bne.n	80034d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b03      	cmp	r3, #3
 8003490:	d837      	bhi.n	8003502 <DMA_CheckFifoParam+0xda>
 8003492:	a201      	add	r2, pc, #4	; (adr r2, 8003498 <DMA_CheckFifoParam+0x70>)
 8003494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003498:	080034a9 	.word	0x080034a9
 800349c:	080034af 	.word	0x080034af
 80034a0:	080034a9 	.word	0x080034a9
 80034a4:	080034c1 	.word	0x080034c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
      break;
 80034ac:	e030      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d025      	beq.n	8003506 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034be:	e022      	b.n	8003506 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034c8:	d11f      	bne.n	800350a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034ce:	e01c      	b.n	800350a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d903      	bls.n	80034de <DMA_CheckFifoParam+0xb6>
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d003      	beq.n	80034e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034dc:	e018      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      break;
 80034e2:	e015      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      break;
 80034f4:	e00b      	b.n	800350e <DMA_CheckFifoParam+0xe6>
      break;
 80034f6:	bf00      	nop
 80034f8:	e00a      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 80034fa:	bf00      	nop
 80034fc:	e008      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 80034fe:	bf00      	nop
 8003500:	e006      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 8003502:	bf00      	nop
 8003504:	e004      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 8003506:	bf00      	nop
 8003508:	e002      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;   
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 800350e:	bf00      	nop
    }
  } 
  
  return status; 
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop

08003520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003536:	2300      	movs	r3, #0
 8003538:	61fb      	str	r3, [r7, #28]
 800353a:	e16b      	b.n	8003814 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800353c:	2201      	movs	r2, #1
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4013      	ands	r3, r2
 800354e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	429a      	cmp	r2, r3
 8003556:	f040 815a 	bne.w	800380e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b01      	cmp	r3, #1
 8003564:	d005      	beq.n	8003572 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800356e:	2b02      	cmp	r3, #2
 8003570:	d130      	bne.n	80035d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035a8:	2201      	movs	r2, #1
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	091b      	lsrs	r3, r3, #4
 80035be:	f003 0201 	and.w	r2, r3, #1
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	2b03      	cmp	r3, #3
 80035de:	d017      	beq.n	8003610 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	2203      	movs	r2, #3
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d123      	bne.n	8003664 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	08da      	lsrs	r2, r3, #3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3208      	adds	r2, #8
 8003624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	220f      	movs	r2, #15
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43db      	mvns	r3, r3
 800363a:	69ba      	ldr	r2, [r7, #24]
 800363c:	4013      	ands	r3, r2
 800363e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	4313      	orrs	r3, r2
 8003654:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	08da      	lsrs	r2, r3, #3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3208      	adds	r2, #8
 800365e:	69b9      	ldr	r1, [r7, #24]
 8003660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	2203      	movs	r2, #3
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0203 	and.w	r2, r3, #3
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 80b4 	beq.w	800380e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	4b60      	ldr	r3, [pc, #384]	; (800382c <HAL_GPIO_Init+0x30c>)
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	4a5f      	ldr	r2, [pc, #380]	; (800382c <HAL_GPIO_Init+0x30c>)
 80036b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036b4:	6453      	str	r3, [r2, #68]	; 0x44
 80036b6:	4b5d      	ldr	r3, [pc, #372]	; (800382c <HAL_GPIO_Init+0x30c>)
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036c2:	4a5b      	ldr	r2, [pc, #364]	; (8003830 <HAL_GPIO_Init+0x310>)
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	3302      	adds	r3, #2
 80036ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	220f      	movs	r2, #15
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	43db      	mvns	r3, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4013      	ands	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a52      	ldr	r2, [pc, #328]	; (8003834 <HAL_GPIO_Init+0x314>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d02b      	beq.n	8003746 <HAL_GPIO_Init+0x226>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a51      	ldr	r2, [pc, #324]	; (8003838 <HAL_GPIO_Init+0x318>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d025      	beq.n	8003742 <HAL_GPIO_Init+0x222>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a50      	ldr	r2, [pc, #320]	; (800383c <HAL_GPIO_Init+0x31c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d01f      	beq.n	800373e <HAL_GPIO_Init+0x21e>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4f      	ldr	r2, [pc, #316]	; (8003840 <HAL_GPIO_Init+0x320>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d019      	beq.n	800373a <HAL_GPIO_Init+0x21a>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4e      	ldr	r2, [pc, #312]	; (8003844 <HAL_GPIO_Init+0x324>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d013      	beq.n	8003736 <HAL_GPIO_Init+0x216>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4d      	ldr	r2, [pc, #308]	; (8003848 <HAL_GPIO_Init+0x328>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00d      	beq.n	8003732 <HAL_GPIO_Init+0x212>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a4c      	ldr	r2, [pc, #304]	; (800384c <HAL_GPIO_Init+0x32c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d007      	beq.n	800372e <HAL_GPIO_Init+0x20e>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a4b      	ldr	r2, [pc, #300]	; (8003850 <HAL_GPIO_Init+0x330>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d101      	bne.n	800372a <HAL_GPIO_Init+0x20a>
 8003726:	2307      	movs	r3, #7
 8003728:	e00e      	b.n	8003748 <HAL_GPIO_Init+0x228>
 800372a:	2308      	movs	r3, #8
 800372c:	e00c      	b.n	8003748 <HAL_GPIO_Init+0x228>
 800372e:	2306      	movs	r3, #6
 8003730:	e00a      	b.n	8003748 <HAL_GPIO_Init+0x228>
 8003732:	2305      	movs	r3, #5
 8003734:	e008      	b.n	8003748 <HAL_GPIO_Init+0x228>
 8003736:	2304      	movs	r3, #4
 8003738:	e006      	b.n	8003748 <HAL_GPIO_Init+0x228>
 800373a:	2303      	movs	r3, #3
 800373c:	e004      	b.n	8003748 <HAL_GPIO_Init+0x228>
 800373e:	2302      	movs	r3, #2
 8003740:	e002      	b.n	8003748 <HAL_GPIO_Init+0x228>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <HAL_GPIO_Init+0x228>
 8003746:	2300      	movs	r3, #0
 8003748:	69fa      	ldr	r2, [r7, #28]
 800374a:	f002 0203 	and.w	r2, r2, #3
 800374e:	0092      	lsls	r2, r2, #2
 8003750:	4093      	lsls	r3, r2
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4313      	orrs	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003758:	4935      	ldr	r1, [pc, #212]	; (8003830 <HAL_GPIO_Init+0x310>)
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	089b      	lsrs	r3, r3, #2
 800375e:	3302      	adds	r3, #2
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003766:	4b3b      	ldr	r3, [pc, #236]	; (8003854 <HAL_GPIO_Init+0x334>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800378a:	4a32      	ldr	r2, [pc, #200]	; (8003854 <HAL_GPIO_Init+0x334>)
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003790:	4b30      	ldr	r3, [pc, #192]	; (8003854 <HAL_GPIO_Init+0x334>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	43db      	mvns	r3, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037b4:	4a27      	ldr	r2, [pc, #156]	; (8003854 <HAL_GPIO_Init+0x334>)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037ba:	4b26      	ldr	r3, [pc, #152]	; (8003854 <HAL_GPIO_Init+0x334>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	43db      	mvns	r3, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4013      	ands	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037de:	4a1d      	ldr	r2, [pc, #116]	; (8003854 <HAL_GPIO_Init+0x334>)
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037e4:	4b1b      	ldr	r3, [pc, #108]	; (8003854 <HAL_GPIO_Init+0x334>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	43db      	mvns	r3, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4013      	ands	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003808:	4a12      	ldr	r2, [pc, #72]	; (8003854 <HAL_GPIO_Init+0x334>)
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	3301      	adds	r3, #1
 8003812:	61fb      	str	r3, [r7, #28]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	2b0f      	cmp	r3, #15
 8003818:	f67f ae90 	bls.w	800353c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800381c:	bf00      	nop
 800381e:	bf00      	nop
 8003820:	3724      	adds	r7, #36	; 0x24
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	40023800 	.word	0x40023800
 8003830:	40013800 	.word	0x40013800
 8003834:	40020000 	.word	0x40020000
 8003838:	40020400 	.word	0x40020400
 800383c:	40020800 	.word	0x40020800
 8003840:	40020c00 	.word	0x40020c00
 8003844:	40021000 	.word	0x40021000
 8003848:	40021400 	.word	0x40021400
 800384c:	40021800 	.word	0x40021800
 8003850:	40021c00 	.word	0x40021c00
 8003854:	40013c00 	.word	0x40013c00

08003858 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691a      	ldr	r2, [r3, #16]
 8003868:	887b      	ldrh	r3, [r7, #2]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
 8003874:	e001      	b.n	800387a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003876:	2300      	movs	r3, #0
 8003878:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800387a:	7bfb      	ldrb	r3, [r7, #15]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	460b      	mov	r3, r1
 8003892:	807b      	strh	r3, [r7, #2]
 8003894:	4613      	mov	r3, r2
 8003896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003898:	787b      	ldrb	r3, [r7, #1]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800389e:	887a      	ldrh	r2, [r7, #2]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038a4:	e003      	b.n	80038ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038a6:	887b      	ldrh	r3, [r7, #2]
 80038a8:	041a      	lsls	r2, r3, #16
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	619a      	str	r2, [r3, #24]
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038c6:	4b08      	ldr	r3, [pc, #32]	; (80038e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c8:	695a      	ldr	r2, [r3, #20]
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	4013      	ands	r3, r2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d006      	beq.n	80038e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038d2:	4a05      	ldr	r2, [pc, #20]	; (80038e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038d8:	88fb      	ldrh	r3, [r7, #6]
 80038da:	4618      	mov	r0, r3
 80038dc:	f009 fc96 	bl	800d20c <HAL_GPIO_EXTI_Callback>
  }
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40013c00 	.word	0x40013c00

080038ec <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80038f8:	4b10      	ldr	r3, [pc, #64]	; (800393c <HAL_PWR_EnterSTOPMode+0x50>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f023 0203 	bic.w	r2, r3, #3
 8003900:	490e      	ldr	r1, [pc, #56]	; (800393c <HAL_PWR_EnterSTOPMode+0x50>)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4313      	orrs	r3, r2
 8003906:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003908:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <HAL_PWR_EnterSTOPMode+0x54>)
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	4a0c      	ldr	r2, [pc, #48]	; (8003940 <HAL_PWR_EnterSTOPMode+0x54>)
 800390e:	f043 0304 	orr.w	r3, r3, #4
 8003912:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003914:	78fb      	ldrb	r3, [r7, #3]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d101      	bne.n	800391e <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800391a:	bf30      	wfi
 800391c:	e002      	b.n	8003924 <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800391e:	bf40      	sev
    __WFE();
 8003920:	bf20      	wfe
    __WFE();
 8003922:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <HAL_PWR_EnterSTOPMode+0x54>)
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	4a05      	ldr	r2, [pc, #20]	; (8003940 <HAL_PWR_EnterSTOPMode+0x54>)
 800392a:	f023 0304 	bic.w	r3, r3, #4
 800392e:	6113      	str	r3, [r2, #16]
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	40007000 	.word	0x40007000
 8003940:	e000ed00 	.word	0xe000ed00

08003944 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8003948:	4b08      	ldr	r3, [pc, #32]	; (800396c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a07      	ldr	r2, [pc, #28]	; (800396c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800394e:	f043 0302 	orr.w	r3, r3, #2
 8003952:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003954:	4b06      	ldr	r3, [pc, #24]	; (8003970 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	4a05      	ldr	r2, [pc, #20]	; (8003970 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800395a:	f043 0304 	orr.w	r3, r3, #4
 800395e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003960:	bf30      	wfi
}
 8003962:	bf00      	nop
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40007000 	.word	0x40007000
 8003970:	e000ed00 	.word	0xe000ed00

08003974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e267      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d075      	beq.n	8003a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003992:	4b88      	ldr	r3, [pc, #544]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
 800399a:	2b04      	cmp	r3, #4
 800399c:	d00c      	beq.n	80039b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800399e:	4b85      	ldr	r3, [pc, #532]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d112      	bne.n	80039d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039aa:	4b82      	ldr	r3, [pc, #520]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039b6:	d10b      	bne.n	80039d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b8:	4b7e      	ldr	r3, [pc, #504]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d05b      	beq.n	8003a7c <HAL_RCC_OscConfig+0x108>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d157      	bne.n	8003a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e242      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d8:	d106      	bne.n	80039e8 <HAL_RCC_OscConfig+0x74>
 80039da:	4b76      	ldr	r3, [pc, #472]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a75      	ldr	r2, [pc, #468]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	e01d      	b.n	8003a24 <HAL_RCC_OscConfig+0xb0>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039f0:	d10c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x98>
 80039f2:	4b70      	ldr	r3, [pc, #448]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a6f      	ldr	r2, [pc, #444]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4b6d      	ldr	r3, [pc, #436]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a6c      	ldr	r2, [pc, #432]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	e00b      	b.n	8003a24 <HAL_RCC_OscConfig+0xb0>
 8003a0c:	4b69      	ldr	r3, [pc, #420]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a68      	ldr	r2, [pc, #416]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a16:	6013      	str	r3, [r2, #0]
 8003a18:	4b66      	ldr	r3, [pc, #408]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a65      	ldr	r2, [pc, #404]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d013      	beq.n	8003a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fe fc9e 	bl	800236c <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a34:	f7fe fc9a 	bl	800236c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b64      	cmp	r3, #100	; 0x64
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e207      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	4b5b      	ldr	r3, [pc, #364]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0xc0>
 8003a52:	e014      	b.n	8003a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a54:	f7fe fc8a 	bl	800236c <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a5c:	f7fe fc86 	bl	800236c <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b64      	cmp	r3, #100	; 0x64
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e1f3      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6e:	4b51      	ldr	r3, [pc, #324]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCC_OscConfig+0xe8>
 8003a7a:	e000      	b.n	8003a7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d063      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a8a:	4b4a      	ldr	r3, [pc, #296]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a96:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	d11c      	bne.n	8003adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa2:	4b44      	ldr	r3, [pc, #272]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d116      	bne.n	8003adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aae:	4b41      	ldr	r3, [pc, #260]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x152>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d001      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e1c7      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac6:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4937      	ldr	r1, [pc, #220]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	e03a      	b.n	8003b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d020      	beq.n	8003b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ae4:	4b34      	ldr	r3, [pc, #208]	; (8003bb8 <HAL_RCC_OscConfig+0x244>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aea:	f7fe fc3f 	bl	800236c <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af0:	e008      	b.n	8003b04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af2:	f7fe fc3b 	bl	800236c <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e1a8      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b04:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0f0      	beq.n	8003af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b10:	4b28      	ldr	r3, [pc, #160]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	00db      	lsls	r3, r3, #3
 8003b1e:	4925      	ldr	r1, [pc, #148]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	600b      	str	r3, [r1, #0]
 8003b24:	e015      	b.n	8003b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b26:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <HAL_RCC_OscConfig+0x244>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fc1e 	bl	800236c <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b34:	f7fe fc1a 	bl	800236c <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e187      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b46:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1f0      	bne.n	8003b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d036      	beq.n	8003bcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d016      	beq.n	8003b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b66:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <HAL_RCC_OscConfig+0x248>)
 8003b68:	2201      	movs	r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6c:	f7fe fbfe 	bl	800236c <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b74:	f7fe fbfa 	bl	800236c <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e167      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x200>
 8003b92:	e01b      	b.n	8003bcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b94:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_RCC_OscConfig+0x248>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9a:	f7fe fbe7 	bl	800236c <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba0:	e00e      	b.n	8003bc0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba2:	f7fe fbe3 	bl	800236c <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d907      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e150      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	42470000 	.word	0x42470000
 8003bbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc0:	4b88      	ldr	r3, [pc, #544]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1ea      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 8097 	beq.w	8003d08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bde:	4b81      	ldr	r3, [pc, #516]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10f      	bne.n	8003c0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	4b7d      	ldr	r3, [pc, #500]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	4a7c      	ldr	r2, [pc, #496]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bfa:	4b7a      	ldr	r3, [pc, #488]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	60bb      	str	r3, [r7, #8]
 8003c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c06:	2301      	movs	r3, #1
 8003c08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	4b77      	ldr	r3, [pc, #476]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d118      	bne.n	8003c48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c16:	4b74      	ldr	r3, [pc, #464]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a73      	ldr	r2, [pc, #460]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c22:	f7fe fba3 	bl	800236c <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2a:	f7fe fb9f 	bl	800236c <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e10c      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3c:	4b6a      	ldr	r3, [pc, #424]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d106      	bne.n	8003c5e <HAL_RCC_OscConfig+0x2ea>
 8003c50:	4b64      	ldr	r3, [pc, #400]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c54:	4a63      	ldr	r2, [pc, #396]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c5c:	e01c      	b.n	8003c98 <HAL_RCC_OscConfig+0x324>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b05      	cmp	r3, #5
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x30c>
 8003c66:	4b5f      	ldr	r3, [pc, #380]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	4a5e      	ldr	r2, [pc, #376]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	f043 0304 	orr.w	r3, r3, #4
 8003c70:	6713      	str	r3, [r2, #112]	; 0x70
 8003c72:	4b5c      	ldr	r3, [pc, #368]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c76:	4a5b      	ldr	r2, [pc, #364]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 0301 	orr.w	r3, r3, #1
 8003c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c7e:	e00b      	b.n	8003c98 <HAL_RCC_OscConfig+0x324>
 8003c80:	4b58      	ldr	r3, [pc, #352]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c84:	4a57      	ldr	r2, [pc, #348]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c86:	f023 0301 	bic.w	r3, r3, #1
 8003c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8c:	4b55      	ldr	r3, [pc, #340]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	4a54      	ldr	r2, [pc, #336]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c92:	f023 0304 	bic.w	r3, r3, #4
 8003c96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d015      	beq.n	8003ccc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ca0:	f7fe fb64 	bl	800236c <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca6:	e00a      	b.n	8003cbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ca8:	f7fe fb60 	bl	800236c <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e0cb      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cbe:	4b49      	ldr	r3, [pc, #292]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0ee      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x334>
 8003cca:	e014      	b.n	8003cf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fe fb4e 	bl	800236c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd4:	f7fe fb4a 	bl	800236c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e0b5      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cea:	4b3e      	ldr	r3, [pc, #248]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1ee      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cf6:	7dfb      	ldrb	r3, [r7, #23]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d105      	bne.n	8003d08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cfc:	4b39      	ldr	r3, [pc, #228]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	4a38      	ldr	r2, [pc, #224]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 80a1 	beq.w	8003e54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d12:	4b34      	ldr	r3, [pc, #208]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	d05c      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d141      	bne.n	8003daa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d26:	4b31      	ldr	r3, [pc, #196]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fb1e 	bl	800236c <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fe fb1a 	bl	800236c <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e087      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d46:	4b27      	ldr	r3, [pc, #156]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69da      	ldr	r2, [r3, #28]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	019b      	lsls	r3, r3, #6
 8003d62:	431a      	orrs	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d68:	085b      	lsrs	r3, r3, #1
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	041b      	lsls	r3, r3, #16
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	491b      	ldr	r1, [pc, #108]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d82:	f7fe faf3 	bl	800236c <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d88:	e008      	b.n	8003d9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d8a:	f7fe faef 	bl	800236c <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e05c      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d9c:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0f0      	beq.n	8003d8a <HAL_RCC_OscConfig+0x416>
 8003da8:	e054      	b.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003daa:	4b10      	ldr	r3, [pc, #64]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe fadc 	bl	800236c <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe fad8 	bl	800236c <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e045      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x444>
 8003dd6:	e03d      	b.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d107      	bne.n	8003df0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e038      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
 8003de4:	40023800 	.word	0x40023800
 8003de8:	40007000 	.word	0x40007000
 8003dec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <HAL_RCC_OscConfig+0x4ec>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d028      	beq.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d121      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d11a      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d111      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d107      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800

08003e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0cc      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e78:	4b68      	ldr	r3, [pc, #416]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d90c      	bls.n	8003ea0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b65      	ldr	r3, [pc, #404]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8e:	4b63      	ldr	r3, [pc, #396]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d001      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0b8      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d020      	beq.n	8003eee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eb8:	4b59      	ldr	r3, [pc, #356]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4a58      	ldr	r2, [pc, #352]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ec2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ed0:	4b53      	ldr	r3, [pc, #332]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	4a52      	ldr	r2, [pc, #328]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003eda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003edc:	4b50      	ldr	r3, [pc, #320]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	494d      	ldr	r1, [pc, #308]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d044      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d107      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	4b47      	ldr	r3, [pc, #284]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d119      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e07f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d003      	beq.n	8003f22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f1e:	2b03      	cmp	r3, #3
 8003f20:	d107      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f22:	4b3f      	ldr	r3, [pc, #252]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d109      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e06f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f32:	4b3b      	ldr	r3, [pc, #236]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e067      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f42:	4b37      	ldr	r3, [pc, #220]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f023 0203 	bic.w	r2, r3, #3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	4934      	ldr	r1, [pc, #208]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f54:	f7fe fa0a 	bl	800236c <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5c:	f7fe fa06 	bl	800236c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e04f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f72:	4b2b      	ldr	r3, [pc, #172]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 020c 	and.w	r2, r3, #12
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d1eb      	bne.n	8003f5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f84:	4b25      	ldr	r3, [pc, #148]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d20c      	bcs.n	8003fac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b22      	ldr	r3, [pc, #136]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9a:	4b20      	ldr	r3, [pc, #128]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d001      	beq.n	8003fac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e032      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fb8:	4b19      	ldr	r3, [pc, #100]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	4916      	ldr	r1, [pc, #88]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d009      	beq.n	8003fea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fd6:	4b12      	ldr	r3, [pc, #72]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	490e      	ldr	r1, [pc, #56]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fea:	f000 f821 	bl	8004030 <HAL_RCC_GetSysClockFreq>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	091b      	lsrs	r3, r3, #4
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	490a      	ldr	r1, [pc, #40]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003ffc:	5ccb      	ldrb	r3, [r1, r3]
 8003ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8004002:	4a09      	ldr	r2, [pc, #36]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8004004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004006:	4b09      	ldr	r3, [pc, #36]	; (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f7fe f96a 	bl	80022e4 <HAL_InitTick>

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40023c00 	.word	0x40023c00
 8004020:	40023800 	.word	0x40023800
 8004024:	08013450 	.word	0x08013450
 8004028:	20000000 	.word	0x20000000
 800402c:	20000004 	.word	0x20000004

08004030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004034:	b094      	sub	sp, #80	; 0x50
 8004036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	647b      	str	r3, [r7, #68]	; 0x44
 800403c:	2300      	movs	r3, #0
 800403e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004040:	2300      	movs	r3, #0
 8004042:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004048:	4b79      	ldr	r3, [pc, #484]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 030c 	and.w	r3, r3, #12
 8004050:	2b08      	cmp	r3, #8
 8004052:	d00d      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x40>
 8004054:	2b08      	cmp	r3, #8
 8004056:	f200 80e1 	bhi.w	800421c <HAL_RCC_GetSysClockFreq+0x1ec>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_RCC_GetSysClockFreq+0x34>
 800405e:	2b04      	cmp	r3, #4
 8004060:	d003      	beq.n	800406a <HAL_RCC_GetSysClockFreq+0x3a>
 8004062:	e0db      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004064:	4b73      	ldr	r3, [pc, #460]	; (8004234 <HAL_RCC_GetSysClockFreq+0x204>)
 8004066:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004068:	e0db      	b.n	8004222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800406a:	4b73      	ldr	r3, [pc, #460]	; (8004238 <HAL_RCC_GetSysClockFreq+0x208>)
 800406c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800406e:	e0d8      	b.n	8004222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004070:	4b6f      	ldr	r3, [pc, #444]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004078:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800407a:	4b6d      	ldr	r3, [pc, #436]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d063      	beq.n	800414e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004086:	4b6a      	ldr	r3, [pc, #424]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	099b      	lsrs	r3, r3, #6
 800408c:	2200      	movs	r2, #0
 800408e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004090:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004098:	633b      	str	r3, [r7, #48]	; 0x30
 800409a:	2300      	movs	r3, #0
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
 800409e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80040a2:	4622      	mov	r2, r4
 80040a4:	462b      	mov	r3, r5
 80040a6:	f04f 0000 	mov.w	r0, #0
 80040aa:	f04f 0100 	mov.w	r1, #0
 80040ae:	0159      	lsls	r1, r3, #5
 80040b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040b4:	0150      	lsls	r0, r2, #5
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4621      	mov	r1, r4
 80040bc:	1a51      	subs	r1, r2, r1
 80040be:	6139      	str	r1, [r7, #16]
 80040c0:	4629      	mov	r1, r5
 80040c2:	eb63 0301 	sbc.w	r3, r3, r1
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	f04f 0300 	mov.w	r3, #0
 80040d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040d4:	4659      	mov	r1, fp
 80040d6:	018b      	lsls	r3, r1, #6
 80040d8:	4651      	mov	r1, sl
 80040da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040de:	4651      	mov	r1, sl
 80040e0:	018a      	lsls	r2, r1, #6
 80040e2:	4651      	mov	r1, sl
 80040e4:	ebb2 0801 	subs.w	r8, r2, r1
 80040e8:	4659      	mov	r1, fp
 80040ea:	eb63 0901 	sbc.w	r9, r3, r1
 80040ee:	f04f 0200 	mov.w	r2, #0
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004102:	4690      	mov	r8, r2
 8004104:	4699      	mov	r9, r3
 8004106:	4623      	mov	r3, r4
 8004108:	eb18 0303 	adds.w	r3, r8, r3
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	462b      	mov	r3, r5
 8004110:	eb49 0303 	adc.w	r3, r9, r3
 8004114:	60fb      	str	r3, [r7, #12]
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	f04f 0300 	mov.w	r3, #0
 800411e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004122:	4629      	mov	r1, r5
 8004124:	024b      	lsls	r3, r1, #9
 8004126:	4621      	mov	r1, r4
 8004128:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800412c:	4621      	mov	r1, r4
 800412e:	024a      	lsls	r2, r1, #9
 8004130:	4610      	mov	r0, r2
 8004132:	4619      	mov	r1, r3
 8004134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004136:	2200      	movs	r2, #0
 8004138:	62bb      	str	r3, [r7, #40]	; 0x28
 800413a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800413c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004140:	f7fc fda2 	bl	8000c88 <__aeabi_uldivmod>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4613      	mov	r3, r2
 800414a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800414c:	e058      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800414e:	4b38      	ldr	r3, [pc, #224]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	099b      	lsrs	r3, r3, #6
 8004154:	2200      	movs	r2, #0
 8004156:	4618      	mov	r0, r3
 8004158:	4611      	mov	r1, r2
 800415a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800415e:	623b      	str	r3, [r7, #32]
 8004160:	2300      	movs	r3, #0
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
 8004164:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004168:	4642      	mov	r2, r8
 800416a:	464b      	mov	r3, r9
 800416c:	f04f 0000 	mov.w	r0, #0
 8004170:	f04f 0100 	mov.w	r1, #0
 8004174:	0159      	lsls	r1, r3, #5
 8004176:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800417a:	0150      	lsls	r0, r2, #5
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	4641      	mov	r1, r8
 8004182:	ebb2 0a01 	subs.w	sl, r2, r1
 8004186:	4649      	mov	r1, r9
 8004188:	eb63 0b01 	sbc.w	fp, r3, r1
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004198:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800419c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041a0:	ebb2 040a 	subs.w	r4, r2, sl
 80041a4:	eb63 050b 	sbc.w	r5, r3, fp
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	00eb      	lsls	r3, r5, #3
 80041b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041b6:	00e2      	lsls	r2, r4, #3
 80041b8:	4614      	mov	r4, r2
 80041ba:	461d      	mov	r5, r3
 80041bc:	4643      	mov	r3, r8
 80041be:	18e3      	adds	r3, r4, r3
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	464b      	mov	r3, r9
 80041c4:	eb45 0303 	adc.w	r3, r5, r3
 80041c8:	607b      	str	r3, [r7, #4]
 80041ca:	f04f 0200 	mov.w	r2, #0
 80041ce:	f04f 0300 	mov.w	r3, #0
 80041d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041d6:	4629      	mov	r1, r5
 80041d8:	028b      	lsls	r3, r1, #10
 80041da:	4621      	mov	r1, r4
 80041dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041e0:	4621      	mov	r1, r4
 80041e2:	028a      	lsls	r2, r1, #10
 80041e4:	4610      	mov	r0, r2
 80041e6:	4619      	mov	r1, r3
 80041e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ea:	2200      	movs	r2, #0
 80041ec:	61bb      	str	r3, [r7, #24]
 80041ee:	61fa      	str	r2, [r7, #28]
 80041f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041f4:	f7fc fd48 	bl	8000c88 <__aeabi_uldivmod>
 80041f8:	4602      	mov	r2, r0
 80041fa:	460b      	mov	r3, r1
 80041fc:	4613      	mov	r3, r2
 80041fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004200:	4b0b      	ldr	r3, [pc, #44]	; (8004230 <HAL_RCC_GetSysClockFreq+0x200>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	0c1b      	lsrs	r3, r3, #16
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	3301      	adds	r3, #1
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004210:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004214:	fbb2 f3f3 	udiv	r3, r2, r3
 8004218:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800421a:	e002      	b.n	8004222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <HAL_RCC_GetSysClockFreq+0x204>)
 800421e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004220:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004224:	4618      	mov	r0, r3
 8004226:	3750      	adds	r7, #80	; 0x50
 8004228:	46bd      	mov	sp, r7
 800422a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800422e:	bf00      	nop
 8004230:	40023800 	.word	0x40023800
 8004234:	00f42400 	.word	0x00f42400
 8004238:	007a1200 	.word	0x007a1200

0800423c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d105      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004260:	2b00      	cmp	r3, #0
 8004262:	d035      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004264:	4b62      	ldr	r3, [pc, #392]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004266:	2200      	movs	r2, #0
 8004268:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800426a:	f7fe f87f 	bl	800236c <HAL_GetTick>
 800426e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004270:	e008      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004272:	f7fe f87b 	bl	800236c <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b02      	cmp	r3, #2
 800427e:	d901      	bls.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e0b0      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004284:	4b5b      	ldr	r3, [pc, #364]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1f0      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	019a      	lsls	r2, r3, #6
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	071b      	lsls	r3, r3, #28
 800429c:	4955      	ldr	r1, [pc, #340]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042a4:	4b52      	ldr	r3, [pc, #328]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042a6:	2201      	movs	r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042aa:	f7fe f85f 	bl	800236c <HAL_GetTick>
 80042ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042b0:	e008      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042b2:	f7fe f85b 	bl	800236c <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e090      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042c4:	4b4b      	ldr	r3, [pc, #300]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0f0      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 8083 	beq.w	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042de:	2300      	movs	r3, #0
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	4b44      	ldr	r3, [pc, #272]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	4a43      	ldr	r2, [pc, #268]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ec:	6413      	str	r3, [r2, #64]	; 0x40
 80042ee:	4b41      	ldr	r3, [pc, #260]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042fa:	4b3f      	ldr	r3, [pc, #252]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a3e      	ldr	r2, [pc, #248]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004304:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004306:	f7fe f831 	bl	800236c <HAL_GetTick>
 800430a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800430c:	e008      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800430e:	f7fe f82d 	bl	800236c <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d901      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e062      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004320:	4b35      	ldr	r3, [pc, #212]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0f0      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800432c:	4b31      	ldr	r3, [pc, #196]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004330:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004334:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d02f      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	429a      	cmp	r2, r3
 8004348:	d028      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800434a:	4b2a      	ldr	r3, [pc, #168]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800434c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004352:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004354:	4b29      	ldr	r3, [pc, #164]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800435a:	4b28      	ldr	r3, [pc, #160]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004360:	4a24      	ldr	r2, [pc, #144]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004366:	4b23      	ldr	r3, [pc, #140]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b01      	cmp	r3, #1
 8004370:	d114      	bne.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004372:	f7fd fffb 	bl	800236c <HAL_GetTick>
 8004376:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fd fff7 	bl	800236c <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	; 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e02a      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004390:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ee      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a8:	d10d      	bne.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80043aa:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043be:	490d      	ldr	r1, [pc, #52]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	608b      	str	r3, [r1, #8]
 80043c4:	e005      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	4a0a      	ldr	r2, [pc, #40]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d0:	6093      	str	r3, [r2, #8]
 80043d2:	4b08      	ldr	r3, [pc, #32]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043de:	4905      	ldr	r1, [pc, #20]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	42470068 	.word	0x42470068
 80043f4:	40023800 	.word	0x40023800
 80043f8:	40007000 	.word	0x40007000
 80043fc:	42470e40 	.word	0x42470e40

08004400 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e066      	b.n	80044e4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	7f5b      	ldrb	r3, [r3, #29]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d105      	bne.n	800442c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7fd f99e 	bl	8001768 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	22ca      	movs	r2, #202	; 0xca
 8004438:	625a      	str	r2, [r3, #36]	; 0x24
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2253      	movs	r2, #83	; 0x53
 8004440:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 fbce 	bl	8004be4 <RTC_EnterInitMode>
 8004448:	4603      	mov	r3, r0
 800444a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d12c      	bne.n	80044ac <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004460:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004464:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6899      	ldr	r1, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	431a      	orrs	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	68d2      	ldr	r2, [r2, #12]
 800448c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6919      	ldr	r1, [r3, #16]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	041a      	lsls	r2, r3, #16
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fbd5 	bl	8004c52 <RTC_ExitInitMode>
 80044a8:	4603      	mov	r3, r0
 80044aa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d113      	bne.n	80044da <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044c0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699a      	ldr	r2, [r3, #24]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	22ff      	movs	r2, #255	; 0xff
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80044ec:	b590      	push	{r4, r7, lr}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	7f1b      	ldrb	r3, [r3, #28]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_RTC_SetTime+0x1c>
 8004504:	2302      	movs	r3, #2
 8004506:	e087      	b.n	8004618 <HAL_RTC_SetTime+0x12c>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2202      	movs	r2, #2
 8004512:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d126      	bne.n	8004568 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004524:	2b00      	cmp	r3, #0
 8004526:	d102      	bne.n	800452e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2200      	movs	r2, #0
 800452c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fbb2 	bl	8004c9c <RTC_ByteToBcd2>
 8004538:	4603      	mov	r3, r0
 800453a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	785b      	ldrb	r3, [r3, #1]
 8004540:	4618      	mov	r0, r3
 8004542:	f000 fbab 	bl	8004c9c <RTC_ByteToBcd2>
 8004546:	4603      	mov	r3, r0
 8004548:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800454a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	789b      	ldrb	r3, [r3, #2]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fba3 	bl	8004c9c <RTC_ByteToBcd2>
 8004556:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004558:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	78db      	ldrb	r3, [r3, #3]
 8004560:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	e018      	b.n	800459a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2200      	movs	r2, #0
 800457a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	785b      	ldrb	r3, [r3, #1]
 8004586:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004588:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800458e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	78db      	ldrb	r3, [r3, #3]
 8004594:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	22ca      	movs	r2, #202	; 0xca
 80045a0:	625a      	str	r2, [r3, #36]	; 0x24
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2253      	movs	r2, #83	; 0x53
 80045a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 fb1a 	bl	8004be4 <RTC_EnterInitMode>
 80045b0:	4603      	mov	r3, r0
 80045b2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80045b4:	7cfb      	ldrb	r3, [r7, #19]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d120      	bne.n	80045fc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80045c4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80045c8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6899      	ldr	r1, [r3, #8]
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	431a      	orrs	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 fb2d 	bl	8004c52 <RTC_ExitInitMode>
 80045f8:	4603      	mov	r3, r0
 80045fa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80045fc:	7cfb      	ldrb	r3, [r7, #19]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d102      	bne.n	8004608 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	22ff      	movs	r2, #255	; 0xff
 800460e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	771a      	strb	r2, [r3, #28]

  return status;
 8004616:	7cfb      	ldrb	r3, [r7, #19]
}
 8004618:	4618      	mov	r0, r3
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	bd90      	pop	{r4, r7, pc}

08004620 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004652:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004656:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	0c1b      	lsrs	r3, r3, #16
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004662:	b2da      	uxtb	r2, r3
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	0a1b      	lsrs	r3, r3, #8
 800466c:	b2db      	uxtb	r3, r3
 800466e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004672:	b2da      	uxtb	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004680:	b2da      	uxtb	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	0d9b      	lsrs	r3, r3, #22
 800468a:	b2db      	uxtb	r3, r3
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	b2da      	uxtb	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d11a      	bne.n	80046d2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 fb18 	bl	8004cd6 <RTC_Bcd2ToByte>
 80046a6:	4603      	mov	r3, r0
 80046a8:	461a      	mov	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	785b      	ldrb	r3, [r3, #1]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fb0f 	bl	8004cd6 <RTC_Bcd2ToByte>
 80046b8:	4603      	mov	r3, r0
 80046ba:	461a      	mov	r2, r3
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	789b      	ldrb	r3, [r3, #2]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 fb06 	bl	8004cd6 <RTC_Bcd2ToByte>
 80046ca:	4603      	mov	r3, r0
 80046cc:	461a      	mov	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80046dc:	b590      	push	{r4, r7, lr}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	7f1b      	ldrb	r3, [r3, #28]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d101      	bne.n	80046f8 <HAL_RTC_SetDate+0x1c>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e071      	b.n	80047dc <HAL_RTC_SetDate+0x100>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2201      	movs	r2, #1
 80046fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2202      	movs	r2, #2
 8004702:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10e      	bne.n	8004728 <HAL_RTC_SetDate+0x4c>
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	785b      	ldrb	r3, [r3, #1]
 800470e:	f003 0310 	and.w	r3, r3, #16
 8004712:	2b00      	cmp	r3, #0
 8004714:	d008      	beq.n	8004728 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	785b      	ldrb	r3, [r3, #1]
 800471a:	f023 0310 	bic.w	r3, r3, #16
 800471e:	b2db      	uxtb	r3, r3
 8004720:	330a      	adds	r3, #10
 8004722:	b2da      	uxtb	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d11c      	bne.n	8004768 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	78db      	ldrb	r3, [r3, #3]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fab2 	bl	8004c9c <RTC_ByteToBcd2>
 8004738:	4603      	mov	r3, r0
 800473a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	785b      	ldrb	r3, [r3, #1]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 faab 	bl	8004c9c <RTC_ByteToBcd2>
 8004746:	4603      	mov	r3, r0
 8004748:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800474a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	789b      	ldrb	r3, [r3, #2]
 8004750:	4618      	mov	r0, r3
 8004752:	f000 faa3 	bl	8004c9c <RTC_ByteToBcd2>
 8004756:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004758:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004762:	4313      	orrs	r3, r2
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	e00e      	b.n	8004786 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	78db      	ldrb	r3, [r3, #3]
 800476c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	785b      	ldrb	r3, [r3, #1]
 8004772:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004774:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800477a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	22ca      	movs	r2, #202	; 0xca
 800478c:	625a      	str	r2, [r3, #36]	; 0x24
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2253      	movs	r2, #83	; 0x53
 8004794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 fa24 	bl	8004be4 <RTC_EnterInitMode>
 800479c:	4603      	mov	r3, r0
 800479e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80047a0:	7cfb      	ldrb	r3, [r7, #19]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10c      	bne.n	80047c0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80047b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fa4b 	bl	8004c52 <RTC_ExitInitMode>
 80047bc:	4603      	mov	r3, r0
 80047be:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80047c0:	7cfb      	ldrb	r3, [r7, #19]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d102      	bne.n	80047cc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	22ff      	movs	r2, #255	; 0xff
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	771a      	strb	r2, [r3, #28]

  return status;
 80047da:	7cfb      	ldrb	r3, [r7, #19]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	371c      	adds	r7, #28
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd90      	pop	{r4, r7, pc}

080047e4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047fe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004802:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	0c1b      	lsrs	r3, r3, #16
 8004808:	b2da      	uxtb	r2, r3
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f003 031f 	and.w	r3, r3, #31
 8004818:	b2da      	uxtb	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004826:	b2da      	uxtb	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	0b5b      	lsrs	r3, r3, #13
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	b2da      	uxtb	r2, r3
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d11a      	bne.n	8004878 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	78db      	ldrb	r3, [r3, #3]
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fa45 	bl	8004cd6 <RTC_Bcd2ToByte>
 800484c:	4603      	mov	r3, r0
 800484e:	461a      	mov	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	785b      	ldrb	r3, [r3, #1]
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fa3c 	bl	8004cd6 <RTC_Bcd2ToByte>
 800485e:	4603      	mov	r3, r0
 8004860:	461a      	mov	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	789b      	ldrb	r3, [r3, #2]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fa33 	bl	8004cd6 <RTC_Bcd2ToByte>
 8004870:	4603      	mov	r3, r0
 8004872:	461a      	mov	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004884:	b590      	push	{r4, r7, lr}
 8004886:	b089      	sub	sp, #36	; 0x24
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004890:	4b9a      	ldr	r3, [pc, #616]	; (8004afc <HAL_RTC_SetAlarm_IT+0x278>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a9a      	ldr	r2, [pc, #616]	; (8004b00 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0adb      	lsrs	r3, r3, #11
 800489c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048a0:	fb02 f303 	mul.w	r3, r2, r3
 80048a4:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80048a6:	2300      	movs	r3, #0
 80048a8:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80048aa:	2300      	movs	r3, #0
 80048ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	7f1b      	ldrb	r3, [r3, #28]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_RTC_SetAlarm_IT+0x36>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e11c      	b.n	8004af4 <HAL_RTC_SetAlarm_IT+0x270>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2202      	movs	r2, #2
 80048c4:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d137      	bne.n	800493c <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d102      	bne.n	80048e0 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2200      	movs	r2, #0
 80048de:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 f9d9 	bl	8004c9c <RTC_ByteToBcd2>
 80048ea:	4603      	mov	r3, r0
 80048ec:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	785b      	ldrb	r3, [r3, #1]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 f9d2 	bl	8004c9c <RTC_ByteToBcd2>
 80048f8:	4603      	mov	r3, r0
 80048fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80048fc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	789b      	ldrb	r3, [r3, #2]
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f9ca 	bl	8004c9c <RTC_ByteToBcd2>
 8004908:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800490a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	78db      	ldrb	r3, [r3, #3]
 8004912:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8004914:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f9bc 	bl	8004c9c <RTC_ByteToBcd2>
 8004924:	4603      	mov	r3, r0
 8004926:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8004928:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004930:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8004936:	4313      	orrs	r3, r2
 8004938:	61fb      	str	r3, [r7, #28]
 800493a:	e023      	b.n	8004984 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2200      	movs	r2, #0
 800494e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	785b      	ldrb	r3, [r3, #1]
 800495a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800495c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004962:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	78db      	ldrb	r3, [r3, #3]
 8004968:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800496a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004972:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8004974:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800497a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004980:	4313      	orrs	r3, r2
 8004982:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800498c:	4313      	orrs	r3, r2
 800498e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	22ca      	movs	r2, #202	; 0xca
 8004996:	625a      	str	r2, [r3, #36]	; 0x24
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2253      	movs	r2, #83	; 0x53
 800499e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049a8:	d141      	bne.n	8004a2e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80049ca:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	1e5a      	subs	r2, r3, #1
 80049d0:	617a      	str	r2, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10b      	bne.n	80049ee <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	22ff      	movs	r2, #255	; 0xff
 80049dc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2203      	movs	r2, #3
 80049e2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e082      	b.n	8004af4 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d0e7      	beq.n	80049cc <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69fa      	ldr	r2, [r7, #28]
 8004a02:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a1a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	e04b      	b.n	8004ac6 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a3c:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004a4e:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004a50:	4b2a      	ldr	r3, [pc, #168]	; (8004afc <HAL_RTC_SetAlarm_IT+0x278>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a2a      	ldr	r2, [pc, #168]	; (8004b00 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004a56:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5a:	0adb      	lsrs	r3, r3, #11
 8004a5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a60:	fb02 f303 	mul.w	r3, r2, r3
 8004a64:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	1e5a      	subs	r2, r3, #1
 8004a6a:	617a      	str	r2, [r7, #20]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10b      	bne.n	8004a88 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	22ff      	movs	r2, #255	; 0xff
 8004a76:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e035      	b.n	8004af4 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0e7      	beq.n	8004a66 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689a      	ldr	r2, [r3, #8]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ac4:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004ac6:	4b0f      	ldr	r3, [pc, #60]	; (8004b04 <HAL_RTC_SetAlarm_IT+0x280>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a0e      	ldr	r2, [pc, #56]	; (8004b04 <HAL_RTC_SetAlarm_IT+0x280>)
 8004acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad0:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004ad2:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <HAL_RTC_SetAlarm_IT+0x280>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	4a0b      	ldr	r2, [pc, #44]	; (8004b04 <HAL_RTC_SetAlarm_IT+0x280>)
 8004ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004adc:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	22ff      	movs	r2, #255	; 0xff
 8004ae4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3724      	adds	r7, #36	; 0x24
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd90      	pop	{r4, r7, pc}
 8004afc:	20000000 	.word	0x20000000
 8004b00:	10624dd3 	.word	0x10624dd3
 8004b04:	40013c00 	.word	0x40013c00

08004b08 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d012      	beq.n	8004b44 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00b      	beq.n	8004b44 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f008 ff51 	bl	800d9d4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004b42:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d012      	beq.n	8004b78 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00b      	beq.n	8004b78 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f008 ff67 	bl	800da34 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004b76:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004b78:	4b05      	ldr	r3, [pc, #20]	; (8004b90 <HAL_RTC_AlarmIRQHandler+0x88>)
 8004b7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b7e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	775a      	strb	r2, [r3, #29]
}
 8004b86:	bf00      	nop
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40013c00 	.word	0x40013c00

08004b94 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004bae:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bb0:	f7fd fbdc 	bl	800236c <HAL_GetTick>
 8004bb4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004bb6:	e009      	b.n	8004bcc <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004bb8:	f7fd fbd8 	bl	800236c <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bc6:	d901      	bls.n	8004bcc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e007      	b.n	8004bdc <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f003 0320 	and.w	r3, r3, #32
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d0ee      	beq.n	8004bb8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d122      	bne.n	8004c48 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c10:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c12:	f7fd fbab 	bl	800236c <HAL_GetTick>
 8004c16:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004c18:	e00c      	b.n	8004c34 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004c1a:	f7fd fba7 	bl	800236c <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c28:	d904      	bls.n	8004c34 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2204      	movs	r2, #4
 8004c2e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d102      	bne.n	8004c48 <RTC_EnterInitMode+0x64>
 8004c42:	7bfb      	ldrb	r3, [r7, #15]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d1e8      	bne.n	8004c1a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b084      	sub	sp, #16
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68da      	ldr	r2, [r3, #12]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c6c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 0320 	and.w	r3, r3, #32
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10a      	bne.n	8004c92 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7ff ff89 	bl	8004b94 <HAL_RTC_WaitForSynchro>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d004      	beq.n	8004c92 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2204      	movs	r2, #4
 8004c8c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004caa:	e005      	b.n	8004cb8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	3b0a      	subs	r3, #10
 8004cb6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	2b09      	cmp	r3, #9
 8004cbc:	d8f6      	bhi.n	8004cac <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	b2da      	uxtb	r2, r3
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	b2db      	uxtb	r3, r3
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b085      	sub	sp, #20
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	4603      	mov	r3, r0
 8004cde:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004ce4:	79fb      	ldrb	r3, [r7, #7]
 8004ce6:	091b      	lsrs	r3, r3, #4
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	461a      	mov	r2, r3
 8004cec:	0092      	lsls	r2, r2, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	005b      	lsls	r3, r3, #1
 8004cf2:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8004cf4:	79fb      	ldrb	r3, [r7, #7]
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	b2da      	uxtb	r2, r3
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	4413      	add	r3, r2
 8004d00:	b2db      	uxtb	r3, r3
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
	...

08004d10 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004d1c:	4b59      	ldr	r3, [pc, #356]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a59      	ldr	r2, [pc, #356]	; (8004e88 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	0adb      	lsrs	r3, r3, #11
 8004d28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	7f1b      	ldrb	r3, [r3, #28]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d101      	bne.n	8004d3e <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	e09b      	b.n	8004e76 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2201      	movs	r2, #1
 8004d42:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2202      	movs	r2, #2
 8004d48:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	22ca      	movs	r2, #202	; 0xca
 8004d50:	625a      	str	r2, [r3, #36]	; 0x24
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2253      	movs	r2, #83	; 0x53
 8004d58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d017      	beq.n	8004d98 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	1e5a      	subs	r2, r3, #1
 8004d6c:	617a      	str	r2, [r7, #20]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	22ff      	movs	r2, #255	; 0xff
 8004d78:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e075      	b.n	8004e76 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f003 0304 	and.w	r3, r3, #4
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1e7      	bne.n	8004d68 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da6:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004db8:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004dba:	4b32      	ldr	r3, [pc, #200]	; (8004e84 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a32      	ldr	r2, [pc, #200]	; (8004e88 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc4:	0adb      	lsrs	r3, r3, #11
 8004dc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	1e5a      	subs	r2, r3, #1
 8004dd4:	617a      	str	r2, [r7, #20]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10b      	bne.n	8004df2 <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	22ff      	movs	r2, #255	; 0xff
 8004de0:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2203      	movs	r2, #3
 8004de6:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e041      	b.n	8004e76 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0e7      	beq.n	8004dd0 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689a      	ldr	r2, [r3, #8]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0207 	bic.w	r2, r2, #7
 8004e0e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6899      	ldr	r1, [r3, #8]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004e28:	4b18      	ldr	r3, [pc, #96]	; (8004e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e2e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e32:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8004e34:	4b15      	ldr	r3, [pc, #84]	; (8004e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4a14      	ldr	r2, [pc, #80]	; (8004e8c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004e3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e3e:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e4e:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e5e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	22ff      	movs	r2, #255	; 0xff
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	20000000 	.word	0x20000000
 8004e88:	10624dd3 	.word	0x10624dd3
 8004e8c:	40013c00 	.word	0x40013c00

08004e90 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	7f1b      	ldrb	r3, [r3, #28]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d101      	bne.n	8004ea8 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	e047      	b.n	8004f38 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	22ca      	movs	r2, #202	; 0xca
 8004eba:	625a      	str	r2, [r3, #36]	; 0x24
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2253      	movs	r2, #83	; 0x53
 8004ec2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689a      	ldr	r2, [r3, #8]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed2:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689a      	ldr	r2, [r3, #8]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ee2:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ee4:	f7fd fa42 	bl	800236c <HAL_GetTick>
 8004ee8:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004eea:	e013      	b.n	8004f14 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004eec:	f7fd fa3e 	bl	800236c <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004efa:	d90b      	bls.n	8004f14 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	22ff      	movs	r2, #255	; 0xff
 8004f02:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2203      	movs	r2, #3
 8004f08:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e011      	b.n	8004f38 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0304 	and.w	r3, r3, #4
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0e4      	beq.n	8004eec <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	22ff      	movs	r2, #255	; 0xff
 8004f28:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00b      	beq.n	8004f6e <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f816 	bl	8004f88 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	b2da      	uxtb	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004f6c:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004f6e:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8004f70:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004f74:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	775a      	strb	r2, [r3, #29]
}
 8004f7c:	bf00      	nop
 8004f7e:	3708      	adds	r7, #8
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	40013c00 	.word	0x40013c00

08004f88 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	3350      	adds	r3, #80	; 0x50
 8004fb2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4413      	add	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	601a      	str	r2, [r3, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	371c      	adds	r7, #28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	3350      	adds	r3, #80	; 0x50
 8004fe4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	4413      	add	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3714      	adds	r7, #20
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d101      	bne.n	8005012 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e022      	b.n	8005058 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d105      	bne.n	800502a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7fc fbfb 	bl	8001820 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2203      	movs	r2, #3
 800502e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f814 	bl	8005060 <HAL_SD_InitCard>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e00a      	b.n	8005058 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005060:	b5b0      	push	{r4, r5, r7, lr}
 8005062:	b08e      	sub	sp, #56	; 0x38
 8005064:	af04      	add	r7, sp, #16
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005068:	2300      	movs	r3, #0
 800506a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800506c:	2300      	movs	r3, #0
 800506e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005070:	2300      	movs	r3, #0
 8005072:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005078:	2300      	movs	r3, #0
 800507a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800507c:	2376      	movs	r3, #118	; 0x76
 800507e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681d      	ldr	r5, [r3, #0]
 8005084:	466c      	mov	r4, sp
 8005086:	f107 0314 	add.w	r3, r7, #20
 800508a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800508e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005092:	f107 0308 	add.w	r3, r7, #8
 8005096:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005098:	4628      	mov	r0, r5
 800509a:	f001 fbcb 	bl	8006834 <SDIO_Init>
 800509e:	4603      	mov	r3, r0
 80050a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80050a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e04f      	b.n	8005150 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80050b0:	4b29      	ldr	r3, [pc, #164]	; (8005158 <HAL_SD_InitCard+0xf8>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f001 fc03 	bl	80068c6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80050c0:	4b25      	ldr	r3, [pc, #148]	; (8005158 <HAL_SD_InitCard+0xf8>)
 80050c2:	2201      	movs	r2, #1
 80050c4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80050c6:	2002      	movs	r0, #2
 80050c8:	f7fd f95c 	bl	8002384 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 ff03 	bl	8005ed8 <SD_PowerON>
 80050d2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00b      	beq.n	80050f2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e02e      	b.n	8005150 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 fe22 	bl	8005d3c <SD_InitCard>
 80050f8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00b      	beq.n	8005118 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e01b      	b.n	8005150 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005120:	4618      	mov	r0, r3
 8005122:	f001 fc62 	bl	80069ea <SDMMC_CmdBlockLength>
 8005126:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00f      	beq.n	800514e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a0a      	ldr	r2, [pc, #40]	; (800515c <HAL_SD_InitCard+0xfc>)
 8005134:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	431a      	orrs	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3728      	adds	r7, #40	; 0x28
 8005154:	46bd      	mov	sp, r7
 8005156:	bdb0      	pop	{r4, r5, r7, pc}
 8005158:	422580a0 	.word	0x422580a0
 800515c:	004005ff 	.word	0x004005ff

08005160 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b092      	sub	sp, #72	; 0x48
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800516e:	f7fd f8fd 	bl	800236c <HAL_GetTick>
 8005172:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d107      	bne.n	8005192 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005186:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e1bd      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b01      	cmp	r3, #1
 800519c:	f040 81b0 	bne.w	8005500 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80051a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	441a      	add	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d907      	bls.n	80051c4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e1a4      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2203      	movs	r2, #3
 80051c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2200      	movs	r2, #0
 80051d2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d002      	beq.n	80051e2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80051dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051de:	025b      	lsls	r3, r3, #9
 80051e0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80051e2:	f04f 33ff 	mov.w	r3, #4294967295
 80051e6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	025b      	lsls	r3, r3, #9
 80051ec:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80051ee:	2390      	movs	r3, #144	; 0x90
 80051f0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80051f2:	2302      	movs	r3, #2
 80051f4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80051f6:	2300      	movs	r3, #0
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80051fa:	2301      	movs	r3, #1
 80051fc:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f107 0214 	add.w	r2, r7, #20
 8005206:	4611      	mov	r1, r2
 8005208:	4618      	mov	r0, r3
 800520a:	f001 fbc2 	bl	8006992 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d90a      	bls.n	800522a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2202      	movs	r2, #2
 8005218:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005220:	4618      	mov	r0, r3
 8005222:	f001 fc26 	bl	8006a72 <SDMMC_CmdReadMultiBlock>
 8005226:	6478      	str	r0, [r7, #68]	; 0x44
 8005228:	e009      	b.n	800523e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005236:	4618      	mov	r0, r3
 8005238:	f001 fbf9 	bl	8006a2e <SDMMC_CmdReadSingleBlock>
 800523c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800523e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005240:	2b00      	cmp	r3, #0
 8005242:	d012      	beq.n	800526a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a7a      	ldr	r2, [pc, #488]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 800524a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005252:	431a      	orrs	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e151      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800526e:	e061      	b.n	8005334 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005276:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d03c      	beq.n	80052f8 <HAL_SD_ReadBlocks+0x198>
 800527e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d039      	beq.n	80052f8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005284:	2300      	movs	r3, #0
 8005286:	643b      	str	r3, [r7, #64]	; 0x40
 8005288:	e033      	b.n	80052f2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4618      	mov	r0, r3
 8005290:	f001 fafb 	bl	800688a <SDIO_ReadFIFO>
 8005294:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005298:	b2da      	uxtb	r2, r3
 800529a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800529e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a0:	3301      	adds	r3, #1
 80052a2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a6:	3b01      	subs	r3, #1
 80052a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80052aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ac:	0a1b      	lsrs	r3, r3, #8
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052b2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052b6:	3301      	adds	r3, #1
 80052b8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052bc:	3b01      	subs	r3, #1
 80052be:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80052c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052c2:	0c1b      	lsrs	r3, r3, #16
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052cc:	3301      	adds	r3, #1
 80052ce:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052d2:	3b01      	subs	r3, #1
 80052d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80052d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d8:	0e1b      	lsrs	r3, r3, #24
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80052e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e2:	3301      	adds	r3, #1
 80052e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80052e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e8:	3b01      	subs	r3, #1
 80052ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80052ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ee:	3301      	adds	r3, #1
 80052f0:	643b      	str	r3, [r7, #64]	; 0x40
 80052f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052f4:	2b07      	cmp	r3, #7
 80052f6:	d9c8      	bls.n	800528a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80052f8:	f7fd f838 	bl	800236c <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005304:	429a      	cmp	r2, r3
 8005306:	d902      	bls.n	800530e <HAL_SD_ReadBlocks+0x1ae>
 8005308:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800530a:	2b00      	cmp	r3, #0
 800530c:	d112      	bne.n	8005334 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a48      	ldr	r2, [pc, #288]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 8005314:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e0ec      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800533a:	f240 332a 	movw	r3, #810	; 0x32a
 800533e:	4013      	ands	r3, r2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d095      	beq.n	8005270 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800534a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800534e:	2b00      	cmp	r3, #0
 8005350:	d022      	beq.n	8005398 <HAL_SD_ReadBlocks+0x238>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d91f      	bls.n	8005398 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535c:	2b03      	cmp	r3, #3
 800535e:	d01b      	beq.n	8005398 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4618      	mov	r0, r3
 8005366:	f001 fbeb 	bl	8006b40 <SDMMC_CmdStopTransfer>
 800536a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800536c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800536e:	2b00      	cmp	r3, #0
 8005370:	d012      	beq.n	8005398 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a2f      	ldr	r2, [pc, #188]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 8005378:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005380:	431a      	orrs	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e0ba      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d012      	beq.n	80053cc <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a22      	ldr	r2, [pc, #136]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 80053ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b2:	f043 0208 	orr.w	r2, r3, #8
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0a0      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d012      	beq.n	8005400 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a15      	ldr	r2, [pc, #84]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 80053e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e6:	f043 0202 	orr.w	r2, r3, #2
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e086      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	d063      	beq.n	80054d6 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a08      	ldr	r2, [pc, #32]	; (8005434 <HAL_SD_ReadBlocks+0x2d4>)
 8005414:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	f043 0220 	orr.w	r2, r3, #32
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e06c      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
 8005434:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4618      	mov	r0, r3
 800543e:	f001 fa24 	bl	800688a <SDIO_ReadFIFO>
 8005442:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005446:	b2da      	uxtb	r2, r3
 8005448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800544c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544e:	3301      	adds	r3, #1
 8005450:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005454:	3b01      	subs	r3, #1
 8005456:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800545a:	0a1b      	lsrs	r3, r3, #8
 800545c:	b2da      	uxtb	r2, r3
 800545e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005460:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005464:	3301      	adds	r3, #1
 8005466:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800546a:	3b01      	subs	r3, #1
 800546c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800546e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	b2da      	uxtb	r2, r3
 8005474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005476:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800547a:	3301      	adds	r3, #1
 800547c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800547e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005480:	3b01      	subs	r3, #1
 8005482:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005486:	0e1b      	lsrs	r3, r3, #24
 8005488:	b2da      	uxtb	r2, r3
 800548a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800548c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800548e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005490:	3301      	adds	r3, #1
 8005492:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005496:	3b01      	subs	r3, #1
 8005498:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800549a:	f7fc ff67 	bl	800236c <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d902      	bls.n	80054b0 <HAL_SD_ReadBlocks+0x350>
 80054aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d112      	bne.n	80054d6 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a18      	ldr	r2, [pc, #96]	; (8005518 <HAL_SD_ReadBlocks+0x3b8>)
 80054b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054bc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e01b      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <HAL_SD_ReadBlocks+0x38a>
 80054e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1a6      	bne.n	8005438 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f240 523a 	movw	r2, #1338	; 0x53a
 80054f2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	e006      	b.n	800550e <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005504:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
  }
}
 800550e:	4618      	mov	r0, r3
 8005510:	3748      	adds	r7, #72	; 0x48
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	004005ff 	.word	0x004005ff

0800551c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b092      	sub	sp, #72	; 0x48
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
 8005528:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800552a:	f7fc ff1f 	bl	800236c <HAL_GetTick>
 800552e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d107      	bne.n	800554e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005542:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e166      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b01      	cmp	r3, #1
 8005558:	f040 8159 	bne.w	800580e <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005562:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	441a      	add	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800556c:	429a      	cmp	r2, r3
 800556e:	d907      	bls.n	8005580 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005574:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e14d      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2203      	movs	r2, #3
 8005584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2200      	movs	r2, #0
 800558e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005594:	2b01      	cmp	r3, #1
 8005596:	d002      	beq.n	800559e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559a:	025b      	lsls	r3, r3, #9
 800559c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800559e:	f04f 33ff 	mov.w	r3, #4294967295
 80055a2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	025b      	lsls	r3, r3, #9
 80055a8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80055aa:	2390      	movs	r3, #144	; 0x90
 80055ac:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80055ae:	2300      	movs	r3, #0
 80055b0:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80055b6:	2301      	movs	r3, #1
 80055b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f107 0218 	add.w	r2, r7, #24
 80055c2:	4611      	mov	r1, r2
 80055c4:	4618      	mov	r0, r3
 80055c6:	f001 f9e4 	bl	8006992 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d90a      	bls.n	80055e6 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2220      	movs	r2, #32
 80055d4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055dc:	4618      	mov	r0, r3
 80055de:	f001 fa8c 	bl	8006afa <SDMMC_CmdWriteMultiBlock>
 80055e2:	6478      	str	r0, [r7, #68]	; 0x44
 80055e4:	e009      	b.n	80055fa <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2210      	movs	r2, #16
 80055ea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055f2:	4618      	mov	r0, r3
 80055f4:	f001 fa5f 	bl	8006ab6 <SDMMC_CmdWriteSingleBlock>
 80055f8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80055fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d012      	beq.n	8005626 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a87      	ldr	r2, [pc, #540]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 8005606:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800560c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800560e:	431a      	orrs	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e0fa      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800562a:	e065      	b.n	80056f8 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d040      	beq.n	80056bc <HAL_SD_WriteBlocks+0x1a0>
 800563a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800563c:	2b00      	cmp	r3, #0
 800563e:	d03d      	beq.n	80056bc <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005640:	2300      	movs	r3, #0
 8005642:	643b      	str	r3, [r7, #64]	; 0x40
 8005644:	e037      	b.n	80056b6 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8005646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800564c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564e:	3301      	adds	r3, #1
 8005650:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005654:	3b01      	subs	r3, #1
 8005656:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	021a      	lsls	r2, r3, #8
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005666:	3301      	adds	r3, #1
 8005668:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800566a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800566c:	3b01      	subs	r3, #1
 800566e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	041a      	lsls	r2, r3, #16
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800567c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800567e:	3301      	adds	r3, #1
 8005680:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005684:	3b01      	subs	r3, #1
 8005686:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	061a      	lsls	r2, r3, #24
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	4313      	orrs	r3, r2
 8005692:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005696:	3301      	adds	r3, #1
 8005698:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800569a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800569c:	3b01      	subs	r3, #1
 800569e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f107 0214 	add.w	r2, r7, #20
 80056a8:	4611      	mov	r1, r2
 80056aa:	4618      	mov	r0, r3
 80056ac:	f001 f8fa 	bl	80068a4 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80056b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b2:	3301      	adds	r3, #1
 80056b4:	643b      	str	r3, [r7, #64]	; 0x40
 80056b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b8:	2b07      	cmp	r3, #7
 80056ba:	d9c4      	bls.n	8005646 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80056bc:	f7fc fe56 	bl	800236c <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d902      	bls.n	80056d2 <HAL_SD_WriteBlocks+0x1b6>
 80056cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d112      	bne.n	80056f8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a53      	ldr	r2, [pc, #332]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 80056d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056e0:	431a      	orrs	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e091      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056fe:	f240 331a 	movw	r3, #794	; 0x31a
 8005702:	4013      	ands	r3, r2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d091      	beq.n	800562c <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d022      	beq.n	800575c <HAL_SD_WriteBlocks+0x240>
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d91f      	bls.n	800575c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005720:	2b03      	cmp	r3, #3
 8005722:	d01b      	beq.n	800575c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4618      	mov	r0, r3
 800572a:	f001 fa09 	bl	8006b40 <SDMMC_CmdStopTransfer>
 800572e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005732:	2b00      	cmp	r3, #0
 8005734:	d012      	beq.n	800575c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a3a      	ldr	r2, [pc, #232]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 800573c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005742:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005744:	431a      	orrs	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e05f      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b00      	cmp	r3, #0
 8005768:	d012      	beq.n	8005790 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a2d      	ldr	r2, [pc, #180]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 8005770:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005776:	f043 0208 	orr.w	r2, r3, #8
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e045      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d012      	beq.n	80057c4 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a20      	ldr	r2, [pc, #128]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 80057a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057aa:	f043 0202 	orr.w	r2, r3, #2
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	e02b      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d012      	beq.n	80057f8 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a13      	ldr	r2, [pc, #76]	; (8005824 <HAL_SD_WriteBlocks+0x308>)
 80057d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057de:	f043 0210 	orr.w	r2, r3, #16
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e011      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005800:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800580a:	2300      	movs	r3, #0
 800580c:	e006      	b.n	800581c <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005812:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
  }
}
 800581c:	4618      	mov	r0, r3
 800581e:	3748      	adds	r7, #72	; 0x48
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	004005ff 	.word	0x004005ff

08005828 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005836:	0f9b      	lsrs	r3, r3, #30
 8005838:	b2da      	uxtb	r2, r3
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005842:	0e9b      	lsrs	r3, r3, #26
 8005844:	b2db      	uxtb	r3, r3
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	b2da      	uxtb	r2, r3
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005854:	0e1b      	lsrs	r3, r3, #24
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f003 0303 	and.w	r3, r3, #3
 800585c:	b2da      	uxtb	r2, r3
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005866:	0c1b      	lsrs	r3, r3, #16
 8005868:	b2da      	uxtb	r2, r3
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005872:	0a1b      	lsrs	r3, r3, #8
 8005874:	b2da      	uxtb	r2, r3
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800587e:	b2da      	uxtb	r2, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005888:	0d1b      	lsrs	r3, r3, #20
 800588a:	b29a      	uxth	r2, r3
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005894:	0c1b      	lsrs	r3, r3, #16
 8005896:	b2db      	uxtb	r3, r3
 8005898:	f003 030f 	and.w	r3, r3, #15
 800589c:	b2da      	uxtb	r2, r3
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058a6:	0bdb      	lsrs	r3, r3, #15
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	b2da      	uxtb	r2, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058b8:	0b9b      	lsrs	r3, r3, #14
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058ca:	0b5b      	lsrs	r3, r3, #13
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	b2da      	uxtb	r2, r3
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058dc:	0b1b      	lsrs	r3, r3, #12
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	b2da      	uxtb	r2, r3
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	2200      	movs	r2, #0
 80058ee:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d163      	bne.n	80059c0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058fc:	009a      	lsls	r2, r3, #2
 80058fe:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005902:	4013      	ands	r3, r2
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005908:	0f92      	lsrs	r2, r2, #30
 800590a:	431a      	orrs	r2, r3
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005914:	0edb      	lsrs	r3, r3, #27
 8005916:	b2db      	uxtb	r3, r3
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	b2da      	uxtb	r2, r3
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005926:	0e1b      	lsrs	r3, r3, #24
 8005928:	b2db      	uxtb	r3, r3
 800592a:	f003 0307 	and.w	r3, r3, #7
 800592e:	b2da      	uxtb	r2, r3
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005938:	0d5b      	lsrs	r3, r3, #21
 800593a:	b2db      	uxtb	r3, r3
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	b2da      	uxtb	r2, r3
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800594a:	0c9b      	lsrs	r3, r3, #18
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f003 0307 	and.w	r3, r3, #7
 8005952:	b2da      	uxtb	r2, r3
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800595c:	0bdb      	lsrs	r3, r3, #15
 800595e:	b2db      	uxtb	r3, r3
 8005960:	f003 0307 	and.w	r3, r3, #7
 8005964:	b2da      	uxtb	r2, r3
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	7e1b      	ldrb	r3, [r3, #24]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f003 0307 	and.w	r3, r3, #7
 800597e:	3302      	adds	r3, #2
 8005980:	2201      	movs	r2, #1
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800598a:	fb03 f202 	mul.w	r2, r3, r2
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	7a1b      	ldrb	r3, [r3, #8]
 8005996:	b2db      	uxtb	r3, r3
 8005998:	f003 030f 	and.w	r3, r3, #15
 800599c:	2201      	movs	r2, #1
 800599e:	409a      	lsls	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80059ac:	0a52      	lsrs	r2, r2, #9
 80059ae:	fb03 f202 	mul.w	r2, r3, r2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059bc:	661a      	str	r2, [r3, #96]	; 0x60
 80059be:	e031      	b.n	8005a24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d11d      	bne.n	8005a04 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059cc:	041b      	lsls	r3, r3, #16
 80059ce:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059d6:	0c1b      	lsrs	r3, r3, #16
 80059d8:	431a      	orrs	r2, r3
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	3301      	adds	r3, #1
 80059e4:	029a      	lsls	r2, r3, #10
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059f8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	661a      	str	r2, [r3, #96]	; 0x60
 8005a02:	e00f      	b.n	8005a24 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a58      	ldr	r2, [pc, #352]	; (8005b6c <HAL_SD_GetCardCSD+0x344>)
 8005a0a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a10:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e09d      	b.n	8005b60 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a28:	0b9b      	lsrs	r3, r3, #14
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a3a:	09db      	lsrs	r3, r3, #7
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a42:	b2da      	uxtb	r2, r3
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a52:	b2da      	uxtb	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5c:	0fdb      	lsrs	r3, r3, #31
 8005a5e:	b2da      	uxtb	r2, r3
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a68:	0f5b      	lsrs	r3, r3, #29
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	f003 0303 	and.w	r3, r3, #3
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a7a:	0e9b      	lsrs	r3, r3, #26
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f003 0307 	and.w	r3, r3, #7
 8005a82:	b2da      	uxtb	r2, r3
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a8c:	0d9b      	lsrs	r3, r3, #22
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	f003 030f 	and.w	r3, r3, #15
 8005a94:	b2da      	uxtb	r2, r3
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a9e:	0d5b      	lsrs	r3, r3, #21
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	b2da      	uxtb	r2, r3
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aba:	0c1b      	lsrs	r3, r3, #16
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ace:	0bdb      	lsrs	r3, r3, #15
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae2:	0b9b      	lsrs	r3, r3, #14
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af6:	0b5b      	lsrs	r3, r3, #13
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	b2da      	uxtb	r2, r3
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0a:	0b1b      	lsrs	r3, r3, #12
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b1e:	0a9b      	lsrs	r3, r3, #10
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	b2da      	uxtb	r2, r3
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b32:	0a1b      	lsrs	r3, r3, #8
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	f003 0303 	and.w	r3, r3, #3
 8005b3a:	b2da      	uxtb	r2, r3
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b46:	085b      	lsrs	r3, r3, #1
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b4e:	b2da      	uxtb	r2, r3
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr
 8005b6c:	004005ff 	.word	0x004005ff

08005b70 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005bc8:	b5b0      	push	{r4, r5, r7, lr}
 8005bca:	b08e      	sub	sp, #56	; 0x38
 8005bcc:	af04      	add	r7, sp, #16
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2203      	movs	r2, #3
 8005bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be4:	2b03      	cmp	r3, #3
 8005be6:	d02e      	beq.n	8005c46 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bee:	d106      	bne.n	8005bfe <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	639a      	str	r2, [r3, #56]	; 0x38
 8005bfc:	e029      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c04:	d10a      	bne.n	8005c1c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 fa1c 	bl	8006044 <SD_WideBus_Enable>
 8005c0c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	431a      	orrs	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	639a      	str	r2, [r3, #56]	; 0x38
 8005c1a:	e01a      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10a      	bne.n	8005c38 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 fa59 	bl	80060da <SD_WideBus_Disable>
 8005c28:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	431a      	orrs	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	639a      	str	r2, [r3, #56]	; 0x38
 8005c36:	e00c      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	639a      	str	r2, [r3, #56]	; 0x38
 8005c44:	e005      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00b      	beq.n	8005c72 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a26      	ldr	r2, [pc, #152]	; (8005cf8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005c60:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c70:	e01f      	b.n	8005cb2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681d      	ldr	r5, [r3, #0]
 8005c98:	466c      	mov	r4, sp
 8005c9a:	f107 0314 	add.w	r3, r7, #20
 8005c9e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005ca2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005ca6:	f107 0308 	add.w	r3, r7, #8
 8005caa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005cac:	4628      	mov	r0, r5
 8005cae:	f000 fdc1 	bl	8006834 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 fe95 	bl	80069ea <SDMMC_CmdBlockLength>
 8005cc0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00c      	beq.n	8005ce2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a0a      	ldr	r2, [pc, #40]	; (8005cf8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005cce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005cea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3728      	adds	r7, #40	; 0x28
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	004005ff 	.word	0x004005ff

08005cfc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005d04:	2300      	movs	r3, #0
 8005d06:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005d08:	f107 030c 	add.w	r3, r7, #12
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f970 	bl	8005ff4 <SD_SendStatus>
 8005d14:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	0a5b      	lsrs	r3, r3, #9
 8005d2c:	f003 030f 	and.w	r3, r3, #15
 8005d30:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005d32:	693b      	ldr	r3, [r7, #16]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005d3c:	b5b0      	push	{r4, r5, r7, lr}
 8005d3e:	b094      	sub	sp, #80	; 0x50
 8005d40:	af04      	add	r7, sp, #16
 8005d42:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005d44:	2301      	movs	r3, #1
 8005d46:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fdc8 	bl	80068e2 <SDIO_GetPowerState>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d102      	bne.n	8005d5e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005d58:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005d5c:	e0b8      	b.n	8005ed0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d02f      	beq.n	8005dc6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 fff2 	bl	8006d54 <SDMMC_CmdSendCID>
 8005d70:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <SD_InitCard+0x40>
    {
      return errorstate;
 8005d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d7a:	e0a9      	b.n	8005ed0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2100      	movs	r1, #0
 8005d82:	4618      	mov	r0, r3
 8005d84:	f000 fdf2 	bl	800696c <SDIO_GetResponse>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2104      	movs	r1, #4
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 fde9 	bl	800696c <SDIO_GetResponse>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2108      	movs	r1, #8
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fde0 	bl	800696c <SDIO_GetResponse>
 8005dac:	4602      	mov	r2, r0
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	210c      	movs	r1, #12
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fdd7 	bl	800696c <SDIO_GetResponse>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	2b03      	cmp	r3, #3
 8005dcc:	d00d      	beq.n	8005dea <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f107 020e 	add.w	r2, r7, #14
 8005dd6:	4611      	mov	r1, r2
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fff8 	bl	8006dce <SDMMC_CmdSetRelAdd>
 8005dde:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <SD_InitCard+0xae>
    {
      return errorstate;
 8005de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de8:	e072      	b.n	8005ed0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dee:	2b03      	cmp	r3, #3
 8005df0:	d036      	beq.n	8005e60 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005df2:	89fb      	ldrh	r3, [r7, #14]
 8005df4:	461a      	mov	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e02:	041b      	lsls	r3, r3, #16
 8005e04:	4619      	mov	r1, r3
 8005e06:	4610      	mov	r0, r2
 8005e08:	f000 ffc2 	bl	8006d90 <SDMMC_CmdSendCSD>
 8005e0c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d001      	beq.n	8005e18 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e16:	e05b      	b.n	8005ed0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 fda4 	bl	800696c <SDIO_GetResponse>
 8005e24:	4602      	mov	r2, r0
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2104      	movs	r1, #4
 8005e30:	4618      	mov	r0, r3
 8005e32:	f000 fd9b 	bl	800696c <SDIO_GetResponse>
 8005e36:	4602      	mov	r2, r0
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2108      	movs	r1, #8
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 fd92 	bl	800696c <SDIO_GetResponse>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	210c      	movs	r1, #12
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 fd89 	bl	800696c <SDIO_GetResponse>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2104      	movs	r1, #4
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 fd80 	bl	800696c <SDIO_GetResponse>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	0d1a      	lsrs	r2, r3, #20
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005e74:	f107 0310 	add.w	r3, r7, #16
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7ff fcd4 	bl	8005828 <HAL_SD_GetCardCSD>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005e86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005e8a:	e021      	b.n	8005ed0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6819      	ldr	r1, [r3, #0]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e94:	041b      	lsls	r3, r3, #16
 8005e96:	2200      	movs	r2, #0
 8005e98:	461c      	mov	r4, r3
 8005e9a:	4615      	mov	r5, r2
 8005e9c:	4622      	mov	r2, r4
 8005e9e:	462b      	mov	r3, r5
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	f000 fe6f 	bl	8006b84 <SDMMC_CmdSelDesel>
 8005ea6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <SD_InitCard+0x176>
  {
    return errorstate;
 8005eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eb0:	e00e      	b.n	8005ed0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681d      	ldr	r5, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	466c      	mov	r4, sp
 8005eba:	f103 0210 	add.w	r2, r3, #16
 8005ebe:	ca07      	ldmia	r2, {r0, r1, r2}
 8005ec0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f000 fcb3 	bl	8006834 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3740      	adds	r7, #64	; 0x40
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bdb0      	pop	{r4, r5, r7, pc}

08005ed8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	617b      	str	r3, [r7, #20]
 8005ee8:	2300      	movs	r3, #0
 8005eea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f000 fe6a 	bl	8006bca <SDMMC_CmdGoIdleState>
 8005ef6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	e072      	b.n	8005fe8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f000 fe7d 	bl	8006c06 <SDMMC_CmdOperCond>
 8005f0c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00d      	beq.n	8005f30 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 fe53 	bl	8006bca <SDMMC_CmdGoIdleState>
 8005f24:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d004      	beq.n	8005f36 <SD_PowerON+0x5e>
    {
      return errorstate;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	e05b      	b.n	8005fe8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d137      	bne.n	8005fae <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2100      	movs	r1, #0
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fe7d 	bl	8006c44 <SDMMC_CmdAppCommand>
 8005f4a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d02d      	beq.n	8005fae <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f56:	e047      	b.n	8005fe8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f000 fe70 	bl	8006c44 <SDMMC_CmdAppCommand>
 8005f64:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <SD_PowerON+0x98>
    {
      return errorstate;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	e03b      	b.n	8005fe8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	491e      	ldr	r1, [pc, #120]	; (8005ff0 <SD_PowerON+0x118>)
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 fe86 	bl	8006c88 <SDMMC_CmdAppOperCommand>
 8005f7c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f88:	e02e      	b.n	8005fe8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2100      	movs	r1, #0
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fceb 	bl	800696c <SDIO_GetResponse>
 8005f96:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	0fdb      	lsrs	r3, r3, #31
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d101      	bne.n	8005fa4 <SD_PowerON+0xcc>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <SD_PowerON+0xce>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	613b      	str	r3, [r7, #16]

    count++;
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	3301      	adds	r3, #1
 8005fac:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d802      	bhi.n	8005fbe <SD_PowerON+0xe6>
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d0cc      	beq.n	8005f58 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d902      	bls.n	8005fce <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005fc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fcc:	e00c      	b.n	8005fe8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d003      	beq.n	8005fe0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	645a      	str	r2, [r3, #68]	; 0x44
 8005fde:	e002      	b.n	8005fe6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	c1100000 	.word	0xc1100000

08005ff4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d102      	bne.n	800600a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006004:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006008:	e018      	b.n	800603c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006012:	041b      	lsls	r3, r3, #16
 8006014:	4619      	mov	r1, r3
 8006016:	4610      	mov	r0, r2
 8006018:	f000 fefa 	bl	8006e10 <SDMMC_CmdSendStatus>
 800601c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	e009      	b.n	800603c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fc9c 	bl	800696c <SDIO_GetResponse>
 8006034:	4602      	mov	r2, r0
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
 8006050:	2300      	movs	r3, #0
 8006052:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f000 fc86 	bl	800696c <SDIO_GetResponse>
 8006060:	4603      	mov	r3, r0
 8006062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006066:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800606a:	d102      	bne.n	8006072 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800606c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006070:	e02f      	b.n	80060d2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006072:	f107 030c 	add.w	r3, r7, #12
 8006076:	4619      	mov	r1, r3
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f879 	bl	8006170 <SD_FindSCR>
 800607e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	e023      	b.n	80060d2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01c      	beq.n	80060ce <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800609c:	041b      	lsls	r3, r3, #16
 800609e:	4619      	mov	r1, r3
 80060a0:	4610      	mov	r0, r2
 80060a2:	f000 fdcf 	bl	8006c44 <SDMMC_CmdAppCommand>
 80060a6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	e00f      	b.n	80060d2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2102      	movs	r1, #2
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 fe08 	bl	8006cce <SDMMC_CmdBusWidth>
 80060be:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	e003      	b.n	80060d2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80060ca:	2300      	movs	r3, #0
 80060cc:	e001      	b.n	80060d2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80060ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3718      	adds	r7, #24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b086      	sub	sp, #24
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	2300      	movs	r3, #0
 80060e8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2100      	movs	r1, #0
 80060f0:	4618      	mov	r0, r3
 80060f2:	f000 fc3b 	bl	800696c <SDIO_GetResponse>
 80060f6:	4603      	mov	r3, r0
 80060f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006100:	d102      	bne.n	8006108 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006102:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006106:	e02f      	b.n	8006168 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006108:	f107 030c 	add.w	r3, r7, #12
 800610c:	4619      	mov	r1, r3
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f82e 	bl	8006170 <SD_FindSCR>
 8006114:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	e023      	b.n	8006168 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d01c      	beq.n	8006164 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006132:	041b      	lsls	r3, r3, #16
 8006134:	4619      	mov	r1, r3
 8006136:	4610      	mov	r0, r2
 8006138:	f000 fd84 	bl	8006c44 <SDMMC_CmdAppCommand>
 800613c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	e00f      	b.n	8006168 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2100      	movs	r1, #0
 800614e:	4618      	mov	r0, r3
 8006150:	f000 fdbd 	bl	8006cce <SDMMC_CmdBusWidth>
 8006154:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d001      	beq.n	8006160 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	e003      	b.n	8006168 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006160:	2300      	movs	r3, #0
 8006162:	e001      	b.n	8006168 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006164:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006168:	4618      	mov	r0, r3
 800616a:	3718      	adds	r7, #24
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006170:	b590      	push	{r4, r7, lr}
 8006172:	b08f      	sub	sp, #60	; 0x3c
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800617a:	f7fc f8f7 	bl	800236c <HAL_GetTick>
 800617e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006180:	2300      	movs	r3, #0
 8006182:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006184:	2300      	movs	r3, #0
 8006186:	60bb      	str	r3, [r7, #8]
 8006188:	2300      	movs	r3, #0
 800618a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2108      	movs	r1, #8
 8006196:	4618      	mov	r0, r3
 8006198:	f000 fc27 	bl	80069ea <SDMMC_CmdBlockLength>
 800619c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800619e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80061a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a6:	e0b2      	b.n	800630e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b0:	041b      	lsls	r3, r3, #16
 80061b2:	4619      	mov	r1, r3
 80061b4:	4610      	mov	r0, r2
 80061b6:	f000 fd45 	bl	8006c44 <SDMMC_CmdAppCommand>
 80061ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80061bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80061c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c4:	e0a3      	b.n	800630e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80061c6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80061cc:	2308      	movs	r3, #8
 80061ce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80061d0:	2330      	movs	r3, #48	; 0x30
 80061d2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80061d4:	2302      	movs	r3, #2
 80061d6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80061d8:	2300      	movs	r3, #0
 80061da:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80061dc:	2301      	movs	r3, #1
 80061de:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f107 0210 	add.w	r2, r7, #16
 80061e8:	4611      	mov	r1, r2
 80061ea:	4618      	mov	r0, r3
 80061ec:	f000 fbd1 	bl	8006992 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fd8c 	bl	8006d12 <SDMMC_CmdSendSCR>
 80061fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80061fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d02a      	beq.n	8006258 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006204:	e083      	b.n	800630e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800620c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00f      	beq.n	8006234 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6819      	ldr	r1, [r3, #0]
 8006218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	f107 0208 	add.w	r2, r7, #8
 8006220:	18d4      	adds	r4, r2, r3
 8006222:	4608      	mov	r0, r1
 8006224:	f000 fb31 	bl	800688a <SDIO_ReadFIFO>
 8006228:	4603      	mov	r3, r0
 800622a:	6023      	str	r3, [r4, #0]
      index++;
 800622c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800622e:	3301      	adds	r3, #1
 8006230:	637b      	str	r3, [r7, #52]	; 0x34
 8006232:	e006      	b.n	8006242 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800623a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800623e:	2b00      	cmp	r3, #0
 8006240:	d012      	beq.n	8006268 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006242:	f7fc f893 	bl	800236c <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006250:	d102      	bne.n	8006258 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006252:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006256:	e05a      	b.n	800630e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800625e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0cf      	beq.n	8006206 <SD_FindSCR+0x96>
 8006266:	e000      	b.n	800626a <SD_FindSCR+0xfa>
      break;
 8006268:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006270:	f003 0308 	and.w	r3, r3, #8
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2208      	movs	r2, #8
 800627e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006280:	2308      	movs	r3, #8
 8006282:	e044      	b.n	800630e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800628a:	f003 0302 	and.w	r3, r3, #2
 800628e:	2b00      	cmp	r3, #0
 8006290:	d005      	beq.n	800629e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2202      	movs	r2, #2
 8006298:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800629a:	2302      	movs	r3, #2
 800629c:	e037      	b.n	800630e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2220      	movs	r2, #32
 80062b2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80062b4:	2320      	movs	r3, #32
 80062b6:	e02a      	b.n	800630e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f240 523a 	movw	r2, #1338	; 0x53a
 80062c0:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	061a      	lsls	r2, r3, #24
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	021b      	lsls	r3, r3, #8
 80062ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062ce:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	0a1b      	lsrs	r3, r3, #8
 80062d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062d8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	0e1b      	lsrs	r3, r3, #24
 80062de:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e2:	601a      	str	r2, [r3, #0]
    scr++;
 80062e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e6:	3304      	adds	r3, #4
 80062e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	061a      	lsls	r2, r3, #24
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	021b      	lsls	r3, r3, #8
 80062f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062f6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	0a1b      	lsrs	r3, r3, #8
 80062fc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006300:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	0e1b      	lsrs	r3, r3, #24
 8006306:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	373c      	adds	r7, #60	; 0x3c
 8006312:	46bd      	mov	sp, r7
 8006314:	bd90      	pop	{r4, r7, pc}

08006316 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b082      	sub	sp, #8
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e07b      	b.n	8006420 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	d108      	bne.n	8006342 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006338:	d009      	beq.n	800634e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	61da      	str	r2, [r3, #28]
 8006340:	e005      	b.n	800634e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b00      	cmp	r3, #0
 800635e:	d106      	bne.n	800636e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7fb faf9 	bl	8001960 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2202      	movs	r2, #2
 8006372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006384:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063a0:	431a      	orrs	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	f003 0302 	and.w	r3, r3, #2
 80063aa:	431a      	orrs	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	431a      	orrs	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063c8:	431a      	orrs	r2, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d2:	ea42 0103 	orr.w	r1, r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	f003 0104 	and.w	r1, r3, #4
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	f003 0210 	and.w	r2, r3, #16
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69da      	ldr	r2, [r3, #28]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800640e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	603b      	str	r3, [r7, #0]
 8006434:	4613      	mov	r3, r2
 8006436:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006438:	2300      	movs	r3, #0
 800643a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006442:	2b01      	cmp	r3, #1
 8006444:	d101      	bne.n	800644a <HAL_SPI_Transmit+0x22>
 8006446:	2302      	movs	r3, #2
 8006448:	e126      	b.n	8006698 <HAL_SPI_Transmit+0x270>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006452:	f7fb ff8b 	bl	800236c <HAL_GetTick>
 8006456:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006458:	88fb      	ldrh	r3, [r7, #6]
 800645a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b01      	cmp	r3, #1
 8006466:	d002      	beq.n	800646e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006468:	2302      	movs	r3, #2
 800646a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800646c:	e10b      	b.n	8006686 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d002      	beq.n	800647a <HAL_SPI_Transmit+0x52>
 8006474:	88fb      	ldrh	r3, [r7, #6]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d102      	bne.n	8006480 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800647e:	e102      	b.n	8006686 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2203      	movs	r2, #3
 8006484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	88fa      	ldrh	r2, [r7, #6]
 8006498:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	88fa      	ldrh	r2, [r7, #6]
 800649e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064c6:	d10f      	bne.n	80064e8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f2:	2b40      	cmp	r3, #64	; 0x40
 80064f4:	d007      	beq.n	8006506 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006504:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800650e:	d14b      	bne.n	80065a8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <HAL_SPI_Transmit+0xf6>
 8006518:	8afb      	ldrh	r3, [r7, #22]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d13e      	bne.n	800659c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006522:	881a      	ldrh	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652e:	1c9a      	adds	r2, r3, #2
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006538:	b29b      	uxth	r3, r3
 800653a:	3b01      	subs	r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006542:	e02b      	b.n	800659c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	2b02      	cmp	r3, #2
 8006550:	d112      	bne.n	8006578 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006556:	881a      	ldrh	r2, [r3, #0]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006562:	1c9a      	adds	r2, r3, #2
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800656c:	b29b      	uxth	r3, r3
 800656e:	3b01      	subs	r3, #1
 8006570:	b29a      	uxth	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	86da      	strh	r2, [r3, #54]	; 0x36
 8006576:	e011      	b.n	800659c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006578:	f7fb fef8 	bl	800236c <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	429a      	cmp	r2, r3
 8006586:	d803      	bhi.n	8006590 <HAL_SPI_Transmit+0x168>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658e:	d102      	bne.n	8006596 <HAL_SPI_Transmit+0x16e>
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d102      	bne.n	800659c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	77fb      	strb	r3, [r7, #31]
          goto error;
 800659a:	e074      	b.n	8006686 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1ce      	bne.n	8006544 <HAL_SPI_Transmit+0x11c>
 80065a6:	e04c      	b.n	8006642 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <HAL_SPI_Transmit+0x18e>
 80065b0:	8afb      	ldrh	r3, [r7, #22]
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d140      	bne.n	8006638 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	330c      	adds	r3, #12
 80065c0:	7812      	ldrb	r2, [r2, #0]
 80065c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80065dc:	e02c      	b.n	8006638 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d113      	bne.n	8006614 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	330c      	adds	r3, #12
 80065f6:	7812      	ldrb	r2, [r2, #0]
 80065f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006608:	b29b      	uxth	r3, r3
 800660a:	3b01      	subs	r3, #1
 800660c:	b29a      	uxth	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	86da      	strh	r2, [r3, #54]	; 0x36
 8006612:	e011      	b.n	8006638 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006614:	f7fb feaa 	bl	800236c <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	429a      	cmp	r2, r3
 8006622:	d803      	bhi.n	800662c <HAL_SPI_Transmit+0x204>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662a:	d102      	bne.n	8006632 <HAL_SPI_Transmit+0x20a>
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d102      	bne.n	8006638 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006636:	e026      	b.n	8006686 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1cd      	bne.n	80065de <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	6839      	ldr	r1, [r7, #0]
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 f8b2 	bl	80067b0 <SPI_EndRxTxTransaction>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2220      	movs	r2, #32
 8006656:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d10a      	bne.n	8006676 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006660:	2300      	movs	r3, #0
 8006662:	613b      	str	r3, [r7, #16]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	613b      	str	r3, [r7, #16]
 8006674:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800667a:	2b00      	cmp	r3, #0
 800667c:	d002      	beq.n	8006684 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	77fb      	strb	r3, [r7, #31]
 8006682:	e000      	b.n	8006686 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006684:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006696:	7ffb      	ldrb	r3, [r7, #31]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3720      	adds	r7, #32
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b088      	sub	sp, #32
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	4613      	mov	r3, r2
 80066ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066b0:	f7fb fe5c 	bl	800236c <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b8:	1a9b      	subs	r3, r3, r2
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	4413      	add	r3, r2
 80066be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066c0:	f7fb fe54 	bl	800236c <HAL_GetTick>
 80066c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066c6:	4b39      	ldr	r3, [pc, #228]	; (80067ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	015b      	lsls	r3, r3, #5
 80066cc:	0d1b      	lsrs	r3, r3, #20
 80066ce:	69fa      	ldr	r2, [r7, #28]
 80066d0:	fb02 f303 	mul.w	r3, r2, r3
 80066d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066d6:	e054      	b.n	8006782 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066de:	d050      	beq.n	8006782 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066e0:	f7fb fe44 	bl	800236c <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	69fa      	ldr	r2, [r7, #28]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d902      	bls.n	80066f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d13d      	bne.n	8006772 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006704:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800670e:	d111      	bne.n	8006734 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006718:	d004      	beq.n	8006724 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006722:	d107      	bne.n	8006734 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006732:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006738:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800673c:	d10f      	bne.n	800675e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800675c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e017      	b.n	80067a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	3b01      	subs	r3, #1
 8006780:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	4013      	ands	r3, r2
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	429a      	cmp	r2, r3
 8006790:	bf0c      	ite	eq
 8006792:	2301      	moveq	r3, #1
 8006794:	2300      	movne	r3, #0
 8006796:	b2db      	uxtb	r3, r3
 8006798:	461a      	mov	r2, r3
 800679a:	79fb      	ldrb	r3, [r7, #7]
 800679c:	429a      	cmp	r2, r3
 800679e:	d19b      	bne.n	80066d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3720      	adds	r7, #32
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	20000000 	.word	0x20000000

080067b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067bc:	4b1b      	ldr	r3, [pc, #108]	; (800682c <SPI_EndRxTxTransaction+0x7c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a1b      	ldr	r2, [pc, #108]	; (8006830 <SPI_EndRxTxTransaction+0x80>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	0d5b      	lsrs	r3, r3, #21
 80067c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067cc:	fb02 f303 	mul.w	r3, r2, r3
 80067d0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067da:	d112      	bne.n	8006802 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	2200      	movs	r2, #0
 80067e4:	2180      	movs	r1, #128	; 0x80
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f7ff ff5a 	bl	80066a0 <SPI_WaitFlagStateUntilTimeout>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d016      	beq.n	8006820 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067f6:	f043 0220 	orr.w	r2, r3, #32
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e00f      	b.n	8006822 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00a      	beq.n	800681e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	3b01      	subs	r3, #1
 800680c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006818:	2b80      	cmp	r3, #128	; 0x80
 800681a:	d0f2      	beq.n	8006802 <SPI_EndRxTxTransaction+0x52>
 800681c:	e000      	b.n	8006820 <SPI_EndRxTxTransaction+0x70>
        break;
 800681e:	bf00      	nop
  }

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3718      	adds	r7, #24
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	20000000 	.word	0x20000000
 8006830:	165e9f81 	.word	0x165e9f81

08006834 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006834:	b084      	sub	sp, #16
 8006836:	b480      	push	{r7}
 8006838:	b085      	sub	sp, #20
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	f107 001c 	add.w	r0, r7, #28
 8006842:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006846:	2300      	movs	r3, #0
 8006848:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800684a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800684c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800684e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006852:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006854:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006856:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800685a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800685c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800685e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800686e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	431a      	orrs	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	b004      	add	sp, #16
 8006888:	4770      	bx	lr

0800688a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800688a:	b480      	push	{r7}
 800688c:	b083      	sub	sp, #12
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006898:	4618      	mov	r0, r3
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2203      	movs	r2, #3
 80068d2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80068e2:	b480      	push	{r7}
 80068e4:	b083      	sub	sp, #12
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0303 	and.w	r3, r3, #3
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr

080068fe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80068fe:	b480      	push	{r7}
 8006900:	b085      	sub	sp, #20
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
 8006906:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006908:	2300      	movs	r3, #0
 800690a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800691c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006922:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006928:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006938:	f023 030f 	bic.w	r3, r3, #15
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	431a      	orrs	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	b2db      	uxtb	r3, r3
}
 8006960:	4618      	mov	r0, r3
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3314      	adds	r3, #20
 800697a:	461a      	mov	r2, r3
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	4413      	add	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
}  
 8006986:	4618      	mov	r0, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006992:	b480      	push	{r7}
 8006994:	b085      	sub	sp, #20
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
 800699a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	685a      	ldr	r2, [r3, #4]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069b8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80069be:	431a      	orrs	r2, r3
                       Data->DPSM);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80069c4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	431a      	orrs	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0

}
 80069de:	4618      	mov	r0, r3
 80069e0:	3714      	adds	r7, #20
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b088      	sub	sp, #32
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80069f8:	2310      	movs	r3, #16
 80069fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069fc:	2340      	movs	r3, #64	; 0x40
 80069fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a00:	2300      	movs	r3, #0
 8006a02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a0a:	f107 0308 	add.w	r3, r7, #8
 8006a0e:	4619      	mov	r1, r3
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7ff ff74 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a1a:	2110      	movs	r1, #16
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fa19 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006a22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a24:	69fb      	ldr	r3, [r7, #28]
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3720      	adds	r7, #32
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b088      	sub	sp, #32
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
 8006a36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006a3c:	2311      	movs	r3, #17
 8006a3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a40:	2340      	movs	r3, #64	; 0x40
 8006a42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a44:	2300      	movs	r3, #0
 8006a46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a4e:	f107 0308 	add.w	r3, r7, #8
 8006a52:	4619      	mov	r1, r3
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7ff ff52 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5e:	2111      	movs	r1, #17
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f9f7 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006a66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a68:	69fb      	ldr	r3, [r7, #28]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3720      	adds	r7, #32
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b088      	sub	sp, #32
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006a80:	2312      	movs	r3, #18
 8006a82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a84:	2340      	movs	r3, #64	; 0x40
 8006a86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a92:	f107 0308 	add.w	r3, r7, #8
 8006a96:	4619      	mov	r1, r3
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f7ff ff30 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa2:	2112      	movs	r1, #18
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f9d5 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006aaa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006aac:	69fb      	ldr	r3, [r7, #28]
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3720      	adds	r7, #32
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}

08006ab6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b088      	sub	sp, #32
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006ac4:	2318      	movs	r3, #24
 8006ac6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ac8:	2340      	movs	r3, #64	; 0x40
 8006aca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006acc:	2300      	movs	r3, #0
 8006ace:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ad4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ad6:	f107 0308 	add.w	r3, r7, #8
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7ff ff0e 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ae6:	2118      	movs	r1, #24
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 f9b3 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006aee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006af0:	69fb      	ldr	r3, [r7, #28]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3720      	adds	r7, #32
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b088      	sub	sp, #32
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006b08:	2319      	movs	r3, #25
 8006b0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b0c:	2340      	movs	r3, #64	; 0x40
 8006b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b10:	2300      	movs	r3, #0
 8006b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7ff feec 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b2a:	2119      	movs	r1, #25
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 f991 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006b32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b34:	69fb      	ldr	r3, [r7, #28]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3720      	adds	r7, #32
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006b4c:	230c      	movs	r3, #12
 8006b4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b50:	2340      	movs	r3, #64	; 0x40
 8006b52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b54:	2300      	movs	r3, #0
 8006b56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b5e:	f107 0308 	add.w	r3, r7, #8
 8006b62:	4619      	mov	r1, r3
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f7ff feca 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006b6a:	4a05      	ldr	r2, [pc, #20]	; (8006b80 <SDMMC_CmdStopTransfer+0x40>)
 8006b6c:	210c      	movs	r1, #12
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 f970 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006b74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b76:	69fb      	ldr	r3, [r7, #28]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3720      	adds	r7, #32
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	05f5e100 	.word	0x05f5e100

08006b84 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b08a      	sub	sp, #40	; 0x28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006b94:	2307      	movs	r3, #7
 8006b96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b98:	2340      	movs	r3, #64	; 0x40
 8006b9a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ba0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ba4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ba6:	f107 0310 	add.w	r3, r7, #16
 8006baa:	4619      	mov	r1, r3
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f7ff fea6 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bb6:	2107      	movs	r1, #7
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 f94b 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006bbe:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3728      	adds	r7, #40	; 0x28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b088      	sub	sp, #32
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bde:	2300      	movs	r3, #0
 8006be0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006be2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006be6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006be8:	f107 0308 	add.w	r3, r7, #8
 8006bec:	4619      	mov	r1, r3
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f7ff fe85 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 fb65 	bl	80072c4 <SDMMC_GetCmdError>
 8006bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bfc:	69fb      	ldr	r3, [r7, #28]
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3720      	adds	r7, #32
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b088      	sub	sp, #32
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006c0e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006c12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006c14:	2308      	movs	r3, #8
 8006c16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c18:	2340      	movs	r3, #64	; 0x40
 8006c1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c26:	f107 0308 	add.w	r3, r7, #8
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7ff fe66 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 faf8 	bl	8007228 <SDMMC_GetCmdResp7>
 8006c38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c3a:	69fb      	ldr	r3, [r7, #28]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3720      	adds	r7, #32
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b088      	sub	sp, #32
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c52:	2337      	movs	r3, #55	; 0x37
 8006c54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c56:	2340      	movs	r3, #64	; 0x40
 8006c58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c64:	f107 0308 	add.w	r3, r7, #8
 8006c68:	4619      	mov	r1, r3
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7ff fe47 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c74:	2137      	movs	r1, #55	; 0x37
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f8ec 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006c7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c7e:	69fb      	ldr	r3, [r7, #28]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006c9e:	2329      	movs	r3, #41	; 0x29
 8006ca0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ca2:	2340      	movs	r3, #64	; 0x40
 8006ca4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006caa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cb0:	f107 0308 	add.w	r3, r7, #8
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7ff fe21 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f9ff 	bl	80070c0 <SDMMC_GetCmdResp3>
 8006cc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cc4:	69fb      	ldr	r3, [r7, #28]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b088      	sub	sp, #32
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
 8006cd6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006cdc:	2306      	movs	r3, #6
 8006cde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ce0:	2340      	movs	r3, #64	; 0x40
 8006ce2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ce8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cee:	f107 0308 	add.w	r3, r7, #8
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff fe02 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cfe:	2106      	movs	r1, #6
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f8a7 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006d06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d08:	69fb      	ldr	r3, [r7, #28]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3720      	adds	r7, #32
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b088      	sub	sp, #32
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d1e:	2333      	movs	r3, #51	; 0x33
 8006d20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d22:	2340      	movs	r3, #64	; 0x40
 8006d24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d26:	2300      	movs	r3, #0
 8006d28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d30:	f107 0308 	add.w	r3, r7, #8
 8006d34:	4619      	mov	r1, r3
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f7ff fde1 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d40:	2133      	movs	r1, #51	; 0x33
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f886 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006d48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d4a:	69fb      	ldr	r3, [r7, #28]
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3720      	adds	r7, #32
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b088      	sub	sp, #32
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d60:	2302      	movs	r3, #2
 8006d62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d64:	23c0      	movs	r3, #192	; 0xc0
 8006d66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d70:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d72:	f107 0308 	add.w	r3, r7, #8
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff fdc0 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 f956 	bl	8007030 <SDMMC_GetCmdResp2>
 8006d84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d86:	69fb      	ldr	r3, [r7, #28]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3720      	adds	r7, #32
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b088      	sub	sp, #32
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006d9e:	2309      	movs	r3, #9
 8006da0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006da2:	23c0      	movs	r3, #192	; 0xc0
 8006da4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006da6:	2300      	movs	r3, #0
 8006da8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006daa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006db0:	f107 0308 	add.w	r3, r7, #8
 8006db4:	4619      	mov	r1, r3
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f7ff fda1 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 f937 	bl	8007030 <SDMMC_GetCmdResp2>
 8006dc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3720      	adds	r7, #32
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b088      	sub	sp, #32
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
 8006dd6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006de0:	2340      	movs	r3, #64	; 0x40
 8006de2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006de4:	2300      	movs	r3, #0
 8006de6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dee:	f107 0308 	add.w	r3, r7, #8
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fd82 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	2103      	movs	r1, #3
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f99c 	bl	800713c <SDMMC_GetCmdResp6>
 8006e04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e06:	69fb      	ldr	r3, [r7, #28]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3720      	adds	r7, #32
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006e1e:	230d      	movs	r3, #13
 8006e20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e22:	2340      	movs	r3, #64	; 0x40
 8006e24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e26:	2300      	movs	r3, #0
 8006e28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e30:	f107 0308 	add.w	r3, r7, #8
 8006e34:	4619      	mov	r1, r3
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7ff fd61 	bl	80068fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e40:	210d      	movs	r1, #13
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f806 	bl	8006e54 <SDMMC_GetCmdResp1>
 8006e48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e4a:	69fb      	ldr	r3, [r7, #28]
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3720      	adds	r7, #32
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b088      	sub	sp, #32
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	607a      	str	r2, [r7, #4]
 8006e60:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006e62:	4b70      	ldr	r3, [pc, #448]	; (8007024 <SDMMC_GetCmdResp1+0x1d0>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a70      	ldr	r2, [pc, #448]	; (8007028 <SDMMC_GetCmdResp1+0x1d4>)
 8006e68:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6c:	0a5a      	lsrs	r2, r3, #9
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	fb02 f303 	mul.w	r3, r2, r3
 8006e74:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	1e5a      	subs	r2, r3, #1
 8006e7a:	61fa      	str	r2, [r7, #28]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d102      	bne.n	8006e86 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e84:	e0c9      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e8a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d0ef      	beq.n	8006e76 <SDMMC_GetCmdResp1+0x22>
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1ea      	bne.n	8006e76 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea4:	f003 0304 	and.w	r3, r3, #4
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d004      	beq.n	8006eb6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2204      	movs	r2, #4
 8006eb0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006eb2:	2304      	movs	r3, #4
 8006eb4:	e0b1      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d004      	beq.n	8006ecc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e0a6      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	22c5      	movs	r2, #197	; 0xc5
 8006ed0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f7ff fd3d 	bl	8006952 <SDIO_GetCommandResponse>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	461a      	mov	r2, r3
 8006edc:	7afb      	ldrb	r3, [r7, #11]
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d001      	beq.n	8006ee6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e099      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f7ff fd3f 	bl	800696c <SDIO_GetResponse>
 8006eee:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	4b4e      	ldr	r3, [pc, #312]	; (800702c <SDMMC_GetCmdResp1+0x1d8>)
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006efa:	2300      	movs	r3, #0
 8006efc:	e08d      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	da02      	bge.n	8006f0a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006f04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f08:	e087      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d001      	beq.n	8006f18 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f14:	2340      	movs	r3, #64	; 0x40
 8006f16:	e080      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006f22:	2380      	movs	r3, #128	; 0x80
 8006f24:	e079      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d002      	beq.n	8006f36 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f34:	e071      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d002      	beq.n	8006f46 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006f40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f44:	e069      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f54:	e061      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006f64:	e059      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d002      	beq.n	8006f76 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f74:	e051      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006f80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f84:	e049      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d002      	beq.n	8006f96 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006f90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f94:	e041      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d002      	beq.n	8006fa6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006fa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fa4:	e039      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006fb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fb4:	e031      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d002      	beq.n	8006fc6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006fc0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fc4:	e029      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d002      	beq.n	8006fd6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006fd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006fd4:	e021      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006fe0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006fe4:	e019      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006ff0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006ff4:	e011      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007000:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007004:	e009      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007010:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007014:	e001      	b.n	800701a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007016:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800701a:	4618      	mov	r0, r3
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20000000 	.word	0x20000000
 8007028:	10624dd3 	.word	0x10624dd3
 800702c:	fdffe008 	.word	0xfdffe008

08007030 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007038:	4b1f      	ldr	r3, [pc, #124]	; (80070b8 <SDMMC_GetCmdResp2+0x88>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a1f      	ldr	r2, [pc, #124]	; (80070bc <SDMMC_GetCmdResp2+0x8c>)
 800703e:	fba2 2303 	umull	r2, r3, r2, r3
 8007042:	0a5b      	lsrs	r3, r3, #9
 8007044:	f241 3288 	movw	r2, #5000	; 0x1388
 8007048:	fb02 f303 	mul.w	r3, r2, r3
 800704c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	1e5a      	subs	r2, r3, #1
 8007052:	60fa      	str	r2, [r7, #12]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d102      	bne.n	800705e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007058:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800705c:	e026      	b.n	80070ac <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007062:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0ef      	beq.n	800704e <SDMMC_GetCmdResp2+0x1e>
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007074:	2b00      	cmp	r3, #0
 8007076:	d1ea      	bne.n	800704e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707c:	f003 0304 	and.w	r3, r3, #4
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2204      	movs	r2, #4
 8007088:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800708a:	2304      	movs	r3, #4
 800708c:	e00e      	b.n	80070ac <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b00      	cmp	r3, #0
 8007098:	d004      	beq.n	80070a4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e003      	b.n	80070ac <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	22c5      	movs	r2, #197	; 0xc5
 80070a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3714      	adds	r7, #20
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	20000000 	.word	0x20000000
 80070bc:	10624dd3 	.word	0x10624dd3

080070c0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070c8:	4b1a      	ldr	r3, [pc, #104]	; (8007134 <SDMMC_GetCmdResp3+0x74>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a1a      	ldr	r2, [pc, #104]	; (8007138 <SDMMC_GetCmdResp3+0x78>)
 80070ce:	fba2 2303 	umull	r2, r3, r2, r3
 80070d2:	0a5b      	lsrs	r3, r3, #9
 80070d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d8:	fb02 f303 	mul.w	r3, r2, r3
 80070dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	1e5a      	subs	r2, r3, #1
 80070e2:	60fa      	str	r2, [r7, #12]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d102      	bne.n	80070ee <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070ec:	e01b      	b.n	8007126 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070f2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0ef      	beq.n	80070de <SDMMC_GetCmdResp3+0x1e>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1ea      	bne.n	80070de <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800710c:	f003 0304 	and.w	r3, r3, #4
 8007110:	2b00      	cmp	r3, #0
 8007112:	d004      	beq.n	800711e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2204      	movs	r2, #4
 8007118:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800711a:	2304      	movs	r3, #4
 800711c:	e003      	b.n	8007126 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	22c5      	movs	r2, #197	; 0xc5
 8007122:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	20000000 	.word	0x20000000
 8007138:	10624dd3 	.word	0x10624dd3

0800713c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b088      	sub	sp, #32
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	460b      	mov	r3, r1
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800714a:	4b35      	ldr	r3, [pc, #212]	; (8007220 <SDMMC_GetCmdResp6+0xe4>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a35      	ldr	r2, [pc, #212]	; (8007224 <SDMMC_GetCmdResp6+0xe8>)
 8007150:	fba2 2303 	umull	r2, r3, r2, r3
 8007154:	0a5b      	lsrs	r3, r3, #9
 8007156:	f241 3288 	movw	r2, #5000	; 0x1388
 800715a:	fb02 f303 	mul.w	r3, r2, r3
 800715e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	1e5a      	subs	r2, r3, #1
 8007164:	61fa      	str	r2, [r7, #28]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d102      	bne.n	8007170 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800716a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800716e:	e052      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007174:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0ef      	beq.n	8007160 <SDMMC_GetCmdResp6+0x24>
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1ea      	bne.n	8007160 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d004      	beq.n	80071a0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2204      	movs	r2, #4
 800719a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800719c:	2304      	movs	r3, #4
 800719e:	e03a      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d004      	beq.n	80071b6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2201      	movs	r2, #1
 80071b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e02f      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f7ff fbcb 	bl	8006952 <SDIO_GetCommandResponse>
 80071bc:	4603      	mov	r3, r0
 80071be:	461a      	mov	r2, r3
 80071c0:	7afb      	ldrb	r3, [r7, #11]
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d001      	beq.n	80071ca <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e025      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	22c5      	movs	r2, #197	; 0xc5
 80071ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80071d0:	2100      	movs	r1, #0
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	f7ff fbca 	bl	800696c <SDIO_GetResponse>
 80071d8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d106      	bne.n	80071f2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	0c1b      	lsrs	r3, r3, #16
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80071ee:	2300      	movs	r3, #0
 80071f0:	e011      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80071fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007200:	e009      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800720c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007210:	e001      	b.n	8007216 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007212:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007216:	4618      	mov	r0, r3
 8007218:	3720      	adds	r7, #32
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	20000000 	.word	0x20000000
 8007224:	10624dd3 	.word	0x10624dd3

08007228 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007230:	4b22      	ldr	r3, [pc, #136]	; (80072bc <SDMMC_GetCmdResp7+0x94>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a22      	ldr	r2, [pc, #136]	; (80072c0 <SDMMC_GetCmdResp7+0x98>)
 8007236:	fba2 2303 	umull	r2, r3, r2, r3
 800723a:	0a5b      	lsrs	r3, r3, #9
 800723c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007240:	fb02 f303 	mul.w	r3, r2, r3
 8007244:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	1e5a      	subs	r2, r3, #1
 800724a:	60fa      	str	r2, [r7, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d102      	bne.n	8007256 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007250:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007254:	e02c      	b.n	80072b0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800725a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007262:	2b00      	cmp	r3, #0
 8007264:	d0ef      	beq.n	8007246 <SDMMC_GetCmdResp7+0x1e>
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1ea      	bne.n	8007246 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007274:	f003 0304 	and.w	r3, r3, #4
 8007278:	2b00      	cmp	r3, #0
 800727a:	d004      	beq.n	8007286 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2204      	movs	r2, #4
 8007280:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007282:	2304      	movs	r3, #4
 8007284:	e014      	b.n	80072b0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	d004      	beq.n	800729c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007298:	2301      	movs	r3, #1
 800729a:	e009      	b.n	80072b0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d002      	beq.n	80072ae <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2240      	movs	r2, #64	; 0x40
 80072ac:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80072ae:	2300      	movs	r3, #0
  
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	20000000 	.word	0x20000000
 80072c0:	10624dd3 	.word	0x10624dd3

080072c4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072cc:	4b11      	ldr	r3, [pc, #68]	; (8007314 <SDMMC_GetCmdError+0x50>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a11      	ldr	r2, [pc, #68]	; (8007318 <SDMMC_GetCmdError+0x54>)
 80072d2:	fba2 2303 	umull	r2, r3, r2, r3
 80072d6:	0a5b      	lsrs	r3, r3, #9
 80072d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80072dc:	fb02 f303 	mul.w	r3, r2, r3
 80072e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	1e5a      	subs	r2, r3, #1
 80072e6:	60fa      	str	r2, [r7, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d102      	bne.n	80072f2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80072ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80072f0:	e009      	b.n	8007306 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d0f1      	beq.n	80072e2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	22c5      	movs	r2, #197	; 0xc5
 8007302:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	20000000 	.word	0x20000000
 8007318:	10624dd3 	.word	0x10624dd3

0800731c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007320:	4904      	ldr	r1, [pc, #16]	; (8007334 <MX_FATFS_Init+0x18>)
 8007322:	4805      	ldr	r0, [pc, #20]	; (8007338 <MX_FATFS_Init+0x1c>)
 8007324:	f003 f814 	bl	800a350 <FATFS_LinkDriver>
 8007328:	4603      	mov	r3, r0
 800732a:	461a      	mov	r2, r3
 800732c:	4b03      	ldr	r3, [pc, #12]	; (800733c <MX_FATFS_Init+0x20>)
 800732e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007330:	bf00      	nop
 8007332:	bd80      	pop	{r7, pc}
 8007334:	200003c0 	.word	0x200003c0
 8007338:	08013480 	.word	0x08013480
 800733c:	200003bc 	.word	0x200003bc

08007340 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007340:	b480      	push	{r7}
 8007342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007344:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007346:	4618      	mov	r0, r3
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800735a:	f000 f879 	bl	8007450 <BSP_SD_IsDetected>
 800735e:	4603      	mov	r3, r0
 8007360:	2b01      	cmp	r3, #1
 8007362:	d001      	beq.n	8007368 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e012      	b.n	800738e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007368:	480b      	ldr	r0, [pc, #44]	; (8007398 <BSP_SD_Init+0x48>)
 800736a:	f7fd fe49 	bl	8005000 <HAL_SD_Init>
 800736e:	4603      	mov	r3, r0
 8007370:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8007372:	79fb      	ldrb	r3, [r7, #7]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d109      	bne.n	800738c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007378:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800737c:	4806      	ldr	r0, [pc, #24]	; (8007398 <BSP_SD_Init+0x48>)
 800737e:	f7fe fc23 	bl	8005bc8 <HAL_SD_ConfigWideBusOperation>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800738c:	79fb      	ldrb	r3, [r7, #7]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3708      	adds	r7, #8
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	200002c8 	.word	0x200002c8

0800739c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b088      	sub	sp, #32
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
 80073a8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	68f9      	ldr	r1, [r7, #12]
 80073b8:	4806      	ldr	r0, [pc, #24]	; (80073d4 <BSP_SD_ReadBlocks+0x38>)
 80073ba:	f7fd fed1 	bl	8005160 <HAL_SD_ReadBlocks>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80073c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	200002c8 	.word	0x200002c8

080073d8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b088      	sub	sp, #32
 80073dc:	af02      	add	r7, sp, #8
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	607a      	str	r2, [r7, #4]
 80073e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68ba      	ldr	r2, [r7, #8]
 80073f2:	68f9      	ldr	r1, [r7, #12]
 80073f4:	4806      	ldr	r0, [pc, #24]	; (8007410 <BSP_SD_WriteBlocks+0x38>)
 80073f6:	f7fe f891 	bl	800551c <HAL_SD_WriteBlocks>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007404:	7dfb      	ldrb	r3, [r7, #23]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3718      	adds	r7, #24
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	200002c8 	.word	0x200002c8

08007414 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007418:	4805      	ldr	r0, [pc, #20]	; (8007430 <BSP_SD_GetCardState+0x1c>)
 800741a:	f7fe fc6f 	bl	8005cfc <HAL_SD_GetCardState>
 800741e:	4603      	mov	r3, r0
 8007420:	2b04      	cmp	r3, #4
 8007422:	bf14      	ite	ne
 8007424:	2301      	movne	r3, #1
 8007426:	2300      	moveq	r3, #0
 8007428:	b2db      	uxtb	r3, r3
}
 800742a:	4618      	mov	r0, r3
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	200002c8 	.word	0x200002c8

08007434 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800743c:	6879      	ldr	r1, [r7, #4]
 800743e:	4803      	ldr	r0, [pc, #12]	; (800744c <BSP_SD_GetCardInfo+0x18>)
 8007440:	f7fe fb96 	bl	8005b70 <HAL_SD_GetCardInfo>
}
 8007444:	bf00      	nop
 8007446:	3708      	adds	r7, #8
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	200002c8 	.word	0x200002c8

08007450 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007456:	2301      	movs	r3, #1
 8007458:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800745a:	f000 f80b 	bl	8007474 <BSP_PlatformIsDetected>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d101      	bne.n	8007468 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007464:	2300      	movs	r3, #0
 8007466:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007468:	79fb      	ldrb	r3, [r7, #7]
 800746a:	b2db      	uxtb	r3, r3
}
 800746c:	4618      	mov	r0, r3
 800746e:	3708      	adds	r7, #8
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800747a:	2301      	movs	r3, #1
 800747c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800747e:	2180      	movs	r1, #128	; 0x80
 8007480:	4806      	ldr	r0, [pc, #24]	; (800749c <BSP_PlatformIsDetected+0x28>)
 8007482:	f7fc f9e9 	bl	8003858 <HAL_GPIO_ReadPin>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800748c:	2300      	movs	r3, #0
 800748e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007490:	79fb      	ldrb	r3, [r7, #7]
}
 8007492:	4618      	mov	r0, r3
 8007494:	3708      	adds	r7, #8
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	40020800 	.word	0x40020800

080074a0 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	4603      	mov	r3, r0
 80074a8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80074aa:	4b0b      	ldr	r3, [pc, #44]	; (80074d8 <SD_CheckStatus+0x38>)
 80074ac:	2201      	movs	r2, #1
 80074ae:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80074b0:	f7ff ffb0 	bl	8007414 <BSP_SD_GetCardState>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d107      	bne.n	80074ca <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80074ba:	4b07      	ldr	r3, [pc, #28]	; (80074d8 <SD_CheckStatus+0x38>)
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	f023 0301 	bic.w	r3, r3, #1
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	4b04      	ldr	r3, [pc, #16]	; (80074d8 <SD_CheckStatus+0x38>)
 80074c8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80074ca:	4b03      	ldr	r3, [pc, #12]	; (80074d8 <SD_CheckStatus+0x38>)
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	b2db      	uxtb	r3, r3
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	20000009 	.word	0x20000009

080074dc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	4603      	mov	r3, r0
 80074e4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80074e6:	4b0b      	ldr	r3, [pc, #44]	; (8007514 <SD_initialize+0x38>)
 80074e8:	2201      	movs	r2, #1
 80074ea:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80074ec:	f7ff ff30 	bl	8007350 <BSP_SD_Init>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d107      	bne.n	8007506 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80074f6:	79fb      	ldrb	r3, [r7, #7]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7ff ffd1 	bl	80074a0 <SD_CheckStatus>
 80074fe:	4603      	mov	r3, r0
 8007500:	461a      	mov	r2, r3
 8007502:	4b04      	ldr	r3, [pc, #16]	; (8007514 <SD_initialize+0x38>)
 8007504:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8007506:	4b03      	ldr	r3, [pc, #12]	; (8007514 <SD_initialize+0x38>)
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	b2db      	uxtb	r3, r3
}
 800750c:	4618      	mov	r0, r3
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20000009 	.word	0x20000009

08007518 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	4603      	mov	r3, r0
 8007520:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007522:	79fb      	ldrb	r3, [r7, #7]
 8007524:	4618      	mov	r0, r3
 8007526:	f7ff ffbb 	bl	80074a0 <SD_CheckStatus>
 800752a:	4603      	mov	r3, r0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	60b9      	str	r1, [r7, #8]
 800753c:	607a      	str	r2, [r7, #4]
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	4603      	mov	r3, r0
 8007542:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007548:	f04f 33ff 	mov.w	r3, #4294967295
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	6879      	ldr	r1, [r7, #4]
 8007550:	68b8      	ldr	r0, [r7, #8]
 8007552:	f7ff ff23 	bl	800739c <BSP_SD_ReadBlocks>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d107      	bne.n	800756c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800755c:	bf00      	nop
 800755e:	f7ff ff59 	bl	8007414 <BSP_SD_GetCardState>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1fa      	bne.n	800755e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800756c:	7dfb      	ldrb	r3, [r7, #23]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b086      	sub	sp, #24
 800757a:	af00      	add	r7, sp, #0
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	4603      	mov	r3, r0
 8007584:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800758a:	f04f 33ff 	mov.w	r3, #4294967295
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	6879      	ldr	r1, [r7, #4]
 8007592:	68b8      	ldr	r0, [r7, #8]
 8007594:	f7ff ff20 	bl	80073d8 <BSP_SD_WriteBlocks>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d107      	bne.n	80075ae <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800759e:	bf00      	nop
 80075a0:	f7ff ff38 	bl	8007414 <BSP_SD_GetCardState>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1fa      	bne.n	80075a0 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80075ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08c      	sub	sp, #48	; 0x30
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4603      	mov	r3, r0
 80075c0:	603a      	str	r2, [r7, #0]
 80075c2:	71fb      	strb	r3, [r7, #7]
 80075c4:	460b      	mov	r3, r1
 80075c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80075ce:	4b25      	ldr	r3, [pc, #148]	; (8007664 <SD_ioctl+0xac>)
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	f003 0301 	and.w	r3, r3, #1
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d001      	beq.n	80075e0 <SD_ioctl+0x28>
 80075dc:	2303      	movs	r3, #3
 80075de:	e03c      	b.n	800765a <SD_ioctl+0xa2>

  switch (cmd)
 80075e0:	79bb      	ldrb	r3, [r7, #6]
 80075e2:	2b03      	cmp	r3, #3
 80075e4:	d834      	bhi.n	8007650 <SD_ioctl+0x98>
 80075e6:	a201      	add	r2, pc, #4	; (adr r2, 80075ec <SD_ioctl+0x34>)
 80075e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ec:	080075fd 	.word	0x080075fd
 80075f0:	08007605 	.word	0x08007605
 80075f4:	0800761d 	.word	0x0800761d
 80075f8:	08007637 	.word	0x08007637
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80075fc:	2300      	movs	r3, #0
 80075fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007602:	e028      	b.n	8007656 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007604:	f107 030c 	add.w	r3, r7, #12
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff ff13 	bl	8007434 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800760e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007614:	2300      	movs	r3, #0
 8007616:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800761a:	e01c      	b.n	8007656 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800761c:	f107 030c 	add.w	r3, r7, #12
 8007620:	4618      	mov	r0, r3
 8007622:	f7ff ff07 	bl	8007434 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007628:	b29a      	uxth	r2, r3
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007634:	e00f      	b.n	8007656 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007636:	f107 030c 	add.w	r3, r7, #12
 800763a:	4618      	mov	r0, r3
 800763c:	f7ff fefa 	bl	8007434 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007642:	0a5a      	lsrs	r2, r3, #9
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007648:	2300      	movs	r3, #0
 800764a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800764e:	e002      	b.n	8007656 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007650:	2304      	movs	r3, #4
 8007652:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8007656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800765a:	4618      	mov	r0, r3
 800765c:	3730      	adds	r7, #48	; 0x30
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	20000009 	.word	0x20000009

08007668 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	4603      	mov	r3, r0
 8007670:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	4a08      	ldr	r2, [pc, #32]	; (8007698 <disk_status+0x30>)
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	79fa      	ldrb	r2, [r7, #7]
 8007680:	4905      	ldr	r1, [pc, #20]	; (8007698 <disk_status+0x30>)
 8007682:	440a      	add	r2, r1
 8007684:	7a12      	ldrb	r2, [r2, #8]
 8007686:	4610      	mov	r0, r2
 8007688:	4798      	blx	r3
 800768a:	4603      	mov	r3, r0
 800768c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800768e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	2000042c 	.word	0x2000042c

0800769c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	4603      	mov	r3, r0
 80076a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80076aa:	79fb      	ldrb	r3, [r7, #7]
 80076ac:	4a0d      	ldr	r2, [pc, #52]	; (80076e4 <disk_initialize+0x48>)
 80076ae:	5cd3      	ldrb	r3, [r2, r3]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d111      	bne.n	80076d8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80076b4:	79fb      	ldrb	r3, [r7, #7]
 80076b6:	4a0b      	ldr	r2, [pc, #44]	; (80076e4 <disk_initialize+0x48>)
 80076b8:	2101      	movs	r1, #1
 80076ba:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80076bc:	79fb      	ldrb	r3, [r7, #7]
 80076be:	4a09      	ldr	r2, [pc, #36]	; (80076e4 <disk_initialize+0x48>)
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	4413      	add	r3, r2
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	79fa      	ldrb	r2, [r7, #7]
 80076ca:	4906      	ldr	r1, [pc, #24]	; (80076e4 <disk_initialize+0x48>)
 80076cc:	440a      	add	r2, r1
 80076ce:	7a12      	ldrb	r2, [r2, #8]
 80076d0:	4610      	mov	r0, r2
 80076d2:	4798      	blx	r3
 80076d4:	4603      	mov	r3, r0
 80076d6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80076d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	2000042c 	.word	0x2000042c

080076e8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80076e8:	b590      	push	{r4, r7, lr}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60b9      	str	r1, [r7, #8]
 80076f0:	607a      	str	r2, [r7, #4]
 80076f2:	603b      	str	r3, [r7, #0]
 80076f4:	4603      	mov	r3, r0
 80076f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80076f8:	7bfb      	ldrb	r3, [r7, #15]
 80076fa:	4a0a      	ldr	r2, [pc, #40]	; (8007724 <disk_read+0x3c>)
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	689c      	ldr	r4, [r3, #8]
 8007704:	7bfb      	ldrb	r3, [r7, #15]
 8007706:	4a07      	ldr	r2, [pc, #28]	; (8007724 <disk_read+0x3c>)
 8007708:	4413      	add	r3, r2
 800770a:	7a18      	ldrb	r0, [r3, #8]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	68b9      	ldr	r1, [r7, #8]
 8007712:	47a0      	blx	r4
 8007714:	4603      	mov	r3, r0
 8007716:	75fb      	strb	r3, [r7, #23]
  return res;
 8007718:	7dfb      	ldrb	r3, [r7, #23]
}
 800771a:	4618      	mov	r0, r3
 800771c:	371c      	adds	r7, #28
 800771e:	46bd      	mov	sp, r7
 8007720:	bd90      	pop	{r4, r7, pc}
 8007722:	bf00      	nop
 8007724:	2000042c 	.word	0x2000042c

08007728 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007728:	b590      	push	{r4, r7, lr}
 800772a:	b087      	sub	sp, #28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	607a      	str	r2, [r7, #4]
 8007732:	603b      	str	r3, [r7, #0]
 8007734:	4603      	mov	r3, r0
 8007736:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007738:	7bfb      	ldrb	r3, [r7, #15]
 800773a:	4a0a      	ldr	r2, [pc, #40]	; (8007764 <disk_write+0x3c>)
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	4413      	add	r3, r2
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	68dc      	ldr	r4, [r3, #12]
 8007744:	7bfb      	ldrb	r3, [r7, #15]
 8007746:	4a07      	ldr	r2, [pc, #28]	; (8007764 <disk_write+0x3c>)
 8007748:	4413      	add	r3, r2
 800774a:	7a18      	ldrb	r0, [r3, #8]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	68b9      	ldr	r1, [r7, #8]
 8007752:	47a0      	blx	r4
 8007754:	4603      	mov	r3, r0
 8007756:	75fb      	strb	r3, [r7, #23]
  return res;
 8007758:	7dfb      	ldrb	r3, [r7, #23]
}
 800775a:	4618      	mov	r0, r3
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	bd90      	pop	{r4, r7, pc}
 8007762:	bf00      	nop
 8007764:	2000042c 	.word	0x2000042c

08007768 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	4603      	mov	r3, r0
 8007770:	603a      	str	r2, [r7, #0]
 8007772:	71fb      	strb	r3, [r7, #7]
 8007774:	460b      	mov	r3, r1
 8007776:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007778:	79fb      	ldrb	r3, [r7, #7]
 800777a:	4a09      	ldr	r2, [pc, #36]	; (80077a0 <disk_ioctl+0x38>)
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4413      	add	r3, r2
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	79fa      	ldrb	r2, [r7, #7]
 8007786:	4906      	ldr	r1, [pc, #24]	; (80077a0 <disk_ioctl+0x38>)
 8007788:	440a      	add	r2, r1
 800778a:	7a10      	ldrb	r0, [r2, #8]
 800778c:	79b9      	ldrb	r1, [r7, #6]
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	4798      	blx	r3
 8007792:	4603      	mov	r3, r0
 8007794:	73fb      	strb	r3, [r7, #15]
  return res;
 8007796:	7bfb      	ldrb	r3, [r7, #15]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3710      	adds	r7, #16
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	2000042c 	.word	0x2000042c

080077a4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80077a4:	b480      	push	{r7}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3301      	adds	r3, #1
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80077b4:	89fb      	ldrh	r3, [r7, #14]
 80077b6:	021b      	lsls	r3, r3, #8
 80077b8:	b21a      	sxth	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	b21b      	sxth	r3, r3
 80077c0:	4313      	orrs	r3, r2
 80077c2:	b21b      	sxth	r3, r3
 80077c4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80077c6:	89fb      	ldrh	r3, [r7, #14]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	3303      	adds	r3, #3
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	021b      	lsls	r3, r3, #8
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	3202      	adds	r2, #2
 80077ec:	7812      	ldrb	r2, [r2, #0]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	021b      	lsls	r3, r3, #8
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	3201      	adds	r2, #1
 80077fa:	7812      	ldrb	r2, [r2, #0]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	021b      	lsls	r3, r3, #8
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	7812      	ldrb	r2, [r2, #0]
 8007808:	4313      	orrs	r3, r2
 800780a:	60fb      	str	r3, [r7, #12]
	return rv;
 800780c:	68fb      	ldr	r3, [r7, #12]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3714      	adds	r7, #20
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr

0800781a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800781a:	b480      	push	{r7}
 800781c:	b083      	sub	sp, #12
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
 8007822:	460b      	mov	r3, r1
 8007824:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	1c5a      	adds	r2, r3, #1
 800782a:	607a      	str	r2, [r7, #4]
 800782c:	887a      	ldrh	r2, [r7, #2]
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	701a      	strb	r2, [r3, #0]
 8007832:	887b      	ldrh	r3, [r7, #2]
 8007834:	0a1b      	lsrs	r3, r3, #8
 8007836:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	1c5a      	adds	r2, r3, #1
 800783c:	607a      	str	r2, [r7, #4]
 800783e:	887a      	ldrh	r2, [r7, #2]
 8007840:	b2d2      	uxtb	r2, r2
 8007842:	701a      	strb	r2, [r3, #0]
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	607a      	str	r2, [r7, #4]
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	b2d2      	uxtb	r2, r2
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	607a      	str	r2, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	b2d2      	uxtb	r2, r2
 8007876:	701a      	strb	r2, [r3, #0]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	0a1b      	lsrs	r3, r3, #8
 800787c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	1c5a      	adds	r2, r3, #1
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	683a      	ldr	r2, [r7, #0]
 8007886:	b2d2      	uxtb	r2, r2
 8007888:	701a      	strb	r2, [r3, #0]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	0a1b      	lsrs	r3, r3, #8
 800788e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	1c5a      	adds	r2, r3, #1
 8007894:	607a      	str	r2, [r7, #4]
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	b2d2      	uxtb	r2, r2
 800789a:	701a      	strb	r2, [r3, #0]
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80078a8:	b480      	push	{r7}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00d      	beq.n	80078de <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80078c2:	693a      	ldr	r2, [r7, #16]
 80078c4:	1c53      	adds	r3, r2, #1
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	1c59      	adds	r1, r3, #1
 80078cc:	6179      	str	r1, [r7, #20]
 80078ce:	7812      	ldrb	r2, [r2, #0]
 80078d0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	3b01      	subs	r3, #1
 80078d6:	607b      	str	r3, [r7, #4]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1f1      	bne.n	80078c2 <mem_cpy+0x1a>
	}
}
 80078de:	bf00      	nop
 80078e0:	371c      	adds	r7, #28
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80078ea:	b480      	push	{r7}
 80078ec:	b087      	sub	sp, #28
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	60f8      	str	r0, [r7, #12]
 80078f2:	60b9      	str	r1, [r7, #8]
 80078f4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	1c5a      	adds	r2, r3, #1
 80078fe:	617a      	str	r2, [r7, #20]
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	b2d2      	uxtb	r2, r2
 8007904:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	3b01      	subs	r3, #1
 800790a:	607b      	str	r3, [r7, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1f3      	bne.n	80078fa <mem_set+0x10>
}
 8007912:	bf00      	nop
 8007914:	bf00      	nop
 8007916:	371c      	adds	r7, #28
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007920:	b480      	push	{r7}
 8007922:	b089      	sub	sp, #36	; 0x24
 8007924:	af00      	add	r7, sp, #0
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	61fb      	str	r3, [r7, #28]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007934:	2300      	movs	r3, #0
 8007936:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	1c5a      	adds	r2, r3, #1
 800793c:	61fa      	str	r2, [r7, #28]
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	4619      	mov	r1, r3
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	1c5a      	adds	r2, r3, #1
 8007946:	61ba      	str	r2, [r7, #24]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	1acb      	subs	r3, r1, r3
 800794c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	3b01      	subs	r3, #1
 8007952:	607b      	str	r3, [r7, #4]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d002      	beq.n	8007960 <mem_cmp+0x40>
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d0eb      	beq.n	8007938 <mem_cmp+0x18>

	return r;
 8007960:	697b      	ldr	r3, [r7, #20]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3724      	adds	r7, #36	; 0x24
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr

0800796e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800796e:	b480      	push	{r7}
 8007970:	b083      	sub	sp, #12
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007978:	e002      	b.n	8007980 <chk_chr+0x12>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	3301      	adds	r3, #1
 800797e:	607b      	str	r3, [r7, #4]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d005      	beq.n	8007994 <chk_chr+0x26>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	461a      	mov	r2, r3
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	4293      	cmp	r3, r2
 8007992:	d1f2      	bne.n	800797a <chk_chr+0xc>
	return *str;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	781b      	ldrb	r3, [r3, #0]
}
 8007998:	4618      	mov	r0, r3
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b085      	sub	sp, #20
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079ae:	2300      	movs	r3, #0
 80079b0:	60bb      	str	r3, [r7, #8]
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	60fb      	str	r3, [r7, #12]
 80079b6:	e029      	b.n	8007a0c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80079b8:	4a27      	ldr	r2, [pc, #156]	; (8007a58 <chk_lock+0xb4>)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	011b      	lsls	r3, r3, #4
 80079be:	4413      	add	r3, r2
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d01d      	beq.n	8007a02 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079c6:	4a24      	ldr	r2, [pc, #144]	; (8007a58 <chk_lock+0xb4>)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	011b      	lsls	r3, r3, #4
 80079cc:	4413      	add	r3, r2
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d116      	bne.n	8007a06 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80079d8:	4a1f      	ldr	r2, [pc, #124]	; (8007a58 <chk_lock+0xb4>)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	4413      	add	r3, r2
 80079e0:	3304      	adds	r3, #4
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d10c      	bne.n	8007a06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079ec:	4a1a      	ldr	r2, [pc, #104]	; (8007a58 <chk_lock+0xb4>)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	4413      	add	r3, r2
 80079f4:	3308      	adds	r3, #8
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d102      	bne.n	8007a06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007a00:	e007      	b.n	8007a12 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007a02:	2301      	movs	r3, #1
 8007a04:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d9d2      	bls.n	80079b8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d109      	bne.n	8007a2c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <chk_lock+0x80>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d101      	bne.n	8007a28 <chk_lock+0x84>
 8007a24:	2300      	movs	r3, #0
 8007a26:	e010      	b.n	8007a4a <chk_lock+0xa6>
 8007a28:	2312      	movs	r3, #18
 8007a2a:	e00e      	b.n	8007a4a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d108      	bne.n	8007a44 <chk_lock+0xa0>
 8007a32:	4a09      	ldr	r2, [pc, #36]	; (8007a58 <chk_lock+0xb4>)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	011b      	lsls	r3, r3, #4
 8007a38:	4413      	add	r3, r2
 8007a3a:	330c      	adds	r3, #12
 8007a3c:	881b      	ldrh	r3, [r3, #0]
 8007a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a42:	d101      	bne.n	8007a48 <chk_lock+0xa4>
 8007a44:	2310      	movs	r3, #16
 8007a46:	e000      	b.n	8007a4a <chk_lock+0xa6>
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	200003cc 	.word	0x200003cc

08007a5c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a62:	2300      	movs	r3, #0
 8007a64:	607b      	str	r3, [r7, #4]
 8007a66:	e002      	b.n	8007a6e <enq_lock+0x12>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d806      	bhi.n	8007a82 <enq_lock+0x26>
 8007a74:	4a09      	ldr	r2, [pc, #36]	; (8007a9c <enq_lock+0x40>)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	011b      	lsls	r3, r3, #4
 8007a7a:	4413      	add	r3, r2
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1f2      	bne.n	8007a68 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	bf14      	ite	ne
 8007a88:	2301      	movne	r3, #1
 8007a8a:	2300      	moveq	r3, #0
 8007a8c:	b2db      	uxtb	r3, r3
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	370c      	adds	r7, #12
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	200003cc 	.word	0x200003cc

08007aa0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b085      	sub	sp, #20
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007aaa:	2300      	movs	r3, #0
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	e01f      	b.n	8007af0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007ab0:	4a41      	ldr	r2, [pc, #260]	; (8007bb8 <inc_lock+0x118>)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	4413      	add	r3, r2
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d113      	bne.n	8007aea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007ac2:	4a3d      	ldr	r2, [pc, #244]	; (8007bb8 <inc_lock+0x118>)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	011b      	lsls	r3, r3, #4
 8007ac8:	4413      	add	r3, r2
 8007aca:	3304      	adds	r3, #4
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d109      	bne.n	8007aea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007ad6:	4a38      	ldr	r2, [pc, #224]	; (8007bb8 <inc_lock+0x118>)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	4413      	add	r3, r2
 8007ade:	3308      	adds	r3, #8
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d006      	beq.n	8007af8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3301      	adds	r3, #1
 8007aee:	60fb      	str	r3, [r7, #12]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d9dc      	bls.n	8007ab0 <inc_lock+0x10>
 8007af6:	e000      	b.n	8007afa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007af8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d132      	bne.n	8007b66 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007b00:	2300      	movs	r3, #0
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	e002      	b.n	8007b0c <inc_lock+0x6c>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d806      	bhi.n	8007b20 <inc_lock+0x80>
 8007b12:	4a29      	ldr	r2, [pc, #164]	; (8007bb8 <inc_lock+0x118>)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	011b      	lsls	r3, r3, #4
 8007b18:	4413      	add	r3, r2
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1f2      	bne.n	8007b06 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d101      	bne.n	8007b2a <inc_lock+0x8a>
 8007b26:	2300      	movs	r3, #0
 8007b28:	e040      	b.n	8007bac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	4922      	ldr	r1, [pc, #136]	; (8007bb8 <inc_lock+0x118>)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	011b      	lsls	r3, r3, #4
 8007b34:	440b      	add	r3, r1
 8007b36:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	689a      	ldr	r2, [r3, #8]
 8007b3c:	491e      	ldr	r1, [pc, #120]	; (8007bb8 <inc_lock+0x118>)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	011b      	lsls	r3, r3, #4
 8007b42:	440b      	add	r3, r1
 8007b44:	3304      	adds	r3, #4
 8007b46:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	695a      	ldr	r2, [r3, #20]
 8007b4c:	491a      	ldr	r1, [pc, #104]	; (8007bb8 <inc_lock+0x118>)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	011b      	lsls	r3, r3, #4
 8007b52:	440b      	add	r3, r1
 8007b54:	3308      	adds	r3, #8
 8007b56:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007b58:	4a17      	ldr	r2, [pc, #92]	; (8007bb8 <inc_lock+0x118>)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	011b      	lsls	r3, r3, #4
 8007b5e:	4413      	add	r3, r2
 8007b60:	330c      	adds	r3, #12
 8007b62:	2200      	movs	r2, #0
 8007b64:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d009      	beq.n	8007b80 <inc_lock+0xe0>
 8007b6c:	4a12      	ldr	r2, [pc, #72]	; (8007bb8 <inc_lock+0x118>)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	011b      	lsls	r3, r3, #4
 8007b72:	4413      	add	r3, r2
 8007b74:	330c      	adds	r3, #12
 8007b76:	881b      	ldrh	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d001      	beq.n	8007b80 <inc_lock+0xe0>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	e015      	b.n	8007bac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d108      	bne.n	8007b98 <inc_lock+0xf8>
 8007b86:	4a0c      	ldr	r2, [pc, #48]	; (8007bb8 <inc_lock+0x118>)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	011b      	lsls	r3, r3, #4
 8007b8c:	4413      	add	r3, r2
 8007b8e:	330c      	adds	r3, #12
 8007b90:	881b      	ldrh	r3, [r3, #0]
 8007b92:	3301      	adds	r3, #1
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	e001      	b.n	8007b9c <inc_lock+0xfc>
 8007b98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b9c:	4906      	ldr	r1, [pc, #24]	; (8007bb8 <inc_lock+0x118>)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	011b      	lsls	r3, r3, #4
 8007ba2:	440b      	add	r3, r1
 8007ba4:	330c      	adds	r3, #12
 8007ba6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	3301      	adds	r3, #1
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	200003cc 	.word	0x200003cc

08007bbc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	607b      	str	r3, [r7, #4]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d825      	bhi.n	8007c1c <dec_lock+0x60>
		n = Files[i].ctr;
 8007bd0:	4a17      	ldr	r2, [pc, #92]	; (8007c30 <dec_lock+0x74>)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	011b      	lsls	r3, r3, #4
 8007bd6:	4413      	add	r3, r2
 8007bd8:	330c      	adds	r3, #12
 8007bda:	881b      	ldrh	r3, [r3, #0]
 8007bdc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007bde:	89fb      	ldrh	r3, [r7, #14]
 8007be0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007be4:	d101      	bne.n	8007bea <dec_lock+0x2e>
 8007be6:	2300      	movs	r3, #0
 8007be8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007bea:	89fb      	ldrh	r3, [r7, #14]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d002      	beq.n	8007bf6 <dec_lock+0x3a>
 8007bf0:	89fb      	ldrh	r3, [r7, #14]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007bf6:	4a0e      	ldr	r2, [pc, #56]	; (8007c30 <dec_lock+0x74>)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	011b      	lsls	r3, r3, #4
 8007bfc:	4413      	add	r3, r2
 8007bfe:	330c      	adds	r3, #12
 8007c00:	89fa      	ldrh	r2, [r7, #14]
 8007c02:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007c04:	89fb      	ldrh	r3, [r7, #14]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d105      	bne.n	8007c16 <dec_lock+0x5a>
 8007c0a:	4a09      	ldr	r2, [pc, #36]	; (8007c30 <dec_lock+0x74>)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	011b      	lsls	r3, r3, #4
 8007c10:	4413      	add	r3, r2
 8007c12:	2200      	movs	r2, #0
 8007c14:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007c16:	2300      	movs	r3, #0
 8007c18:	737b      	strb	r3, [r7, #13]
 8007c1a:	e001      	b.n	8007c20 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007c20:	7b7b      	ldrb	r3, [r7, #13]
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3714      	adds	r7, #20
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	200003cc 	.word	0x200003cc

08007c34 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b085      	sub	sp, #20
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60fb      	str	r3, [r7, #12]
 8007c40:	e010      	b.n	8007c64 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007c42:	4a0d      	ldr	r2, [pc, #52]	; (8007c78 <clear_lock+0x44>)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	4413      	add	r3, r2
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d105      	bne.n	8007c5e <clear_lock+0x2a>
 8007c52:	4a09      	ldr	r2, [pc, #36]	; (8007c78 <clear_lock+0x44>)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	011b      	lsls	r3, r3, #4
 8007c58:	4413      	add	r3, r2
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	3301      	adds	r3, #1
 8007c62:	60fb      	str	r3, [r7, #12]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d9eb      	bls.n	8007c42 <clear_lock+0xe>
	}
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	3714      	adds	r7, #20
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr
 8007c78:	200003cc 	.word	0x200003cc

08007c7c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c84:	2300      	movs	r3, #0
 8007c86:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	78db      	ldrb	r3, [r3, #3]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d034      	beq.n	8007cfa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c94:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	7858      	ldrb	r0, [r3, #1]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	f7ff fd40 	bl	8007728 <disk_write>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d002      	beq.n	8007cb4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	73fb      	strb	r3, [r7, #15]
 8007cb2:	e022      	b.n	8007cfa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	1ad2      	subs	r2, r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d217      	bcs.n	8007cfa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	789b      	ldrb	r3, [r3, #2]
 8007cce:	613b      	str	r3, [r7, #16]
 8007cd0:	e010      	b.n	8007cf4 <sync_window+0x78>
					wsect += fs->fsize;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4413      	add	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	7858      	ldrb	r0, [r3, #1]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	f7ff fd1d 	bl	8007728 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d8eb      	bhi.n	8007cd2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3718      	adds	r7, #24
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d01b      	beq.n	8007d54 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7ff ffad 	bl	8007c7c <sync_window>
 8007d22:	4603      	mov	r3, r0
 8007d24:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007d26:	7bfb      	ldrb	r3, [r7, #15]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d113      	bne.n	8007d54 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	7858      	ldrb	r0, [r3, #1]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d36:	2301      	movs	r3, #1
 8007d38:	683a      	ldr	r2, [r7, #0]
 8007d3a:	f7ff fcd5 	bl	80076e8 <disk_read>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d004      	beq.n	8007d4e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007d44:	f04f 33ff 	mov.w	r3, #4294967295
 8007d48:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3710      	adds	r7, #16
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
	...

08007d60 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff ff87 	bl	8007c7c <sync_window>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d159      	bne.n	8007e2c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	2b03      	cmp	r3, #3
 8007d7e:	d149      	bne.n	8007e14 <sync_fs+0xb4>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	791b      	ldrb	r3, [r3, #4]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d145      	bne.n	8007e14 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	899b      	ldrh	r3, [r3, #12]
 8007d92:	461a      	mov	r2, r3
 8007d94:	2100      	movs	r1, #0
 8007d96:	f7ff fda8 	bl	80078ea <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	3338      	adds	r3, #56	; 0x38
 8007d9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007da2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff fd37 	bl	800781a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3338      	adds	r3, #56	; 0x38
 8007db0:	4921      	ldr	r1, [pc, #132]	; (8007e38 <sync_fs+0xd8>)
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7ff fd4c 	bl	8007850 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	3338      	adds	r3, #56	; 0x38
 8007dbc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007dc0:	491e      	ldr	r1, [pc, #120]	; (8007e3c <sync_fs+0xdc>)
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff fd44 	bl	8007850 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	3338      	adds	r3, #56	; 0x38
 8007dcc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	699b      	ldr	r3, [r3, #24]
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	f7ff fd3a 	bl	8007850 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3338      	adds	r3, #56	; 0x38
 8007de0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	4619      	mov	r1, r3
 8007dea:	4610      	mov	r0, r2
 8007dec:	f7ff fd30 	bl	8007850 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df4:	1c5a      	adds	r2, r3, #1
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	7858      	ldrb	r0, [r3, #1]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e08:	2301      	movs	r3, #1
 8007e0a:	f7ff fc8d 	bl	8007728 <disk_write>
			fs->fsi_flag = 0;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	785b      	ldrb	r3, [r3, #1]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f7ff fca3 	bl	8007768 <disk_ioctl>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d001      	beq.n	8007e2c <sync_fs+0xcc>
 8007e28:	2301      	movs	r3, #1
 8007e2a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	41615252 	.word	0x41615252
 8007e3c:	61417272 	.word	0x61417272

08007e40 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	3b02      	subs	r3, #2
 8007e4e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	69db      	ldr	r3, [r3, #28]
 8007e54:	3b02      	subs	r3, #2
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d301      	bcc.n	8007e60 <clust2sect+0x20>
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	e008      	b.n	8007e72 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	895b      	ldrh	r3, [r3, #10]
 8007e64:	461a      	mov	r2, r3
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	fb03 f202 	mul.w	r2, r3, r2
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e70:	4413      	add	r3, r2
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr

08007e7e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b086      	sub	sp, #24
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d904      	bls.n	8007e9e <get_fat+0x20>
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	69db      	ldr	r3, [r3, #28]
 8007e98:	683a      	ldr	r2, [r7, #0]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d302      	bcc.n	8007ea4 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	617b      	str	r3, [r7, #20]
 8007ea2:	e0bb      	b.n	800801c <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ea8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	2b03      	cmp	r3, #3
 8007eb0:	f000 8083 	beq.w	8007fba <get_fat+0x13c>
 8007eb4:	2b03      	cmp	r3, #3
 8007eb6:	f300 80a7 	bgt.w	8008008 <get_fat+0x18a>
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d002      	beq.n	8007ec4 <get_fat+0x46>
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d056      	beq.n	8007f70 <get_fat+0xf2>
 8007ec2:	e0a1      	b.n	8008008 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	085b      	lsrs	r3, r3, #1
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	899b      	ldrh	r3, [r3, #12]
 8007eda:	4619      	mov	r1, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ee2:	4413      	add	r3, r2
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	6938      	ldr	r0, [r7, #16]
 8007ee8:	f7ff ff0c 	bl	8007d04 <move_window>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f040 808d 	bne.w	800800e <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	60fa      	str	r2, [r7, #12]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	8992      	ldrh	r2, [r2, #12]
 8007efe:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f02:	fb01 f202 	mul.w	r2, r1, r2
 8007f06:	1a9b      	subs	r3, r3, r2
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f10:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	899b      	ldrh	r3, [r3, #12]
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f22:	4413      	add	r3, r2
 8007f24:	4619      	mov	r1, r3
 8007f26:	6938      	ldr	r0, [r7, #16]
 8007f28:	f7ff feec 	bl	8007d04 <move_window>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d16f      	bne.n	8008012 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	899b      	ldrh	r3, [r3, #12]
 8007f36:	461a      	mov	r2, r3
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f3e:	fb01 f202 	mul.w	r2, r1, r2
 8007f42:	1a9b      	subs	r3, r3, r2
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	4413      	add	r3, r2
 8007f48:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f4c:	021b      	lsls	r3, r3, #8
 8007f4e:	461a      	mov	r2, r3
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <get_fat+0xe8>
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	091b      	lsrs	r3, r3, #4
 8007f64:	e002      	b.n	8007f6c <get_fat+0xee>
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f6c:	617b      	str	r3, [r7, #20]
			break;
 8007f6e:	e055      	b.n	800801c <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	899b      	ldrh	r3, [r3, #12]
 8007f78:	085b      	lsrs	r3, r3, #1
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f84:	4413      	add	r3, r2
 8007f86:	4619      	mov	r1, r3
 8007f88:	6938      	ldr	r0, [r7, #16]
 8007f8a:	f7ff febb 	bl	8007d04 <move_window>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d140      	bne.n	8008016 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	005b      	lsls	r3, r3, #1
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	8992      	ldrh	r2, [r2, #12]
 8007fa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8007fa6:	fb00 f202 	mul.w	r2, r0, r2
 8007faa:	1a9b      	subs	r3, r3, r2
 8007fac:	440b      	add	r3, r1
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7ff fbf8 	bl	80077a4 <ld_word>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	617b      	str	r3, [r7, #20]
			break;
 8007fb8:	e030      	b.n	800801c <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	899b      	ldrh	r3, [r3, #12]
 8007fc2:	089b      	lsrs	r3, r3, #2
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8007fce:	4413      	add	r3, r2
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	6938      	ldr	r0, [r7, #16]
 8007fd4:	f7ff fe96 	bl	8007d04 <move_window>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d11d      	bne.n	800801a <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	8992      	ldrh	r2, [r2, #12]
 8007fec:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ff0:	fb00 f202 	mul.w	r2, r0, r2
 8007ff4:	1a9b      	subs	r3, r3, r2
 8007ff6:	440b      	add	r3, r1
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7ff fbeb 	bl	80077d4 <ld_dword>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008004:	617b      	str	r3, [r7, #20]
			break;
 8008006:	e009      	b.n	800801c <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008008:	2301      	movs	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
 800800c:	e006      	b.n	800801c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800800e:	bf00      	nop
 8008010:	e004      	b.n	800801c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008012:	bf00      	nop
 8008014:	e002      	b.n	800801c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008016:	bf00      	nop
 8008018:	e000      	b.n	800801c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800801a:	bf00      	nop
		}
	}

	return val;
 800801c:	697b      	ldr	r3, [r7, #20]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008026:	b590      	push	{r4, r7, lr}
 8008028:	b089      	sub	sp, #36	; 0x24
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	60b9      	str	r1, [r7, #8]
 8008030:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008032:	2302      	movs	r3, #2
 8008034:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	2b01      	cmp	r3, #1
 800803a:	f240 8102 	bls.w	8008242 <put_fat+0x21c>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	69db      	ldr	r3, [r3, #28]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	429a      	cmp	r2, r3
 8008046:	f080 80fc 	bcs.w	8008242 <put_fat+0x21c>
		switch (fs->fs_type) {
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	2b03      	cmp	r3, #3
 8008050:	f000 80b6 	beq.w	80081c0 <put_fat+0x19a>
 8008054:	2b03      	cmp	r3, #3
 8008056:	f300 80fd 	bgt.w	8008254 <put_fat+0x22e>
 800805a:	2b01      	cmp	r3, #1
 800805c:	d003      	beq.n	8008066 <put_fat+0x40>
 800805e:	2b02      	cmp	r3, #2
 8008060:	f000 8083 	beq.w	800816a <put_fat+0x144>
 8008064:	e0f6      	b.n	8008254 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	61bb      	str	r3, [r7, #24]
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	085b      	lsrs	r3, r3, #1
 800806e:	69ba      	ldr	r2, [r7, #24]
 8008070:	4413      	add	r3, r2
 8008072:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	899b      	ldrh	r3, [r3, #12]
 800807c:	4619      	mov	r1, r3
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	fbb3 f3f1 	udiv	r3, r3, r1
 8008084:	4413      	add	r3, r2
 8008086:	4619      	mov	r1, r3
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f7ff fe3b 	bl	8007d04 <move_window>
 800808e:	4603      	mov	r3, r0
 8008090:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008092:	7ffb      	ldrb	r3, [r7, #31]
 8008094:	2b00      	cmp	r3, #0
 8008096:	f040 80d6 	bne.w	8008246 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	1c5a      	adds	r2, r3, #1
 80080a4:	61ba      	str	r2, [r7, #24]
 80080a6:	68fa      	ldr	r2, [r7, #12]
 80080a8:	8992      	ldrh	r2, [r2, #12]
 80080aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80080ae:	fb00 f202 	mul.w	r2, r0, r2
 80080b2:	1a9b      	subs	r3, r3, r2
 80080b4:	440b      	add	r3, r1
 80080b6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00d      	beq.n	80080de <put_fat+0xb8>
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	781b      	ldrb	r3, [r3, #0]
 80080c6:	b25b      	sxtb	r3, r3
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	b25a      	sxtb	r2, r3
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	011b      	lsls	r3, r3, #4
 80080d4:	b25b      	sxtb	r3, r3
 80080d6:	4313      	orrs	r3, r2
 80080d8:	b25b      	sxtb	r3, r3
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	e001      	b.n	80080e2 <put_fat+0xbc>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2201      	movs	r2, #1
 80080ea:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	899b      	ldrh	r3, [r3, #12]
 80080f4:	4619      	mov	r1, r3
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80080fc:	4413      	add	r3, r2
 80080fe:	4619      	mov	r1, r3
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7ff fdff 	bl	8007d04 <move_window>
 8008106:	4603      	mov	r3, r0
 8008108:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800810a:	7ffb      	ldrb	r3, [r7, #31]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f040 809c 	bne.w	800824a <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	899b      	ldrh	r3, [r3, #12]
 800811c:	461a      	mov	r2, r3
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	fbb3 f0f2 	udiv	r0, r3, r2
 8008124:	fb00 f202 	mul.w	r2, r0, r2
 8008128:	1a9b      	subs	r3, r3, r2
 800812a:	440b      	add	r3, r1
 800812c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <put_fat+0x11a>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	091b      	lsrs	r3, r3, #4
 800813c:	b2db      	uxtb	r3, r3
 800813e:	e00e      	b.n	800815e <put_fat+0x138>
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	b25b      	sxtb	r3, r3
 8008146:	f023 030f 	bic.w	r3, r3, #15
 800814a:	b25a      	sxtb	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	0a1b      	lsrs	r3, r3, #8
 8008150:	b25b      	sxtb	r3, r3
 8008152:	f003 030f 	and.w	r3, r3, #15
 8008156:	b25b      	sxtb	r3, r3
 8008158:	4313      	orrs	r3, r2
 800815a:	b25b      	sxtb	r3, r3
 800815c:	b2db      	uxtb	r3, r3
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2201      	movs	r2, #1
 8008166:	70da      	strb	r2, [r3, #3]
			break;
 8008168:	e074      	b.n	8008254 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	899b      	ldrh	r3, [r3, #12]
 8008172:	085b      	lsrs	r3, r3, #1
 8008174:	b29b      	uxth	r3, r3
 8008176:	4619      	mov	r1, r3
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	fbb3 f3f1 	udiv	r3, r3, r1
 800817e:	4413      	add	r3, r2
 8008180:	4619      	mov	r1, r3
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f7ff fdbe 	bl	8007d04 <move_window>
 8008188:	4603      	mov	r3, r0
 800818a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800818c:	7ffb      	ldrb	r3, [r7, #31]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d15d      	bne.n	800824e <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	005b      	lsls	r3, r3, #1
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	8992      	ldrh	r2, [r2, #12]
 80081a0:	fbb3 f0f2 	udiv	r0, r3, r2
 80081a4:	fb00 f202 	mul.w	r2, r0, r2
 80081a8:	1a9b      	subs	r3, r3, r2
 80081aa:	440b      	add	r3, r1
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	b292      	uxth	r2, r2
 80081b0:	4611      	mov	r1, r2
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7ff fb31 	bl	800781a <st_word>
			fs->wflag = 1;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2201      	movs	r2, #1
 80081bc:	70da      	strb	r2, [r3, #3]
			break;
 80081be:	e049      	b.n	8008254 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	899b      	ldrh	r3, [r3, #12]
 80081c8:	089b      	lsrs	r3, r3, #2
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	4619      	mov	r1, r3
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	fbb3 f3f1 	udiv	r3, r3, r1
 80081d4:	4413      	add	r3, r2
 80081d6:	4619      	mov	r1, r3
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f7ff fd93 	bl	8007d04 <move_window>
 80081de:	4603      	mov	r3, r0
 80081e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80081e2:	7ffb      	ldrb	r3, [r7, #31]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d134      	bne.n	8008252 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	8992      	ldrh	r2, [r2, #12]
 80081fc:	fbb3 f0f2 	udiv	r0, r3, r2
 8008200:	fb00 f202 	mul.w	r2, r0, r2
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	440b      	add	r3, r1
 8008208:	4618      	mov	r0, r3
 800820a:	f7ff fae3 	bl	80077d4 <ld_dword>
 800820e:	4603      	mov	r3, r0
 8008210:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008214:	4323      	orrs	r3, r4
 8008216:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	8992      	ldrh	r2, [r2, #12]
 8008226:	fbb3 f0f2 	udiv	r0, r3, r2
 800822a:	fb00 f202 	mul.w	r2, r0, r2
 800822e:	1a9b      	subs	r3, r3, r2
 8008230:	440b      	add	r3, r1
 8008232:	6879      	ldr	r1, [r7, #4]
 8008234:	4618      	mov	r0, r3
 8008236:	f7ff fb0b 	bl	8007850 <st_dword>
			fs->wflag = 1;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2201      	movs	r2, #1
 800823e:	70da      	strb	r2, [r3, #3]
			break;
 8008240:	e008      	b.n	8008254 <put_fat+0x22e>
		}
	}
 8008242:	bf00      	nop
 8008244:	e006      	b.n	8008254 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008246:	bf00      	nop
 8008248:	e004      	b.n	8008254 <put_fat+0x22e>
			if (res != FR_OK) break;
 800824a:	bf00      	nop
 800824c:	e002      	b.n	8008254 <put_fat+0x22e>
			if (res != FR_OK) break;
 800824e:	bf00      	nop
 8008250:	e000      	b.n	8008254 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008252:	bf00      	nop
	return res;
 8008254:	7ffb      	ldrb	r3, [r7, #31]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3724      	adds	r7, #36	; 0x24
 800825a:	46bd      	mov	sp, r7
 800825c:	bd90      	pop	{r4, r7, pc}

0800825e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800825e:	b580      	push	{r7, lr}
 8008260:	b088      	sub	sp, #32
 8008262:	af00      	add	r7, sp, #0
 8008264:	60f8      	str	r0, [r7, #12]
 8008266:	60b9      	str	r1, [r7, #8]
 8008268:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800826a:	2300      	movs	r3, #0
 800826c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d904      	bls.n	8008284 <remove_chain+0x26>
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	429a      	cmp	r2, r3
 8008282:	d301      	bcc.n	8008288 <remove_chain+0x2a>
 8008284:	2302      	movs	r3, #2
 8008286:	e04b      	b.n	8008320 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00c      	beq.n	80082a8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800828e:	f04f 32ff 	mov.w	r2, #4294967295
 8008292:	6879      	ldr	r1, [r7, #4]
 8008294:	69b8      	ldr	r0, [r7, #24]
 8008296:	f7ff fec6 	bl	8008026 <put_fat>
 800829a:	4603      	mov	r3, r0
 800829c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800829e:	7ffb      	ldrb	r3, [r7, #31]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d001      	beq.n	80082a8 <remove_chain+0x4a>
 80082a4:	7ffb      	ldrb	r3, [r7, #31]
 80082a6:	e03b      	b.n	8008320 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80082a8:	68b9      	ldr	r1, [r7, #8]
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f7ff fde7 	bl	8007e7e <get_fat>
 80082b0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d031      	beq.n	800831c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d101      	bne.n	80082c2 <remove_chain+0x64>
 80082be:	2302      	movs	r3, #2
 80082c0:	e02e      	b.n	8008320 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c8:	d101      	bne.n	80082ce <remove_chain+0x70>
 80082ca:	2301      	movs	r3, #1
 80082cc:	e028      	b.n	8008320 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80082ce:	2200      	movs	r2, #0
 80082d0:	68b9      	ldr	r1, [r7, #8]
 80082d2:	69b8      	ldr	r0, [r7, #24]
 80082d4:	f7ff fea7 	bl	8008026 <put_fat>
 80082d8:	4603      	mov	r3, r0
 80082da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80082dc:	7ffb      	ldrb	r3, [r7, #31]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <remove_chain+0x88>
 80082e2:	7ffb      	ldrb	r3, [r7, #31]
 80082e4:	e01c      	b.n	8008320 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	699a      	ldr	r2, [r3, #24]
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	3b02      	subs	r3, #2
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d20b      	bcs.n	800830c <remove_chain+0xae>
			fs->free_clst++;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	791b      	ldrb	r3, [r3, #4]
 8008302:	f043 0301 	orr.w	r3, r3, #1
 8008306:	b2da      	uxtb	r2, r3
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	69db      	ldr	r3, [r3, #28]
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	429a      	cmp	r2, r3
 8008318:	d3c6      	bcc.n	80082a8 <remove_chain+0x4a>
 800831a:	e000      	b.n	800831e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800831c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3720      	adds	r7, #32
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b088      	sub	sp, #32
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10d      	bne.n	800835a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	695b      	ldr	r3, [r3, #20]
 8008342:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d004      	beq.n	8008354 <create_chain+0x2c>
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	69ba      	ldr	r2, [r7, #24]
 8008350:	429a      	cmp	r2, r3
 8008352:	d31b      	bcc.n	800838c <create_chain+0x64>
 8008354:	2301      	movs	r3, #1
 8008356:	61bb      	str	r3, [r7, #24]
 8008358:	e018      	b.n	800838c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f7ff fd8e 	bl	8007e7e <get_fat>
 8008362:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2b01      	cmp	r3, #1
 8008368:	d801      	bhi.n	800836e <create_chain+0x46>
 800836a:	2301      	movs	r3, #1
 800836c:	e070      	b.n	8008450 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008374:	d101      	bne.n	800837a <create_chain+0x52>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	e06a      	b.n	8008450 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	69db      	ldr	r3, [r3, #28]
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	429a      	cmp	r2, r3
 8008382:	d201      	bcs.n	8008388 <create_chain+0x60>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	e063      	b.n	8008450 <create_chain+0x128>
		scl = clst;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	3301      	adds	r3, #1
 8008394:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	69db      	ldr	r3, [r3, #28]
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	429a      	cmp	r2, r3
 800839e:	d307      	bcc.n	80083b0 <create_chain+0x88>
				ncl = 2;
 80083a0:	2302      	movs	r3, #2
 80083a2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d901      	bls.n	80083b0 <create_chain+0x88>
 80083ac:	2300      	movs	r3, #0
 80083ae:	e04f      	b.n	8008450 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80083b0:	69f9      	ldr	r1, [r7, #28]
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7ff fd63 	bl	8007e7e <get_fat>
 80083b8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00e      	beq.n	80083de <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d003      	beq.n	80083ce <create_chain+0xa6>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083cc:	d101      	bne.n	80083d2 <create_chain+0xaa>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	e03e      	b.n	8008450 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80083d2:	69fa      	ldr	r2, [r7, #28]
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d1da      	bne.n	8008390 <create_chain+0x68>
 80083da:	2300      	movs	r3, #0
 80083dc:	e038      	b.n	8008450 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80083de:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80083e0:	f04f 32ff 	mov.w	r2, #4294967295
 80083e4:	69f9      	ldr	r1, [r7, #28]
 80083e6:	6938      	ldr	r0, [r7, #16]
 80083e8:	f7ff fe1d 	bl	8008026 <put_fat>
 80083ec:	4603      	mov	r3, r0
 80083ee:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80083f0:	7dfb      	ldrb	r3, [r7, #23]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d109      	bne.n	800840a <create_chain+0xe2>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d006      	beq.n	800840a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80083fc:	69fa      	ldr	r2, [r7, #28]
 80083fe:	6839      	ldr	r1, [r7, #0]
 8008400:	6938      	ldr	r0, [r7, #16]
 8008402:	f7ff fe10 	bl	8008026 <put_fat>
 8008406:	4603      	mov	r3, r0
 8008408:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800840a:	7dfb      	ldrb	r3, [r7, #23]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d116      	bne.n	800843e <create_chain+0x116>
		fs->last_clst = ncl;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	699a      	ldr	r2, [r3, #24]
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	3b02      	subs	r3, #2
 8008420:	429a      	cmp	r2, r3
 8008422:	d804      	bhi.n	800842e <create_chain+0x106>
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	699b      	ldr	r3, [r3, #24]
 8008428:	1e5a      	subs	r2, r3, #1
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	791b      	ldrb	r3, [r3, #4]
 8008432:	f043 0301 	orr.w	r3, r3, #1
 8008436:	b2da      	uxtb	r2, r3
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	711a      	strb	r2, [r3, #4]
 800843c:	e007      	b.n	800844e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800843e:	7dfb      	ldrb	r3, [r7, #23]
 8008440:	2b01      	cmp	r3, #1
 8008442:	d102      	bne.n	800844a <create_chain+0x122>
 8008444:	f04f 33ff 	mov.w	r3, #4294967295
 8008448:	e000      	b.n	800844c <create_chain+0x124>
 800844a:	2301      	movs	r3, #1
 800844c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800844e:	69fb      	ldr	r3, [r7, #28]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3720      	adds	r7, #32
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846c:	3304      	adds	r3, #4
 800846e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	899b      	ldrh	r3, [r3, #12]
 8008474:	461a      	mov	r2, r3
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	fbb3 f3f2 	udiv	r3, r3, r2
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	8952      	ldrh	r2, [r2, #10]
 8008480:	fbb3 f3f2 	udiv	r3, r3, r2
 8008484:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	1d1a      	adds	r2, r3, #4
 800848a:	613a      	str	r2, [r7, #16]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d101      	bne.n	800849a <clmt_clust+0x42>
 8008496:	2300      	movs	r3, #0
 8008498:	e010      	b.n	80084bc <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d307      	bcc.n	80084b2 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80084a2:	697a      	ldr	r2, [r7, #20]
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	1ad3      	subs	r3, r2, r3
 80084a8:	617b      	str	r3, [r7, #20]
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	3304      	adds	r3, #4
 80084ae:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80084b0:	e7e9      	b.n	8008486 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80084b2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	4413      	add	r3, r2
}
 80084bc:	4618      	mov	r0, r3
 80084be:	371c      	adds	r7, #28
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80084de:	d204      	bcs.n	80084ea <dir_sdi+0x22>
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	f003 031f 	and.w	r3, r3, #31
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d001      	beq.n	80084ee <dir_sdi+0x26>
		return FR_INT_ERR;
 80084ea:	2302      	movs	r3, #2
 80084ec:	e071      	b.n	80085d2 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d106      	bne.n	800850e <dir_sdi+0x46>
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	2b02      	cmp	r3, #2
 8008506:	d902      	bls.n	800850e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800850c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10c      	bne.n	800852e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	095b      	lsrs	r3, r3, #5
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	8912      	ldrh	r2, [r2, #8]
 800851c:	4293      	cmp	r3, r2
 800851e:	d301      	bcc.n	8008524 <dir_sdi+0x5c>
 8008520:	2302      	movs	r3, #2
 8008522:	e056      	b.n	80085d2 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	61da      	str	r2, [r3, #28]
 800852c:	e02d      	b.n	800858a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	895b      	ldrh	r3, [r3, #10]
 8008532:	461a      	mov	r2, r3
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	899b      	ldrh	r3, [r3, #12]
 8008538:	fb02 f303 	mul.w	r3, r2, r3
 800853c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800853e:	e019      	b.n	8008574 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6979      	ldr	r1, [r7, #20]
 8008544:	4618      	mov	r0, r3
 8008546:	f7ff fc9a 	bl	8007e7e <get_fat>
 800854a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008552:	d101      	bne.n	8008558 <dir_sdi+0x90>
 8008554:	2301      	movs	r3, #1
 8008556:	e03c      	b.n	80085d2 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d904      	bls.n	8008568 <dir_sdi+0xa0>
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	69db      	ldr	r3, [r3, #28]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	429a      	cmp	r2, r3
 8008566:	d301      	bcc.n	800856c <dir_sdi+0xa4>
 8008568:	2302      	movs	r3, #2
 800856a:	e032      	b.n	80085d2 <dir_sdi+0x10a>
			ofs -= csz;
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008574:	683a      	ldr	r2, [r7, #0]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	429a      	cmp	r2, r3
 800857a:	d2e1      	bcs.n	8008540 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800857c:	6979      	ldr	r1, [r7, #20]
 800857e:	6938      	ldr	r0, [r7, #16]
 8008580:	f7ff fc5e 	bl	8007e40 <clust2sect>
 8008584:	4602      	mov	r2, r0
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	69db      	ldr	r3, [r3, #28]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <dir_sdi+0xd4>
 8008598:	2302      	movs	r3, #2
 800859a:	e01a      	b.n	80085d2 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	69da      	ldr	r2, [r3, #28]
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	899b      	ldrh	r3, [r3, #12]
 80085a4:	4619      	mov	r1, r3
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80085ac:	441a      	add	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	899b      	ldrh	r3, [r3, #12]
 80085bc:	461a      	mov	r2, r3
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	fbb3 f0f2 	udiv	r0, r3, r2
 80085c4:	fb00 f202 	mul.w	r2, r0, r2
 80085c8:	1a9b      	subs	r3, r3, r2
 80085ca:	18ca      	adds	r2, r1, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3718      	adds	r7, #24
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b086      	sub	sp, #24
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
 80085e2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	3320      	adds	r3, #32
 80085f0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <dir_next+0x28>
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008600:	d301      	bcc.n	8008606 <dir_next+0x2c>
 8008602:	2304      	movs	r3, #4
 8008604:	e0bb      	b.n	800877e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	899b      	ldrh	r3, [r3, #12]
 800860a:	461a      	mov	r2, r3
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008612:	fb01 f202 	mul.w	r2, r1, r2
 8008616:	1a9b      	subs	r3, r3, r2
 8008618:	2b00      	cmp	r3, #0
 800861a:	f040 809d 	bne.w	8008758 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	1c5a      	adds	r2, r3, #1
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10b      	bne.n	8008648 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	095b      	lsrs	r3, r3, #5
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	8912      	ldrh	r2, [r2, #8]
 8008638:	4293      	cmp	r3, r2
 800863a:	f0c0 808d 	bcc.w	8008758 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	61da      	str	r2, [r3, #28]
 8008644:	2304      	movs	r3, #4
 8008646:	e09a      	b.n	800877e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	899b      	ldrh	r3, [r3, #12]
 800864c:	461a      	mov	r2, r3
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	fbb3 f3f2 	udiv	r3, r3, r2
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	8952      	ldrh	r2, [r2, #10]
 8008658:	3a01      	subs	r2, #1
 800865a:	4013      	ands	r3, r2
 800865c:	2b00      	cmp	r3, #0
 800865e:	d17b      	bne.n	8008758 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	699b      	ldr	r3, [r3, #24]
 8008666:	4619      	mov	r1, r3
 8008668:	4610      	mov	r0, r2
 800866a:	f7ff fc08 	bl	8007e7e <get_fat>
 800866e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d801      	bhi.n	800867a <dir_next+0xa0>
 8008676:	2302      	movs	r3, #2
 8008678:	e081      	b.n	800877e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008680:	d101      	bne.n	8008686 <dir_next+0xac>
 8008682:	2301      	movs	r3, #1
 8008684:	e07b      	b.n	800877e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	429a      	cmp	r2, r3
 800868e:	d359      	bcc.n	8008744 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d104      	bne.n	80086a0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	61da      	str	r2, [r3, #28]
 800869c:	2304      	movs	r3, #4
 800869e:	e06e      	b.n	800877e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	699b      	ldr	r3, [r3, #24]
 80086a6:	4619      	mov	r1, r3
 80086a8:	4610      	mov	r0, r2
 80086aa:	f7ff fe3d 	bl	8008328 <create_chain>
 80086ae:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <dir_next+0xe0>
 80086b6:	2307      	movs	r3, #7
 80086b8:	e061      	b.n	800877e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d101      	bne.n	80086c4 <dir_next+0xea>
 80086c0:	2302      	movs	r3, #2
 80086c2:	e05c      	b.n	800877e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ca:	d101      	bne.n	80086d0 <dir_next+0xf6>
 80086cc:	2301      	movs	r3, #1
 80086ce:	e056      	b.n	800877e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f7ff fad3 	bl	8007c7c <sync_window>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d001      	beq.n	80086e0 <dir_next+0x106>
 80086dc:	2301      	movs	r3, #1
 80086de:	e04e      	b.n	800877e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	899b      	ldrh	r3, [r3, #12]
 80086ea:	461a      	mov	r2, r3
 80086ec:	2100      	movs	r1, #0
 80086ee:	f7ff f8fc 	bl	80078ea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80086f2:	2300      	movs	r3, #0
 80086f4:	613b      	str	r3, [r7, #16]
 80086f6:	6979      	ldr	r1, [r7, #20]
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f7ff fba1 	bl	8007e40 <clust2sect>
 80086fe:	4602      	mov	r2, r0
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	635a      	str	r2, [r3, #52]	; 0x34
 8008704:	e012      	b.n	800872c <dir_next+0x152>
						fs->wflag = 1;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2201      	movs	r2, #1
 800870a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f7ff fab5 	bl	8007c7c <sync_window>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d001      	beq.n	800871c <dir_next+0x142>
 8008718:	2301      	movs	r3, #1
 800871a:	e030      	b.n	800877e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	3301      	adds	r3, #1
 8008720:	613b      	str	r3, [r7, #16]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008726:	1c5a      	adds	r2, r3, #1
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	635a      	str	r2, [r3, #52]	; 0x34
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	895b      	ldrh	r3, [r3, #10]
 8008730:	461a      	mov	r2, r3
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	4293      	cmp	r3, r2
 8008736:	d3e6      	bcc.n	8008706 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	697a      	ldr	r2, [r7, #20]
 8008748:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800874a:	6979      	ldr	r1, [r7, #20]
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f7ff fb77 	bl	8007e40 <clust2sect>
 8008752:	4602      	mov	r2, r0
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	899b      	ldrh	r3, [r3, #12]
 8008768:	461a      	mov	r2, r3
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008770:	fb00 f202 	mul.w	r2, r0, r2
 8008774:	1a9b      	subs	r3, r3, r2
 8008776:	18ca      	adds	r2, r1, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3718      	adds	r7, #24
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b086      	sub	sp, #24
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008796:	2100      	movs	r1, #0
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f7ff fe95 	bl	80084c8 <dir_sdi>
 800879e:	4603      	mov	r3, r0
 80087a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80087a2:	7dfb      	ldrb	r3, [r7, #23]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d12b      	bne.n	8008800 <dir_alloc+0x7a>
		n = 0;
 80087a8:	2300      	movs	r3, #0
 80087aa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	69db      	ldr	r3, [r3, #28]
 80087b0:	4619      	mov	r1, r3
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f7ff faa6 	bl	8007d04 <move_window>
 80087b8:	4603      	mov	r3, r0
 80087ba:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80087bc:	7dfb      	ldrb	r3, [r7, #23]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d11d      	bne.n	80087fe <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	2be5      	cmp	r3, #229	; 0xe5
 80087ca:	d004      	beq.n	80087d6 <dir_alloc+0x50>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d107      	bne.n	80087e6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	3301      	adds	r3, #1
 80087da:	613b      	str	r3, [r7, #16]
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d102      	bne.n	80087ea <dir_alloc+0x64>
 80087e4:	e00c      	b.n	8008800 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80087e6:	2300      	movs	r3, #0
 80087e8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80087ea:	2101      	movs	r1, #1
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f7ff fef4 	bl	80085da <dir_next>
 80087f2:	4603      	mov	r3, r0
 80087f4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80087f6:	7dfb      	ldrb	r3, [r7, #23]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d0d7      	beq.n	80087ac <dir_alloc+0x26>
 80087fc:	e000      	b.n	8008800 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80087fe:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008800:	7dfb      	ldrb	r3, [r7, #23]
 8008802:	2b04      	cmp	r3, #4
 8008804:	d101      	bne.n	800880a <dir_alloc+0x84>
 8008806:	2307      	movs	r3, #7
 8008808:	75fb      	strb	r3, [r7, #23]
	return res;
 800880a:	7dfb      	ldrb	r3, [r7, #23]
}
 800880c:	4618      	mov	r0, r3
 800880e:	3718      	adds	r7, #24
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	331a      	adds	r3, #26
 8008822:	4618      	mov	r0, r3
 8008824:	f7fe ffbe 	bl	80077a4 <ld_word>
 8008828:	4603      	mov	r3, r0
 800882a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b03      	cmp	r3, #3
 8008832:	d109      	bne.n	8008848 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	3314      	adds	r3, #20
 8008838:	4618      	mov	r0, r3
 800883a:	f7fe ffb3 	bl	80077a4 <ld_word>
 800883e:	4603      	mov	r3, r0
 8008840:	041b      	lsls	r3, r3, #16
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	4313      	orrs	r3, r2
 8008846:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008848:	68fb      	ldr	r3, [r7, #12]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b084      	sub	sp, #16
 8008856:	af00      	add	r7, sp, #0
 8008858:	60f8      	str	r0, [r7, #12]
 800885a:	60b9      	str	r1, [r7, #8]
 800885c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	331a      	adds	r3, #26
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	b292      	uxth	r2, r2
 8008866:	4611      	mov	r1, r2
 8008868:	4618      	mov	r0, r3
 800886a:	f7fe ffd6 	bl	800781a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	2b03      	cmp	r3, #3
 8008874:	d109      	bne.n	800888a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	f103 0214 	add.w	r2, r3, #20
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	0c1b      	lsrs	r3, r3, #16
 8008880:	b29b      	uxth	r3, r3
 8008882:	4619      	mov	r1, r3
 8008884:	4610      	mov	r0, r2
 8008886:	f7fe ffc8 	bl	800781a <st_word>
	}
}
 800888a:	bf00      	nop
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
	...

08008894 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008894:	b590      	push	{r4, r7, lr}
 8008896:	b087      	sub	sp, #28
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	331a      	adds	r3, #26
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7fe ff7e 	bl	80077a4 <ld_word>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d001      	beq.n	80088b2 <cmp_lfn+0x1e>
 80088ae:	2300      	movs	r3, #0
 80088b0:	e059      	b.n	8008966 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088ba:	1e5a      	subs	r2, r3, #1
 80088bc:	4613      	mov	r3, r2
 80088be:	005b      	lsls	r3, r3, #1
 80088c0:	4413      	add	r3, r2
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	4413      	add	r3, r2
 80088c6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80088c8:	2301      	movs	r3, #1
 80088ca:	81fb      	strh	r3, [r7, #14]
 80088cc:	2300      	movs	r3, #0
 80088ce:	613b      	str	r3, [r7, #16]
 80088d0:	e033      	b.n	800893a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80088d2:	4a27      	ldr	r2, [pc, #156]	; (8008970 <cmp_lfn+0xdc>)
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	4413      	add	r3, r2
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	461a      	mov	r2, r3
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	4413      	add	r3, r2
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7fe ff5f 	bl	80077a4 <ld_word>
 80088e6:	4603      	mov	r3, r0
 80088e8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80088ea:	89fb      	ldrh	r3, [r7, #14]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d01a      	beq.n	8008926 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	2b1d      	cmp	r3, #29
 80088f4:	d812      	bhi.n	800891c <cmp_lfn+0x88>
 80088f6:	89bb      	ldrh	r3, [r7, #12]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f001 fdbb 	bl	800a474 <ff_wtoupper>
 80088fe:	4603      	mov	r3, r0
 8008900:	461c      	mov	r4, r3
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	1c5a      	adds	r2, r3, #1
 8008906:	617a      	str	r2, [r7, #20]
 8008908:	005b      	lsls	r3, r3, #1
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	4413      	add	r3, r2
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	4618      	mov	r0, r3
 8008912:	f001 fdaf 	bl	800a474 <ff_wtoupper>
 8008916:	4603      	mov	r3, r0
 8008918:	429c      	cmp	r4, r3
 800891a:	d001      	beq.n	8008920 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800891c:	2300      	movs	r3, #0
 800891e:	e022      	b.n	8008966 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008920:	89bb      	ldrh	r3, [r7, #12]
 8008922:	81fb      	strh	r3, [r7, #14]
 8008924:	e006      	b.n	8008934 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008926:	89bb      	ldrh	r3, [r7, #12]
 8008928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800892c:	4293      	cmp	r3, r2
 800892e:	d001      	beq.n	8008934 <cmp_lfn+0xa0>
 8008930:	2300      	movs	r3, #0
 8008932:	e018      	b.n	8008966 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	3301      	adds	r3, #1
 8008938:	613b      	str	r3, [r7, #16]
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	2b0c      	cmp	r3, #12
 800893e:	d9c8      	bls.n	80088d2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00b      	beq.n	8008964 <cmp_lfn+0xd0>
 800894c:	89fb      	ldrh	r3, [r7, #14]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d008      	beq.n	8008964 <cmp_lfn+0xd0>
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	005b      	lsls	r3, r3, #1
 8008956:	687a      	ldr	r2, [r7, #4]
 8008958:	4413      	add	r3, r2
 800895a:	881b      	ldrh	r3, [r3, #0]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d001      	beq.n	8008964 <cmp_lfn+0xd0>
 8008960:	2300      	movs	r3, #0
 8008962:	e000      	b.n	8008966 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008964:	2301      	movs	r3, #1
}
 8008966:	4618      	mov	r0, r3
 8008968:	371c      	adds	r7, #28
 800896a:	46bd      	mov	sp, r7
 800896c:	bd90      	pop	{r4, r7, pc}
 800896e:	bf00      	nop
 8008970:	08013514 	.word	0x08013514

08008974 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b088      	sub	sp, #32
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	4611      	mov	r1, r2
 8008980:	461a      	mov	r2, r3
 8008982:	460b      	mov	r3, r1
 8008984:	71fb      	strb	r3, [r7, #7]
 8008986:	4613      	mov	r3, r2
 8008988:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	330d      	adds	r3, #13
 800898e:	79ba      	ldrb	r2, [r7, #6]
 8008990:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	330b      	adds	r3, #11
 8008996:	220f      	movs	r2, #15
 8008998:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	330c      	adds	r3, #12
 800899e:	2200      	movs	r2, #0
 80089a0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	331a      	adds	r3, #26
 80089a6:	2100      	movs	r1, #0
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7fe ff36 	bl	800781a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	1e5a      	subs	r2, r3, #1
 80089b2:	4613      	mov	r3, r2
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	4413      	add	r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	4413      	add	r3, r2
 80089bc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	82fb      	strh	r3, [r7, #22]
 80089c2:	2300      	movs	r3, #0
 80089c4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80089c6:	8afb      	ldrh	r3, [r7, #22]
 80089c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d007      	beq.n	80089e0 <put_lfn+0x6c>
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	61fa      	str	r2, [r7, #28]
 80089d6:	005b      	lsls	r3, r3, #1
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80089e0:	4a17      	ldr	r2, [pc, #92]	; (8008a40 <put_lfn+0xcc>)
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	4413      	add	r3, r2
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	461a      	mov	r2, r3
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	4413      	add	r3, r2
 80089ee:	8afa      	ldrh	r2, [r7, #22]
 80089f0:	4611      	mov	r1, r2
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7fe ff11 	bl	800781a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80089f8:	8afb      	ldrh	r3, [r7, #22]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d102      	bne.n	8008a04 <put_lfn+0x90>
 80089fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008a02:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	3301      	adds	r3, #1
 8008a08:	61bb      	str	r3, [r7, #24]
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	2b0c      	cmp	r3, #12
 8008a0e:	d9da      	bls.n	80089c6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008a10:	8afb      	ldrh	r3, [r7, #22]
 8008a12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d006      	beq.n	8008a28 <put_lfn+0xb4>
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	005b      	lsls	r3, r3, #1
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	4413      	add	r3, r2
 8008a22:	881b      	ldrh	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d103      	bne.n	8008a30 <put_lfn+0xbc>
 8008a28:	79fb      	ldrb	r3, [r7, #7]
 8008a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a2e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	79fa      	ldrb	r2, [r7, #7]
 8008a34:	701a      	strb	r2, [r3, #0]
}
 8008a36:	bf00      	nop
 8008a38:	3720      	adds	r7, #32
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	08013514 	.word	0x08013514

08008a44 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b08c      	sub	sp, #48	; 0x30
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
 8008a50:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008a52:	220b      	movs	r2, #11
 8008a54:	68b9      	ldr	r1, [r7, #8]
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	f7fe ff26 	bl	80078a8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d92b      	bls.n	8008aba <gen_numname+0x76>
		sr = seq;
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008a66:	e022      	b.n	8008aae <gen_numname+0x6a>
			wc = *lfn++;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	1c9a      	adds	r2, r3, #2
 8008a6c:	607a      	str	r2, [r7, #4]
 8008a6e:	881b      	ldrh	r3, [r3, #0]
 8008a70:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008a72:	2300      	movs	r3, #0
 8008a74:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a76:	e017      	b.n	8008aa8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	005a      	lsls	r2, r3, #1
 8008a7c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a7e:	f003 0301 	and.w	r3, r3, #1
 8008a82:	4413      	add	r3, r2
 8008a84:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008a86:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a88:	085b      	lsrs	r3, r3, #1
 8008a8a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008a8c:	69fb      	ldr	r3, [r7, #28]
 8008a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d005      	beq.n	8008aa2 <gen_numname+0x5e>
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008a9c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008aa0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aaa:	2b0f      	cmp	r3, #15
 8008aac:	d9e4      	bls.n	8008a78 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1d8      	bne.n	8008a68 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008aba:	2307      	movs	r3, #7
 8008abc:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	f003 030f 	and.w	r3, r3, #15
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	3330      	adds	r3, #48	; 0x30
 8008aca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008ace:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ad2:	2b39      	cmp	r3, #57	; 0x39
 8008ad4:	d904      	bls.n	8008ae0 <gen_numname+0x9c>
 8008ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ada:	3307      	adds	r3, #7
 8008adc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae2:	1e5a      	subs	r2, r3, #1
 8008ae4:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ae6:	3330      	adds	r3, #48	; 0x30
 8008ae8:	443b      	add	r3, r7
 8008aea:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008aee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	091b      	lsrs	r3, r3, #4
 8008af6:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1df      	bne.n	8008abe <gen_numname+0x7a>
	ns[i] = '~';
 8008afe:	f107 0214 	add.w	r2, r7, #20
 8008b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b04:	4413      	add	r3, r2
 8008b06:	227e      	movs	r2, #126	; 0x7e
 8008b08:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b0e:	e002      	b.n	8008b16 <gen_numname+0xd2>
 8008b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b12:	3301      	adds	r3, #1
 8008b14:	627b      	str	r3, [r7, #36]	; 0x24
 8008b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d205      	bcs.n	8008b2a <gen_numname+0xe6>
 8008b1e:	68fa      	ldr	r2, [r7, #12]
 8008b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b22:	4413      	add	r3, r2
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	2b20      	cmp	r3, #32
 8008b28:	d1f2      	bne.n	8008b10 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b2c:	2b07      	cmp	r3, #7
 8008b2e:	d807      	bhi.n	8008b40 <gen_numname+0xfc>
 8008b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	62ba      	str	r2, [r7, #40]	; 0x28
 8008b36:	3330      	adds	r3, #48	; 0x30
 8008b38:	443b      	add	r3, r7
 8008b3a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008b3e:	e000      	b.n	8008b42 <gen_numname+0xfe>
 8008b40:	2120      	movs	r1, #32
 8008b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b44:	1c5a      	adds	r2, r3, #1
 8008b46:	627a      	str	r2, [r7, #36]	; 0x24
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	460a      	mov	r2, r1
 8008b4e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b52:	2b07      	cmp	r3, #7
 8008b54:	d9e9      	bls.n	8008b2a <gen_numname+0xe6>
}
 8008b56:	bf00      	nop
 8008b58:	bf00      	nop
 8008b5a:	3730      	adds	r7, #48	; 0x30
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008b6c:	230b      	movs	r3, #11
 8008b6e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
 8008b72:	b2da      	uxtb	r2, r3
 8008b74:	0852      	lsrs	r2, r2, #1
 8008b76:	01db      	lsls	r3, r3, #7
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	b2da      	uxtb	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	1c59      	adds	r1, r3, #1
 8008b80:	6079      	str	r1, [r7, #4]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	4413      	add	r3, r2
 8008b86:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	60bb      	str	r3, [r7, #8]
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1ed      	bne.n	8008b70 <sum_sfn+0x10>
	return sum;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b086      	sub	sp, #24
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f7ff fc88 	bl	80084c8 <dir_sdi>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008bbc:	7dfb      	ldrb	r3, [r7, #23]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d001      	beq.n	8008bc6 <dir_find+0x24>
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
 8008bc4:	e0a9      	b.n	8008d1a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008bc6:	23ff      	movs	r3, #255	; 0xff
 8008bc8:	753b      	strb	r3, [r7, #20]
 8008bca:	7d3b      	ldrb	r3, [r7, #20]
 8008bcc:	757b      	strb	r3, [r7, #21]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd4:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	4619      	mov	r1, r3
 8008bdc:	6938      	ldr	r0, [r7, #16]
 8008bde:	f7ff f891 	bl	8007d04 <move_window>
 8008be2:	4603      	mov	r3, r0
 8008be4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008be6:	7dfb      	ldrb	r3, [r7, #23]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f040 8090 	bne.w	8008d0e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008bf6:	7dbb      	ldrb	r3, [r7, #22]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d102      	bne.n	8008c02 <dir_find+0x60>
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	75fb      	strb	r3, [r7, #23]
 8008c00:	e08a      	b.n	8008d18 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a1b      	ldr	r3, [r3, #32]
 8008c06:	330b      	adds	r3, #11
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c0e:	73fb      	strb	r3, [r7, #15]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	7bfa      	ldrb	r2, [r7, #15]
 8008c14:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008c16:	7dbb      	ldrb	r3, [r7, #22]
 8008c18:	2be5      	cmp	r3, #229	; 0xe5
 8008c1a:	d007      	beq.n	8008c2c <dir_find+0x8a>
 8008c1c:	7bfb      	ldrb	r3, [r7, #15]
 8008c1e:	f003 0308 	and.w	r3, r3, #8
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d009      	beq.n	8008c3a <dir_find+0x98>
 8008c26:	7bfb      	ldrb	r3, [r7, #15]
 8008c28:	2b0f      	cmp	r3, #15
 8008c2a:	d006      	beq.n	8008c3a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008c2c:	23ff      	movs	r3, #255	; 0xff
 8008c2e:	757b      	strb	r3, [r7, #21]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f04f 32ff 	mov.w	r2, #4294967295
 8008c36:	631a      	str	r2, [r3, #48]	; 0x30
 8008c38:	e05e      	b.n	8008cf8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008c3a:	7bfb      	ldrb	r3, [r7, #15]
 8008c3c:	2b0f      	cmp	r3, #15
 8008c3e:	d136      	bne.n	8008cae <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d154      	bne.n	8008cf8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008c4e:	7dbb      	ldrb	r3, [r7, #22]
 8008c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00d      	beq.n	8008c74 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
 8008c5c:	7b5b      	ldrb	r3, [r3, #13]
 8008c5e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008c60:	7dbb      	ldrb	r3, [r7, #22]
 8008c62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c66:	75bb      	strb	r3, [r7, #22]
 8008c68:	7dbb      	ldrb	r3, [r7, #22]
 8008c6a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	695a      	ldr	r2, [r3, #20]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008c74:	7dba      	ldrb	r2, [r7, #22]
 8008c76:	7d7b      	ldrb	r3, [r7, #21]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d115      	bne.n	8008ca8 <dir_find+0x106>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	330d      	adds	r3, #13
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	7d3a      	ldrb	r2, [r7, #20]
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d10e      	bne.n	8008ca8 <dir_find+0x106>
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	691a      	ldr	r2, [r3, #16]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	4619      	mov	r1, r3
 8008c94:	4610      	mov	r0, r2
 8008c96:	f7ff fdfd 	bl	8008894 <cmp_lfn>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d003      	beq.n	8008ca8 <dir_find+0x106>
 8008ca0:	7d7b      	ldrb	r3, [r7, #21]
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	e000      	b.n	8008caa <dir_find+0x108>
 8008ca8:	23ff      	movs	r3, #255	; 0xff
 8008caa:	757b      	strb	r3, [r7, #21]
 8008cac:	e024      	b.n	8008cf8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008cae:	7d7b      	ldrb	r3, [r7, #21]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d109      	bne.n	8008cc8 <dir_find+0x126>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a1b      	ldr	r3, [r3, #32]
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7ff ff51 	bl	8008b60 <sum_sfn>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	7d3b      	ldrb	r3, [r7, #20]
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d024      	beq.n	8008d12 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10a      	bne.n	8008cec <dir_find+0x14a>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a18      	ldr	r0, [r3, #32]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	3324      	adds	r3, #36	; 0x24
 8008cde:	220b      	movs	r2, #11
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	f7fe fe1d 	bl	8007920 <mem_cmp>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d014      	beq.n	8008d16 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008cec:	23ff      	movs	r3, #255	; 0xff
 8008cee:	757b      	strb	r3, [r7, #21]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf6:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f7ff fc6d 	bl	80085da <dir_next>
 8008d00:	4603      	mov	r3, r0
 8008d02:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008d04:	7dfb      	ldrb	r3, [r7, #23]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f43f af65 	beq.w	8008bd6 <dir_find+0x34>
 8008d0c:	e004      	b.n	8008d18 <dir_find+0x176>
		if (res != FR_OK) break;
 8008d0e:	bf00      	nop
 8008d10:	e002      	b.n	8008d18 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008d12:	bf00      	nop
 8008d14:	e000      	b.n	8008d18 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008d16:	bf00      	nop

	return res;
 8008d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3718      	adds	r7, #24
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b08c      	sub	sp, #48	; 0x30
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008d38:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d001      	beq.n	8008d44 <dir_register+0x20>
 8008d40:	2306      	movs	r3, #6
 8008d42:	e0e0      	b.n	8008f06 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008d44:	2300      	movs	r3, #0
 8008d46:	627b      	str	r3, [r7, #36]	; 0x24
 8008d48:	e002      	b.n	8008d50 <dir_register+0x2c>
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	691a      	ldr	r2, [r3, #16]
 8008d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d56:	005b      	lsls	r3, r3, #1
 8008d58:	4413      	add	r3, r2
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d1f4      	bne.n	8008d4a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008d66:	f107 030c 	add.w	r3, r7, #12
 8008d6a:	220c      	movs	r2, #12
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7fe fd9b 	bl	80078a8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008d72:	7dfb      	ldrb	r3, [r7, #23]
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d032      	beq.n	8008de2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2240      	movs	r2, #64	; 0x40
 8008d80:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008d84:	2301      	movs	r3, #1
 8008d86:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d88:	e016      	b.n	8008db8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	691a      	ldr	r2, [r3, #16]
 8008d94:	f107 010c 	add.w	r1, r7, #12
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	f7ff fe53 	bl	8008a44 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7ff feff 	bl	8008ba2 <dir_find>
 8008da4:	4603      	mov	r3, r0
 8008da6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008daa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d106      	bne.n	8008dc0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db4:	3301      	adds	r3, #1
 8008db6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dba:	2b63      	cmp	r3, #99	; 0x63
 8008dbc:	d9e5      	bls.n	8008d8a <dir_register+0x66>
 8008dbe:	e000      	b.n	8008dc2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8008dc0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc4:	2b64      	cmp	r3, #100	; 0x64
 8008dc6:	d101      	bne.n	8008dcc <dir_register+0xa8>
 8008dc8:	2307      	movs	r3, #7
 8008dca:	e09c      	b.n	8008f06 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dd0:	2b04      	cmp	r3, #4
 8008dd2:	d002      	beq.n	8008dda <dir_register+0xb6>
 8008dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dd8:	e095      	b.n	8008f06 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008dda:	7dfa      	ldrb	r2, [r7, #23]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008de2:	7dfb      	ldrb	r3, [r7, #23]
 8008de4:	f003 0302 	and.w	r3, r3, #2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d007      	beq.n	8008dfc <dir_register+0xd8>
 8008dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dee:	330c      	adds	r3, #12
 8008df0:	4a47      	ldr	r2, [pc, #284]	; (8008f10 <dir_register+0x1ec>)
 8008df2:	fba2 2303 	umull	r2, r3, r2, r3
 8008df6:	089b      	lsrs	r3, r3, #2
 8008df8:	3301      	adds	r3, #1
 8008dfa:	e000      	b.n	8008dfe <dir_register+0xda>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008e00:	6a39      	ldr	r1, [r7, #32]
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7ff fcbf 	bl	8008786 <dir_alloc>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008e0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d148      	bne.n	8008ea8 <dir_register+0x184>
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	623b      	str	r3, [r7, #32]
 8008e1c:	6a3b      	ldr	r3, [r7, #32]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d042      	beq.n	8008ea8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	695a      	ldr	r2, [r3, #20]
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	015b      	lsls	r3, r3, #5
 8008e2a:	1ad3      	subs	r3, r2, r3
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f7ff fb4a 	bl	80084c8 <dir_sdi>
 8008e34:	4603      	mov	r3, r0
 8008e36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d132      	bne.n	8008ea8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	3324      	adds	r3, #36	; 0x24
 8008e46:	4618      	mov	r0, r3
 8008e48:	f7ff fe8a 	bl	8008b60 <sum_sfn>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	4619      	mov	r1, r3
 8008e56:	69f8      	ldr	r0, [r7, #28]
 8008e58:	f7fe ff54 	bl	8007d04 <move_window>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008e62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d11d      	bne.n	8008ea6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	6918      	ldr	r0, [r3, #16]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a19      	ldr	r1, [r3, #32]
 8008e72:	6a3b      	ldr	r3, [r7, #32]
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	7efb      	ldrb	r3, [r7, #27]
 8008e78:	f7ff fd7c 	bl	8008974 <put_lfn>
				fs->wflag = 1;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008e82:	2100      	movs	r1, #0
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff fba8 	bl	80085da <dir_next>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008e90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d107      	bne.n	8008ea8 <dir_register+0x184>
 8008e98:	6a3b      	ldr	r3, [r7, #32]
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	623b      	str	r3, [r7, #32]
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1d5      	bne.n	8008e50 <dir_register+0x12c>
 8008ea4:	e000      	b.n	8008ea8 <dir_register+0x184>
				if (res != FR_OK) break;
 8008ea6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d128      	bne.n	8008f02 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	69f8      	ldr	r0, [r7, #28]
 8008eb8:	f7fe ff24 	bl	8007d04 <move_window>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d11b      	bne.n	8008f02 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	2220      	movs	r2, #32
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f7fe fd09 	bl	80078ea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a18      	ldr	r0, [r3, #32]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	3324      	adds	r3, #36	; 0x24
 8008ee0:	220b      	movs	r2, #11
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	f7fe fce0 	bl	80078a8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	330c      	adds	r3, #12
 8008ef4:	f002 0218 	and.w	r2, r2, #24
 8008ef8:	b2d2      	uxtb	r2, r2
 8008efa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	2201      	movs	r2, #1
 8008f00:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008f02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3730      	adds	r7, #48	; 0x30
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	4ec4ec4f 	.word	0x4ec4ec4f

08008f14 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08a      	sub	sp, #40	; 0x28
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	613b      	str	r3, [r7, #16]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	60fb      	str	r3, [r7, #12]
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	617b      	str	r3, [r7, #20]
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	1c5a      	adds	r2, r3, #1
 8008f38:	61ba      	str	r2, [r7, #24]
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	781b      	ldrb	r3, [r3, #0]
 8008f40:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008f42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f44:	2b1f      	cmp	r3, #31
 8008f46:	d940      	bls.n	8008fca <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008f48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f4a:	2b2f      	cmp	r3, #47	; 0x2f
 8008f4c:	d006      	beq.n	8008f5c <create_name+0x48>
 8008f4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f50:	2b5c      	cmp	r3, #92	; 0x5c
 8008f52:	d110      	bne.n	8008f76 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008f54:	e002      	b.n	8008f5c <create_name+0x48>
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	3301      	adds	r3, #1
 8008f5a:	61bb      	str	r3, [r7, #24]
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	69bb      	ldr	r3, [r7, #24]
 8008f60:	4413      	add	r3, r2
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	2b2f      	cmp	r3, #47	; 0x2f
 8008f66:	d0f6      	beq.n	8008f56 <create_name+0x42>
 8008f68:	693a      	ldr	r2, [r7, #16]
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	2b5c      	cmp	r3, #92	; 0x5c
 8008f72:	d0f0      	beq.n	8008f56 <create_name+0x42>
			break;
 8008f74:	e02a      	b.n	8008fcc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	2b1d      	cmp	r3, #29
 8008f7a:	d901      	bls.n	8008f80 <create_name+0x6c>
 8008f7c:	2306      	movs	r3, #6
 8008f7e:	e17d      	b.n	800927c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008f80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f88:	2101      	movs	r1, #1
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f001 fa36 	bl	800a3fc <ff_convert>
 8008f90:	4603      	mov	r3, r0
 8008f92:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008f94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d101      	bne.n	8008f9e <create_name+0x8a>
 8008f9a:	2306      	movs	r3, #6
 8008f9c:	e16e      	b.n	800927c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008f9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fa0:	2b7f      	cmp	r3, #127	; 0x7f
 8008fa2:	d809      	bhi.n	8008fb8 <create_name+0xa4>
 8008fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	488d      	ldr	r0, [pc, #564]	; (80091e0 <create_name+0x2cc>)
 8008faa:	f7fe fce0 	bl	800796e <chk_chr>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d001      	beq.n	8008fb8 <create_name+0xa4>
 8008fb4:	2306      	movs	r3, #6
 8008fb6:	e161      	b.n	800927c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	1c5a      	adds	r2, r3, #1
 8008fbc:	617a      	str	r2, [r7, #20]
 8008fbe:	005b      	lsls	r3, r3, #1
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008fc6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008fc8:	e7b4      	b.n	8008f34 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008fca:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	441a      	add	r2, r3
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008fd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fd8:	2b1f      	cmp	r3, #31
 8008fda:	d801      	bhi.n	8008fe0 <create_name+0xcc>
 8008fdc:	2304      	movs	r3, #4
 8008fde:	e000      	b.n	8008fe2 <create_name+0xce>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008fe6:	e011      	b.n	800900c <create_name+0xf8>
		w = lfn[di - 1];
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	005b      	lsls	r3, r3, #1
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008ffa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ffc:	2b20      	cmp	r3, #32
 8008ffe:	d002      	beq.n	8009006 <create_name+0xf2>
 8009000:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009002:	2b2e      	cmp	r3, #46	; 0x2e
 8009004:	d106      	bne.n	8009014 <create_name+0x100>
		di--;
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	3b01      	subs	r3, #1
 800900a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1ea      	bne.n	8008fe8 <create_name+0xd4>
 8009012:	e000      	b.n	8009016 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009014:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	005b      	lsls	r3, r3, #1
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	4413      	add	r3, r2
 800901e:	2200      	movs	r2, #0
 8009020:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d101      	bne.n	800902c <create_name+0x118>
 8009028:	2306      	movs	r3, #6
 800902a:	e127      	b.n	800927c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	3324      	adds	r3, #36	; 0x24
 8009030:	220b      	movs	r2, #11
 8009032:	2120      	movs	r1, #32
 8009034:	4618      	mov	r0, r3
 8009036:	f7fe fc58 	bl	80078ea <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800903a:	2300      	movs	r3, #0
 800903c:	61bb      	str	r3, [r7, #24]
 800903e:	e002      	b.n	8009046 <create_name+0x132>
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	3301      	adds	r3, #1
 8009044:	61bb      	str	r3, [r7, #24]
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	005b      	lsls	r3, r3, #1
 800904a:	68fa      	ldr	r2, [r7, #12]
 800904c:	4413      	add	r3, r2
 800904e:	881b      	ldrh	r3, [r3, #0]
 8009050:	2b20      	cmp	r3, #32
 8009052:	d0f5      	beq.n	8009040 <create_name+0x12c>
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	005b      	lsls	r3, r3, #1
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	4413      	add	r3, r2
 800905c:	881b      	ldrh	r3, [r3, #0]
 800905e:	2b2e      	cmp	r3, #46	; 0x2e
 8009060:	d0ee      	beq.n	8009040 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d009      	beq.n	800907c <create_name+0x168>
 8009068:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800906c:	f043 0303 	orr.w	r3, r3, #3
 8009070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009074:	e002      	b.n	800907c <create_name+0x168>
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	3b01      	subs	r3, #1
 800907a:	617b      	str	r3, [r7, #20]
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d009      	beq.n	8009096 <create_name+0x182>
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009088:	3b01      	subs	r3, #1
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	4413      	add	r3, r2
 8009090:	881b      	ldrh	r3, [r3, #0]
 8009092:	2b2e      	cmp	r3, #46	; 0x2e
 8009094:	d1ef      	bne.n	8009076 <create_name+0x162>

	i = b = 0; ni = 8;
 8009096:	2300      	movs	r3, #0
 8009098:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800909c:	2300      	movs	r3, #0
 800909e:	623b      	str	r3, [r7, #32]
 80090a0:	2308      	movs	r3, #8
 80090a2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	1c5a      	adds	r2, r3, #1
 80090a8:	61ba      	str	r2, [r7, #24]
 80090aa:	005b      	lsls	r3, r3, #1
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	4413      	add	r3, r2
 80090b0:	881b      	ldrh	r3, [r3, #0]
 80090b2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80090b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f000 8090 	beq.w	80091dc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80090bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090be:	2b20      	cmp	r3, #32
 80090c0:	d006      	beq.n	80090d0 <create_name+0x1bc>
 80090c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090c4:	2b2e      	cmp	r3, #46	; 0x2e
 80090c6:	d10a      	bne.n	80090de <create_name+0x1ca>
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d006      	beq.n	80090de <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80090d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090d4:	f043 0303 	orr.w	r3, r3, #3
 80090d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090dc:	e07d      	b.n	80091da <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80090de:	6a3a      	ldr	r2, [r7, #32]
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d203      	bcs.n	80090ee <create_name+0x1da>
 80090e6:	69ba      	ldr	r2, [r7, #24]
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d123      	bne.n	8009136 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	2b0b      	cmp	r3, #11
 80090f2:	d106      	bne.n	8009102 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80090f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090f8:	f043 0303 	orr.w	r3, r3, #3
 80090fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009100:	e075      	b.n	80091ee <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009102:	69ba      	ldr	r2, [r7, #24]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	429a      	cmp	r2, r3
 8009108:	d005      	beq.n	8009116 <create_name+0x202>
 800910a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800910e:	f043 0303 	orr.w	r3, r3, #3
 8009112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009116:	69ba      	ldr	r2, [r7, #24]
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	429a      	cmp	r2, r3
 800911c:	d866      	bhi.n	80091ec <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	61bb      	str	r3, [r7, #24]
 8009122:	2308      	movs	r3, #8
 8009124:	623b      	str	r3, [r7, #32]
 8009126:	230b      	movs	r3, #11
 8009128:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800912a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009134:	e051      	b.n	80091da <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009136:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009138:	2b7f      	cmp	r3, #127	; 0x7f
 800913a:	d914      	bls.n	8009166 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800913c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800913e:	2100      	movs	r1, #0
 8009140:	4618      	mov	r0, r3
 8009142:	f001 f95b 	bl	800a3fc <ff_convert>
 8009146:	4603      	mov	r3, r0
 8009148:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800914a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800914c:	2b00      	cmp	r3, #0
 800914e:	d004      	beq.n	800915a <create_name+0x246>
 8009150:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009152:	3b80      	subs	r3, #128	; 0x80
 8009154:	4a23      	ldr	r2, [pc, #140]	; (80091e4 <create_name+0x2d0>)
 8009156:	5cd3      	ldrb	r3, [r2, r3]
 8009158:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800915a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800915e:	f043 0302 	orr.w	r3, r3, #2
 8009162:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009166:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009168:	2b00      	cmp	r3, #0
 800916a:	d007      	beq.n	800917c <create_name+0x268>
 800916c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800916e:	4619      	mov	r1, r3
 8009170:	481d      	ldr	r0, [pc, #116]	; (80091e8 <create_name+0x2d4>)
 8009172:	f7fe fbfc 	bl	800796e <chk_chr>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d008      	beq.n	800918e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800917c:	235f      	movs	r3, #95	; 0x5f
 800917e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009180:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009184:	f043 0303 	orr.w	r3, r3, #3
 8009188:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800918c:	e01b      	b.n	80091c6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800918e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009190:	2b40      	cmp	r3, #64	; 0x40
 8009192:	d909      	bls.n	80091a8 <create_name+0x294>
 8009194:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009196:	2b5a      	cmp	r3, #90	; 0x5a
 8009198:	d806      	bhi.n	80091a8 <create_name+0x294>
					b |= 2;
 800919a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800919e:	f043 0302 	orr.w	r3, r3, #2
 80091a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80091a6:	e00e      	b.n	80091c6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80091a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091aa:	2b60      	cmp	r3, #96	; 0x60
 80091ac:	d90b      	bls.n	80091c6 <create_name+0x2b2>
 80091ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091b0:	2b7a      	cmp	r3, #122	; 0x7a
 80091b2:	d808      	bhi.n	80091c6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80091b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091b8:	f043 0301 	orr.w	r3, r3, #1
 80091bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80091c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091c2:	3b20      	subs	r3, #32
 80091c4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80091c6:	6a3b      	ldr	r3, [r7, #32]
 80091c8:	1c5a      	adds	r2, r3, #1
 80091ca:	623a      	str	r2, [r7, #32]
 80091cc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80091ce:	b2d1      	uxtb	r1, r2
 80091d0:	687a      	ldr	r2, [r7, #4]
 80091d2:	4413      	add	r3, r2
 80091d4:	460a      	mov	r2, r1
 80091d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80091da:	e763      	b.n	80090a4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80091dc:	bf00      	nop
 80091de:	e006      	b.n	80091ee <create_name+0x2da>
 80091e0:	080132e0 	.word	0x080132e0
 80091e4:	08013494 	.word	0x08013494
 80091e8:	080132ec 	.word	0x080132ec
			if (si > di) break;			/* No extension */
 80091ec:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80091f4:	2be5      	cmp	r3, #229	; 0xe5
 80091f6:	d103      	bne.n	8009200 <create_name+0x2ec>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2205      	movs	r2, #5
 80091fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	2b08      	cmp	r3, #8
 8009204:	d104      	bne.n	8009210 <create_name+0x2fc>
 8009206:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009210:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009214:	f003 030c 	and.w	r3, r3, #12
 8009218:	2b0c      	cmp	r3, #12
 800921a:	d005      	beq.n	8009228 <create_name+0x314>
 800921c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009220:	f003 0303 	and.w	r3, r3, #3
 8009224:	2b03      	cmp	r3, #3
 8009226:	d105      	bne.n	8009234 <create_name+0x320>
 8009228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800922c:	f043 0302 	orr.w	r3, r3, #2
 8009230:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009234:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009238:	f003 0302 	and.w	r3, r3, #2
 800923c:	2b00      	cmp	r3, #0
 800923e:	d117      	bne.n	8009270 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009240:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009244:	f003 0303 	and.w	r3, r3, #3
 8009248:	2b01      	cmp	r3, #1
 800924a:	d105      	bne.n	8009258 <create_name+0x344>
 800924c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009250:	f043 0310 	orr.w	r3, r3, #16
 8009254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009258:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800925c:	f003 030c 	and.w	r3, r3, #12
 8009260:	2b04      	cmp	r3, #4
 8009262:	d105      	bne.n	8009270 <create_name+0x35c>
 8009264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009268:	f043 0308 	orr.w	r3, r3, #8
 800926c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009276:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800927a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800927c:	4618      	mov	r0, r3
 800927e:	3728      	adds	r7, #40	; 0x28
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b086      	sub	sp, #24
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009298:	e002      	b.n	80092a0 <follow_path+0x1c>
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	3301      	adds	r3, #1
 800929e:	603b      	str	r3, [r7, #0]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	2b2f      	cmp	r3, #47	; 0x2f
 80092a6:	d0f8      	beq.n	800929a <follow_path+0x16>
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	2b5c      	cmp	r3, #92	; 0x5c
 80092ae:	d0f4      	beq.n	800929a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	2200      	movs	r2, #0
 80092b4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	2b1f      	cmp	r3, #31
 80092bc:	d80a      	bhi.n	80092d4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2280      	movs	r2, #128	; 0x80
 80092c2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80092c6:	2100      	movs	r1, #0
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f7ff f8fd 	bl	80084c8 <dir_sdi>
 80092ce:	4603      	mov	r3, r0
 80092d0:	75fb      	strb	r3, [r7, #23]
 80092d2:	e048      	b.n	8009366 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092d4:	463b      	mov	r3, r7
 80092d6:	4619      	mov	r1, r3
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f7ff fe1b 	bl	8008f14 <create_name>
 80092de:	4603      	mov	r3, r0
 80092e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80092e2:	7dfb      	ldrb	r3, [r7, #23]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d139      	bne.n	800935c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7ff fc5a 	bl	8008ba2 <dir_find>
 80092ee:	4603      	mov	r3, r0
 80092f0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80092f8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80092fa:	7dfb      	ldrb	r3, [r7, #23]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00a      	beq.n	8009316 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009300:	7dfb      	ldrb	r3, [r7, #23]
 8009302:	2b04      	cmp	r3, #4
 8009304:	d12c      	bne.n	8009360 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009306:	7afb      	ldrb	r3, [r7, #11]
 8009308:	f003 0304 	and.w	r3, r3, #4
 800930c:	2b00      	cmp	r3, #0
 800930e:	d127      	bne.n	8009360 <follow_path+0xdc>
 8009310:	2305      	movs	r3, #5
 8009312:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009314:	e024      	b.n	8009360 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009316:	7afb      	ldrb	r3, [r7, #11]
 8009318:	f003 0304 	and.w	r3, r3, #4
 800931c:	2b00      	cmp	r3, #0
 800931e:	d121      	bne.n	8009364 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	799b      	ldrb	r3, [r3, #6]
 8009324:	f003 0310 	and.w	r3, r3, #16
 8009328:	2b00      	cmp	r3, #0
 800932a:	d102      	bne.n	8009332 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800932c:	2305      	movs	r3, #5
 800932e:	75fb      	strb	r3, [r7, #23]
 8009330:	e019      	b.n	8009366 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	695b      	ldr	r3, [r3, #20]
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	8992      	ldrh	r2, [r2, #12]
 8009340:	fbb3 f0f2 	udiv	r0, r3, r2
 8009344:	fb00 f202 	mul.w	r2, r0, r2
 8009348:	1a9b      	subs	r3, r3, r2
 800934a:	440b      	add	r3, r1
 800934c:	4619      	mov	r1, r3
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f7ff fa60 	bl	8008814 <ld_clust>
 8009354:	4602      	mov	r2, r0
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800935a:	e7bb      	b.n	80092d4 <follow_path+0x50>
			if (res != FR_OK) break;
 800935c:	bf00      	nop
 800935e:	e002      	b.n	8009366 <follow_path+0xe2>
				break;
 8009360:	bf00      	nop
 8009362:	e000      	b.n	8009366 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009364:	bf00      	nop
			}
		}
	}

	return res;
 8009366:	7dfb      	ldrb	r3, [r7, #23]
}
 8009368:	4618      	mov	r0, r3
 800936a:	3718      	adds	r7, #24
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009370:	b480      	push	{r7}
 8009372:	b087      	sub	sp, #28
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009378:	f04f 33ff 	mov.w	r3, #4294967295
 800937c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d031      	beq.n	80093ea <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	617b      	str	r3, [r7, #20]
 800938c:	e002      	b.n	8009394 <get_ldnumber+0x24>
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	3301      	adds	r3, #1
 8009392:	617b      	str	r3, [r7, #20]
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	2b1f      	cmp	r3, #31
 800939a:	d903      	bls.n	80093a4 <get_ldnumber+0x34>
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	2b3a      	cmp	r3, #58	; 0x3a
 80093a2:	d1f4      	bne.n	800938e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	2b3a      	cmp	r3, #58	; 0x3a
 80093aa:	d11c      	bne.n	80093e6 <get_ldnumber+0x76>
			tp = *path;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	1c5a      	adds	r2, r3, #1
 80093b6:	60fa      	str	r2, [r7, #12]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	3b30      	subs	r3, #48	; 0x30
 80093bc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	2b09      	cmp	r3, #9
 80093c2:	d80e      	bhi.n	80093e2 <get_ldnumber+0x72>
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d10a      	bne.n	80093e2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d107      	bne.n	80093e2 <get_ldnumber+0x72>
					vol = (int)i;
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	3301      	adds	r3, #1
 80093da:	617b      	str	r3, [r7, #20]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	e002      	b.n	80093ec <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80093e6:	2300      	movs	r3, #0
 80093e8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80093ea:	693b      	ldr	r3, [r7, #16]
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	371c      	adds	r7, #28
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	70da      	strb	r2, [r3, #3]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f04f 32ff 	mov.w	r2, #4294967295
 800940e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009410:	6839      	ldr	r1, [r7, #0]
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f7fe fc76 	bl	8007d04 <move_window>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d001      	beq.n	8009422 <check_fs+0x2a>
 800941e:	2304      	movs	r3, #4
 8009420:	e038      	b.n	8009494 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	3338      	adds	r3, #56	; 0x38
 8009426:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe f9ba 	bl	80077a4 <ld_word>
 8009430:	4603      	mov	r3, r0
 8009432:	461a      	mov	r2, r3
 8009434:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009438:	429a      	cmp	r2, r3
 800943a:	d001      	beq.n	8009440 <check_fs+0x48>
 800943c:	2303      	movs	r3, #3
 800943e:	e029      	b.n	8009494 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009446:	2be9      	cmp	r3, #233	; 0xe9
 8009448:	d009      	beq.n	800945e <check_fs+0x66>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009450:	2beb      	cmp	r3, #235	; 0xeb
 8009452:	d11e      	bne.n	8009492 <check_fs+0x9a>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800945a:	2b90      	cmp	r3, #144	; 0x90
 800945c:	d119      	bne.n	8009492 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	3338      	adds	r3, #56	; 0x38
 8009462:	3336      	adds	r3, #54	; 0x36
 8009464:	4618      	mov	r0, r3
 8009466:	f7fe f9b5 	bl	80077d4 <ld_dword>
 800946a:	4603      	mov	r3, r0
 800946c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009470:	4a0a      	ldr	r2, [pc, #40]	; (800949c <check_fs+0xa4>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d101      	bne.n	800947a <check_fs+0x82>
 8009476:	2300      	movs	r3, #0
 8009478:	e00c      	b.n	8009494 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	3338      	adds	r3, #56	; 0x38
 800947e:	3352      	adds	r3, #82	; 0x52
 8009480:	4618      	mov	r0, r3
 8009482:	f7fe f9a7 	bl	80077d4 <ld_dword>
 8009486:	4603      	mov	r3, r0
 8009488:	4a05      	ldr	r2, [pc, #20]	; (80094a0 <check_fs+0xa8>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d101      	bne.n	8009492 <check_fs+0x9a>
 800948e:	2300      	movs	r3, #0
 8009490:	e000      	b.n	8009494 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009492:	2302      	movs	r3, #2
}
 8009494:	4618      	mov	r0, r3
 8009496:	3708      	adds	r7, #8
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}
 800949c:	00544146 	.word	0x00544146
 80094a0:	33544146 	.word	0x33544146

080094a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b096      	sub	sp, #88	; 0x58
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	4613      	mov	r3, r2
 80094b0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2200      	movs	r2, #0
 80094b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f7ff ff59 	bl	8009370 <get_ldnumber>
 80094be:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80094c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	da01      	bge.n	80094ca <find_volume+0x26>
 80094c6:	230b      	movs	r3, #11
 80094c8:	e265      	b.n	8009996 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80094ca:	4a9f      	ldr	r2, [pc, #636]	; (8009748 <find_volume+0x2a4>)
 80094cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80094d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d101      	bne.n	80094de <find_volume+0x3a>
 80094da:	230c      	movs	r3, #12
 80094dc:	e25b      	b.n	8009996 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094e2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	f023 0301 	bic.w	r3, r3, #1
 80094ea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80094ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d01a      	beq.n	800952a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80094f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f6:	785b      	ldrb	r3, [r3, #1]
 80094f8:	4618      	mov	r0, r3
 80094fa:	f7fe f8b5 	bl	8007668 <disk_status>
 80094fe:	4603      	mov	r3, r0
 8009500:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009504:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009508:	f003 0301 	and.w	r3, r3, #1
 800950c:	2b00      	cmp	r3, #0
 800950e:	d10c      	bne.n	800952a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009510:	79fb      	ldrb	r3, [r7, #7]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d007      	beq.n	8009526 <find_volume+0x82>
 8009516:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800951a:	f003 0304 	and.w	r3, r3, #4
 800951e:	2b00      	cmp	r3, #0
 8009520:	d001      	beq.n	8009526 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009522:	230a      	movs	r3, #10
 8009524:	e237      	b.n	8009996 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8009526:	2300      	movs	r3, #0
 8009528:	e235      	b.n	8009996 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800952a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952c:	2200      	movs	r2, #0
 800952e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009532:	b2da      	uxtb	r2, r3
 8009534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009536:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953a:	785b      	ldrb	r3, [r3, #1]
 800953c:	4618      	mov	r0, r3
 800953e:	f7fe f8ad 	bl	800769c <disk_initialize>
 8009542:	4603      	mov	r3, r0
 8009544:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009548:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009554:	2303      	movs	r3, #3
 8009556:	e21e      	b.n	8009996 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009558:	79fb      	ldrb	r3, [r7, #7]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d007      	beq.n	800956e <find_volume+0xca>
 800955e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009562:	f003 0304 	and.w	r3, r3, #4
 8009566:	2b00      	cmp	r3, #0
 8009568:	d001      	beq.n	800956e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800956a:	230a      	movs	r3, #10
 800956c:	e213      	b.n	8009996 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	7858      	ldrb	r0, [r3, #1]
 8009572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009574:	330c      	adds	r3, #12
 8009576:	461a      	mov	r2, r3
 8009578:	2102      	movs	r1, #2
 800957a:	f7fe f8f5 	bl	8007768 <disk_ioctl>
 800957e:	4603      	mov	r3, r0
 8009580:	2b00      	cmp	r3, #0
 8009582:	d001      	beq.n	8009588 <find_volume+0xe4>
 8009584:	2301      	movs	r3, #1
 8009586:	e206      	b.n	8009996 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800958a:	899b      	ldrh	r3, [r3, #12]
 800958c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009590:	d80d      	bhi.n	80095ae <find_volume+0x10a>
 8009592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009594:	899b      	ldrh	r3, [r3, #12]
 8009596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800959a:	d308      	bcc.n	80095ae <find_volume+0x10a>
 800959c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959e:	899b      	ldrh	r3, [r3, #12]
 80095a0:	461a      	mov	r2, r3
 80095a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a4:	899b      	ldrh	r3, [r3, #12]
 80095a6:	3b01      	subs	r3, #1
 80095a8:	4013      	ands	r3, r2
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <find_volume+0x10e>
 80095ae:	2301      	movs	r3, #1
 80095b0:	e1f1      	b.n	8009996 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80095b2:	2300      	movs	r3, #0
 80095b4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80095b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80095b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80095ba:	f7ff ff1d 	bl	80093f8 <check_fs>
 80095be:	4603      	mov	r3, r0
 80095c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80095c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	d149      	bne.n	8009660 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80095cc:	2300      	movs	r3, #0
 80095ce:	643b      	str	r3, [r7, #64]	; 0x40
 80095d0:	e01e      	b.n	8009610 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80095d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80095d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095da:	011b      	lsls	r3, r3, #4
 80095dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80095e0:	4413      	add	r3, r2
 80095e2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80095e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e6:	3304      	adds	r3, #4
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d006      	beq.n	80095fc <find_volume+0x158>
 80095ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f0:	3308      	adds	r3, #8
 80095f2:	4618      	mov	r0, r3
 80095f4:	f7fe f8ee 	bl	80077d4 <ld_dword>
 80095f8:	4602      	mov	r2, r0
 80095fa:	e000      	b.n	80095fe <find_volume+0x15a>
 80095fc:	2200      	movs	r2, #0
 80095fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	3358      	adds	r3, #88	; 0x58
 8009604:	443b      	add	r3, r7
 8009606:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800960a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800960c:	3301      	adds	r3, #1
 800960e:	643b      	str	r3, [r7, #64]	; 0x40
 8009610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009612:	2b03      	cmp	r3, #3
 8009614:	d9dd      	bls.n	80095d2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009616:	2300      	movs	r3, #0
 8009618:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800961a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800961c:	2b00      	cmp	r3, #0
 800961e:	d002      	beq.n	8009626 <find_volume+0x182>
 8009620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009622:	3b01      	subs	r3, #1
 8009624:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	3358      	adds	r3, #88	; 0x58
 800962c:	443b      	add	r3, r7
 800962e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009632:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009634:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009636:	2b00      	cmp	r3, #0
 8009638:	d005      	beq.n	8009646 <find_volume+0x1a2>
 800963a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800963c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800963e:	f7ff fedb 	bl	80093f8 <check_fs>
 8009642:	4603      	mov	r3, r0
 8009644:	e000      	b.n	8009648 <find_volume+0x1a4>
 8009646:	2303      	movs	r3, #3
 8009648:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800964c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009650:	2b01      	cmp	r3, #1
 8009652:	d905      	bls.n	8009660 <find_volume+0x1bc>
 8009654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009656:	3301      	adds	r3, #1
 8009658:	643b      	str	r3, [r7, #64]	; 0x40
 800965a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800965c:	2b03      	cmp	r3, #3
 800965e:	d9e2      	bls.n	8009626 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009660:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009664:	2b04      	cmp	r3, #4
 8009666:	d101      	bne.n	800966c <find_volume+0x1c8>
 8009668:	2301      	movs	r3, #1
 800966a:	e194      	b.n	8009996 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800966c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009670:	2b01      	cmp	r3, #1
 8009672:	d901      	bls.n	8009678 <find_volume+0x1d4>
 8009674:	230d      	movs	r3, #13
 8009676:	e18e      	b.n	8009996 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967a:	3338      	adds	r3, #56	; 0x38
 800967c:	330b      	adds	r3, #11
 800967e:	4618      	mov	r0, r3
 8009680:	f7fe f890 	bl	80077a4 <ld_word>
 8009684:	4603      	mov	r3, r0
 8009686:	461a      	mov	r2, r3
 8009688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968a:	899b      	ldrh	r3, [r3, #12]
 800968c:	429a      	cmp	r2, r3
 800968e:	d001      	beq.n	8009694 <find_volume+0x1f0>
 8009690:	230d      	movs	r3, #13
 8009692:	e180      	b.n	8009996 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009696:	3338      	adds	r3, #56	; 0x38
 8009698:	3316      	adds	r3, #22
 800969a:	4618      	mov	r0, r3
 800969c:	f7fe f882 	bl	80077a4 <ld_word>
 80096a0:	4603      	mov	r3, r0
 80096a2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80096a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d106      	bne.n	80096b8 <find_volume+0x214>
 80096aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ac:	3338      	adds	r3, #56	; 0x38
 80096ae:	3324      	adds	r3, #36	; 0x24
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fe f88f 	bl	80077d4 <ld_dword>
 80096b6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80096b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80096bc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80096be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80096c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80096c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ca:	789b      	ldrb	r3, [r3, #2]
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d005      	beq.n	80096dc <find_volume+0x238>
 80096d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d2:	789b      	ldrb	r3, [r3, #2]
 80096d4:	2b02      	cmp	r3, #2
 80096d6:	d001      	beq.n	80096dc <find_volume+0x238>
 80096d8:	230d      	movs	r3, #13
 80096da:	e15c      	b.n	8009996 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80096dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096de:	789b      	ldrb	r3, [r3, #2]
 80096e0:	461a      	mov	r2, r3
 80096e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096e4:	fb02 f303 	mul.w	r3, r2, r3
 80096e8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80096ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80096f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f8:	895b      	ldrh	r3, [r3, #10]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d008      	beq.n	8009710 <find_volume+0x26c>
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	895b      	ldrh	r3, [r3, #10]
 8009702:	461a      	mov	r2, r3
 8009704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009706:	895b      	ldrh	r3, [r3, #10]
 8009708:	3b01      	subs	r3, #1
 800970a:	4013      	ands	r3, r2
 800970c:	2b00      	cmp	r3, #0
 800970e:	d001      	beq.n	8009714 <find_volume+0x270>
 8009710:	230d      	movs	r3, #13
 8009712:	e140      	b.n	8009996 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009716:	3338      	adds	r3, #56	; 0x38
 8009718:	3311      	adds	r3, #17
 800971a:	4618      	mov	r0, r3
 800971c:	f7fe f842 	bl	80077a4 <ld_word>
 8009720:	4603      	mov	r3, r0
 8009722:	461a      	mov	r2, r3
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800972a:	891b      	ldrh	r3, [r3, #8]
 800972c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800972e:	8992      	ldrh	r2, [r2, #12]
 8009730:	0952      	lsrs	r2, r2, #5
 8009732:	b292      	uxth	r2, r2
 8009734:	fbb3 f1f2 	udiv	r1, r3, r2
 8009738:	fb01 f202 	mul.w	r2, r1, r2
 800973c:	1a9b      	subs	r3, r3, r2
 800973e:	b29b      	uxth	r3, r3
 8009740:	2b00      	cmp	r3, #0
 8009742:	d003      	beq.n	800974c <find_volume+0x2a8>
 8009744:	230d      	movs	r3, #13
 8009746:	e126      	b.n	8009996 <find_volume+0x4f2>
 8009748:	200003c4 	.word	0x200003c4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800974c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974e:	3338      	adds	r3, #56	; 0x38
 8009750:	3313      	adds	r3, #19
 8009752:	4618      	mov	r0, r3
 8009754:	f7fe f826 	bl	80077a4 <ld_word>
 8009758:	4603      	mov	r3, r0
 800975a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800975c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800975e:	2b00      	cmp	r3, #0
 8009760:	d106      	bne.n	8009770 <find_volume+0x2cc>
 8009762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009764:	3338      	adds	r3, #56	; 0x38
 8009766:	3320      	adds	r3, #32
 8009768:	4618      	mov	r0, r3
 800976a:	f7fe f833 	bl	80077d4 <ld_dword>
 800976e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009772:	3338      	adds	r3, #56	; 0x38
 8009774:	330e      	adds	r3, #14
 8009776:	4618      	mov	r0, r3
 8009778:	f7fe f814 	bl	80077a4 <ld_word>
 800977c:	4603      	mov	r3, r0
 800977e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009780:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009782:	2b00      	cmp	r3, #0
 8009784:	d101      	bne.n	800978a <find_volume+0x2e6>
 8009786:	230d      	movs	r3, #13
 8009788:	e105      	b.n	8009996 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800978a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800978c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800978e:	4413      	add	r3, r2
 8009790:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009792:	8911      	ldrh	r1, [r2, #8]
 8009794:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009796:	8992      	ldrh	r2, [r2, #12]
 8009798:	0952      	lsrs	r2, r2, #5
 800979a:	b292      	uxth	r2, r2
 800979c:	fbb1 f2f2 	udiv	r2, r1, r2
 80097a0:	b292      	uxth	r2, r2
 80097a2:	4413      	add	r3, r2
 80097a4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80097a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d201      	bcs.n	80097b2 <find_volume+0x30e>
 80097ae:	230d      	movs	r3, #13
 80097b0:	e0f1      	b.n	8009996 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80097b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097ba:	8952      	ldrh	r2, [r2, #10]
 80097bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80097c0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80097c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d101      	bne.n	80097cc <find_volume+0x328>
 80097c8:	230d      	movs	r3, #13
 80097ca:	e0e4      	b.n	8009996 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80097cc:	2303      	movs	r3, #3
 80097ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80097d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80097d8:	4293      	cmp	r3, r2
 80097da:	d802      	bhi.n	80097e2 <find_volume+0x33e>
 80097dc:	2302      	movs	r3, #2
 80097de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80097e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e4:	f640 72f5 	movw	r2, #4085	; 0xff5
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d802      	bhi.n	80097f2 <find_volume+0x34e>
 80097ec:	2301      	movs	r3, #1
 80097ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80097f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f4:	1c9a      	adds	r2, r3, #2
 80097f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80097fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80097fe:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009800:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009802:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009804:	441a      	add	r2, r3
 8009806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009808:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800980a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800980c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980e:	441a      	add	r2, r3
 8009810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009812:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8009814:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009818:	2b03      	cmp	r3, #3
 800981a:	d11e      	bne.n	800985a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800981c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981e:	3338      	adds	r3, #56	; 0x38
 8009820:	332a      	adds	r3, #42	; 0x2a
 8009822:	4618      	mov	r0, r3
 8009824:	f7fd ffbe 	bl	80077a4 <ld_word>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d001      	beq.n	8009832 <find_volume+0x38e>
 800982e:	230d      	movs	r3, #13
 8009830:	e0b1      	b.n	8009996 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009834:	891b      	ldrh	r3, [r3, #8]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d001      	beq.n	800983e <find_volume+0x39a>
 800983a:	230d      	movs	r3, #13
 800983c:	e0ab      	b.n	8009996 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800983e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009840:	3338      	adds	r3, #56	; 0x38
 8009842:	332c      	adds	r3, #44	; 0x2c
 8009844:	4618      	mov	r0, r3
 8009846:	f7fd ffc5 	bl	80077d4 <ld_dword>
 800984a:	4602      	mov	r2, r0
 800984c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009852:	69db      	ldr	r3, [r3, #28]
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	647b      	str	r3, [r7, #68]	; 0x44
 8009858:	e01f      	b.n	800989a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800985a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985c:	891b      	ldrh	r3, [r3, #8]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d101      	bne.n	8009866 <find_volume+0x3c2>
 8009862:	230d      	movs	r3, #13
 8009864:	e097      	b.n	8009996 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009868:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800986a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800986c:	441a      	add	r2, r3
 800986e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009870:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009872:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009876:	2b02      	cmp	r3, #2
 8009878:	d103      	bne.n	8009882 <find_volume+0x3de>
 800987a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800987c:	69db      	ldr	r3, [r3, #28]
 800987e:	005b      	lsls	r3, r3, #1
 8009880:	e00a      	b.n	8009898 <find_volume+0x3f4>
 8009882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009884:	69da      	ldr	r2, [r3, #28]
 8009886:	4613      	mov	r3, r2
 8009888:	005b      	lsls	r3, r3, #1
 800988a:	4413      	add	r3, r2
 800988c:	085a      	lsrs	r2, r3, #1
 800988e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009898:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800989a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989c:	6a1a      	ldr	r2, [r3, #32]
 800989e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a0:	899b      	ldrh	r3, [r3, #12]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098a6:	440b      	add	r3, r1
 80098a8:	3b01      	subs	r3, #1
 80098aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80098ac:	8989      	ldrh	r1, [r1, #12]
 80098ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d201      	bcs.n	80098ba <find_volume+0x416>
 80098b6:	230d      	movs	r3, #13
 80098b8:	e06d      	b.n	8009996 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80098ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098bc:	f04f 32ff 	mov.w	r2, #4294967295
 80098c0:	619a      	str	r2, [r3, #24]
 80098c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c4:	699a      	ldr	r2, [r3, #24]
 80098c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80098ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098cc:	2280      	movs	r2, #128	; 0x80
 80098ce:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80098d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098d4:	2b03      	cmp	r3, #3
 80098d6:	d149      	bne.n	800996c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80098d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098da:	3338      	adds	r3, #56	; 0x38
 80098dc:	3330      	adds	r3, #48	; 0x30
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fd ff60 	bl	80077a4 <ld_word>
 80098e4:	4603      	mov	r3, r0
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d140      	bne.n	800996c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80098ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098ec:	3301      	adds	r3, #1
 80098ee:	4619      	mov	r1, r3
 80098f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80098f2:	f7fe fa07 	bl	8007d04 <move_window>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d137      	bne.n	800996c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80098fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fe:	2200      	movs	r2, #0
 8009900:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009904:	3338      	adds	r3, #56	; 0x38
 8009906:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800990a:	4618      	mov	r0, r3
 800990c:	f7fd ff4a 	bl	80077a4 <ld_word>
 8009910:	4603      	mov	r3, r0
 8009912:	461a      	mov	r2, r3
 8009914:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009918:	429a      	cmp	r2, r3
 800991a:	d127      	bne.n	800996c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800991c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800991e:	3338      	adds	r3, #56	; 0x38
 8009920:	4618      	mov	r0, r3
 8009922:	f7fd ff57 	bl	80077d4 <ld_dword>
 8009926:	4603      	mov	r3, r0
 8009928:	4a1d      	ldr	r2, [pc, #116]	; (80099a0 <find_volume+0x4fc>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d11e      	bne.n	800996c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800992e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009930:	3338      	adds	r3, #56	; 0x38
 8009932:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009936:	4618      	mov	r0, r3
 8009938:	f7fd ff4c 	bl	80077d4 <ld_dword>
 800993c:	4603      	mov	r3, r0
 800993e:	4a19      	ldr	r2, [pc, #100]	; (80099a4 <find_volume+0x500>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d113      	bne.n	800996c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009946:	3338      	adds	r3, #56	; 0x38
 8009948:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800994c:	4618      	mov	r0, r3
 800994e:	f7fd ff41 	bl	80077d4 <ld_dword>
 8009952:	4602      	mov	r2, r0
 8009954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009956:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995a:	3338      	adds	r3, #56	; 0x38
 800995c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009960:	4618      	mov	r0, r3
 8009962:	f7fd ff37 	bl	80077d4 <ld_dword>
 8009966:	4602      	mov	r2, r0
 8009968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800996c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009972:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009974:	4b0c      	ldr	r3, [pc, #48]	; (80099a8 <find_volume+0x504>)
 8009976:	881b      	ldrh	r3, [r3, #0]
 8009978:	3301      	adds	r3, #1
 800997a:	b29a      	uxth	r2, r3
 800997c:	4b0a      	ldr	r3, [pc, #40]	; (80099a8 <find_volume+0x504>)
 800997e:	801a      	strh	r2, [r3, #0]
 8009980:	4b09      	ldr	r3, [pc, #36]	; (80099a8 <find_volume+0x504>)
 8009982:	881a      	ldrh	r2, [r3, #0]
 8009984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009986:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8009988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800998a:	4a08      	ldr	r2, [pc, #32]	; (80099ac <find_volume+0x508>)
 800998c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800998e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009990:	f7fe f950 	bl	8007c34 <clear_lock>
#endif
	return FR_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3758      	adds	r7, #88	; 0x58
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	41615252 	.word	0x41615252
 80099a4:	61417272 	.word	0x61417272
 80099a8:	200003c8 	.word	0x200003c8
 80099ac:	200003ec 	.word	0x200003ec

080099b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80099ba:	2309      	movs	r3, #9
 80099bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d01c      	beq.n	80099fe <validate+0x4e>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d018      	beq.n	80099fe <validate+0x4e>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d013      	beq.n	80099fe <validate+0x4e>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	889a      	ldrh	r2, [r3, #4]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	88db      	ldrh	r3, [r3, #6]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d10c      	bne.n	80099fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	785b      	ldrb	r3, [r3, #1]
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fd fe3c 	bl	8007668 <disk_status>
 80099f0:	4603      	mov	r3, r0
 80099f2:	f003 0301 	and.w	r3, r3, #1
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d101      	bne.n	80099fe <validate+0x4e>
			res = FR_OK;
 80099fa:	2300      	movs	r3, #0
 80099fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d102      	bne.n	8009a0a <validate+0x5a>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	e000      	b.n	8009a0c <validate+0x5c>
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	683a      	ldr	r2, [r7, #0]
 8009a0e:	6013      	str	r3, [r2, #0]
	return res;
 8009a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
	...

08009a1c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b088      	sub	sp, #32
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009a2e:	f107 0310 	add.w	r3, r7, #16
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7ff fc9c 	bl	8009370 <get_ldnumber>
 8009a38:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009a3a:	69fb      	ldr	r3, [r7, #28]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	da01      	bge.n	8009a44 <f_mount+0x28>
 8009a40:	230b      	movs	r3, #11
 8009a42:	e02b      	b.n	8009a9c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009a44:	4a17      	ldr	r2, [pc, #92]	; (8009aa4 <f_mount+0x88>)
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a4c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009a4e:	69bb      	ldr	r3, [r7, #24]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d005      	beq.n	8009a60 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009a54:	69b8      	ldr	r0, [r7, #24]
 8009a56:	f7fe f8ed 	bl	8007c34 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d002      	beq.n	8009a6c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	490d      	ldr	r1, [pc, #52]	; (8009aa4 <f_mount+0x88>)
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d002      	beq.n	8009a82 <f_mount+0x66>
 8009a7c:	79fb      	ldrb	r3, [r7, #7]
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d001      	beq.n	8009a86 <f_mount+0x6a>
 8009a82:	2300      	movs	r3, #0
 8009a84:	e00a      	b.n	8009a9c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009a86:	f107 010c 	add.w	r1, r7, #12
 8009a8a:	f107 0308 	add.w	r3, r7, #8
 8009a8e:	2200      	movs	r2, #0
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7ff fd07 	bl	80094a4 <find_volume>
 8009a96:	4603      	mov	r3, r0
 8009a98:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3720      	adds	r7, #32
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	200003c4 	.word	0x200003c4

08009aa8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b09a      	sub	sp, #104	; 0x68
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d101      	bne.n	8009ac0 <f_open+0x18>
 8009abc:	2309      	movs	r3, #9
 8009abe:	e1bb      	b.n	8009e38 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009ac0:	79fb      	ldrb	r3, [r7, #7]
 8009ac2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009ac6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009ac8:	79fa      	ldrb	r2, [r7, #7]
 8009aca:	f107 0114 	add.w	r1, r7, #20
 8009ace:	f107 0308 	add.w	r3, r7, #8
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7ff fce6 	bl	80094a4 <find_volume>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009ade:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f040 819f 	bne.w	8009e26 <f_open+0x37e>
		dj.obj.fs = fs;
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	f107 0318 	add.w	r3, r7, #24
 8009af2:	4611      	mov	r1, r2
 8009af4:	4618      	mov	r0, r3
 8009af6:	f7ff fbc5 	bl	8009284 <follow_path>
 8009afa:	4603      	mov	r3, r0
 8009afc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009b00:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d11a      	bne.n	8009b3e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009b08:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009b0c:	b25b      	sxtb	r3, r3
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	da03      	bge.n	8009b1a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009b12:	2306      	movs	r3, #6
 8009b14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009b18:	e011      	b.n	8009b3e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009b1a:	79fb      	ldrb	r3, [r7, #7]
 8009b1c:	f023 0301 	bic.w	r3, r3, #1
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	bf14      	ite	ne
 8009b24:	2301      	movne	r3, #1
 8009b26:	2300      	moveq	r3, #0
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	f107 0318 	add.w	r3, r7, #24
 8009b30:	4611      	mov	r1, r2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7fd ff36 	bl	80079a4 <chk_lock>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009b3e:	79fb      	ldrb	r3, [r7, #7]
 8009b40:	f003 031c 	and.w	r3, r3, #28
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d07f      	beq.n	8009c48 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009b48:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d017      	beq.n	8009b80 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009b50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b54:	2b04      	cmp	r3, #4
 8009b56:	d10e      	bne.n	8009b76 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009b58:	f7fd ff80 	bl	8007a5c <enq_lock>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d006      	beq.n	8009b70 <f_open+0xc8>
 8009b62:	f107 0318 	add.w	r3, r7, #24
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7ff f8dc 	bl	8008d24 <dir_register>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	e000      	b.n	8009b72 <f_open+0xca>
 8009b70:	2312      	movs	r3, #18
 8009b72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009b76:	79fb      	ldrb	r3, [r7, #7]
 8009b78:	f043 0308 	orr.w	r3, r3, #8
 8009b7c:	71fb      	strb	r3, [r7, #7]
 8009b7e:	e010      	b.n	8009ba2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b80:	7fbb      	ldrb	r3, [r7, #30]
 8009b82:	f003 0311 	and.w	r3, r3, #17
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d003      	beq.n	8009b92 <f_open+0xea>
					res = FR_DENIED;
 8009b8a:	2307      	movs	r3, #7
 8009b8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009b90:	e007      	b.n	8009ba2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009b92:	79fb      	ldrb	r3, [r7, #7]
 8009b94:	f003 0304 	and.w	r3, r3, #4
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d002      	beq.n	8009ba2 <f_open+0xfa>
 8009b9c:	2308      	movs	r3, #8
 8009b9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009ba2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d168      	bne.n	8009c7c <f_open+0x1d4>
 8009baa:	79fb      	ldrb	r3, [r7, #7]
 8009bac:	f003 0308 	and.w	r3, r3, #8
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d063      	beq.n	8009c7c <f_open+0x1d4>
				dw = GET_FATTIME();
 8009bb4:	f7fd fbc4 	bl	8007340 <get_fattime>
 8009bb8:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bbc:	330e      	adds	r3, #14
 8009bbe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7fd fe45 	bl	8007850 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	3316      	adds	r3, #22
 8009bca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fd fe3f 	bl	8007850 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bd4:	330b      	adds	r3, #11
 8009bd6:	2220      	movs	r2, #32
 8009bd8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bde:	4611      	mov	r1, r2
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe fe17 	bl	8008814 <ld_clust>
 8009be6:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009bec:	2200      	movs	r2, #0
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7fe fe2f 	bl	8008852 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf6:	331c      	adds	r3, #28
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fd fe28 	bl	8007850 <st_dword>
					fs->wflag = 1;
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	2201      	movs	r2, #1
 8009c04:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d037      	beq.n	8009c7c <f_open+0x1d4>
						dw = fs->winsect;
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c10:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8009c12:	f107 0318 	add.w	r3, r7, #24
 8009c16:	2200      	movs	r2, #0
 8009c18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7fe fb1f 	bl	800825e <remove_chain>
 8009c20:	4603      	mov	r3, r0
 8009c22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009c26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d126      	bne.n	8009c7c <f_open+0x1d4>
							res = move_window(fs, dw);
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7fe f866 	bl	8007d04 <move_window>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c42:	3a01      	subs	r2, #1
 8009c44:	615a      	str	r2, [r3, #20]
 8009c46:	e019      	b.n	8009c7c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009c48:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d115      	bne.n	8009c7c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009c50:	7fbb      	ldrb	r3, [r7, #30]
 8009c52:	f003 0310 	and.w	r3, r3, #16
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d003      	beq.n	8009c62 <f_open+0x1ba>
					res = FR_NO_FILE;
 8009c5a:	2304      	movs	r3, #4
 8009c5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009c60:	e00c      	b.n	8009c7c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009c62:	79fb      	ldrb	r3, [r7, #7]
 8009c64:	f003 0302 	and.w	r3, r3, #2
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d007      	beq.n	8009c7c <f_open+0x1d4>
 8009c6c:	7fbb      	ldrb	r3, [r7, #30]
 8009c6e:	f003 0301 	and.w	r3, r3, #1
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <f_open+0x1d4>
						res = FR_DENIED;
 8009c76:	2307      	movs	r3, #7
 8009c78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009c7c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d128      	bne.n	8009cd6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009c84:	79fb      	ldrb	r3, [r7, #7]
 8009c86:	f003 0308 	and.w	r3, r3, #8
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d003      	beq.n	8009c96 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009c8e:	79fb      	ldrb	r3, [r7, #7]
 8009c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c94:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009c9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009ca4:	79fb      	ldrb	r3, [r7, #7]
 8009ca6:	f023 0301 	bic.w	r3, r3, #1
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	bf14      	ite	ne
 8009cae:	2301      	movne	r3, #1
 8009cb0:	2300      	moveq	r3, #0
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	f107 0318 	add.w	r3, r7, #24
 8009cba:	4611      	mov	r1, r2
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7fd feef 	bl	8007aa0 <inc_lock>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d102      	bne.n	8009cd6 <f_open+0x22e>
 8009cd0:	2302      	movs	r3, #2
 8009cd2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009cd6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f040 80a3 	bne.w	8009e26 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ce4:	4611      	mov	r1, r2
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fe fd94 	bl	8008814 <ld_clust>
 8009cec:	4602      	mov	r2, r0
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cf4:	331c      	adds	r3, #28
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7fd fd6c 	bl	80077d4 <ld_dword>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	88da      	ldrh	r2, [r3, #6]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	79fa      	ldrb	r2, [r7, #7]
 8009d1a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2200      	movs	r2, #0
 8009d26:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3330      	adds	r3, #48	; 0x30
 8009d32:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009d36:	2100      	movs	r1, #0
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f7fd fdd6 	bl	80078ea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009d3e:	79fb      	ldrb	r3, [r7, #7]
 8009d40:	f003 0320 	and.w	r3, r3, #32
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d06e      	beq.n	8009e26 <f_open+0x37e>
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d06a      	beq.n	8009e26 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	68da      	ldr	r2, [r3, #12]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	895b      	ldrh	r3, [r3, #10]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	899b      	ldrh	r3, [r3, #12]
 8009d62:	fb02 f303 	mul.w	r3, r2, r3
 8009d66:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	68db      	ldr	r3, [r3, #12]
 8009d72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d74:	e016      	b.n	8009da4 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fe f87f 	bl	8007e7e <get_fat>
 8009d80:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009d82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d802      	bhi.n	8009d8e <f_open+0x2e6>
 8009d88:	2302      	movs	r3, #2
 8009d8a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009d8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d94:	d102      	bne.n	8009d9c <f_open+0x2f4>
 8009d96:	2301      	movs	r3, #1
 8009d98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d9c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009d9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009da4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d103      	bne.n	8009db4 <f_open+0x30c>
 8009dac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d8e0      	bhi.n	8009d76 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009db8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009dba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d131      	bne.n	8009e26 <f_open+0x37e>
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	899b      	ldrh	r3, [r3, #12]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dca:	fbb3 f1f2 	udiv	r1, r3, r2
 8009dce:	fb01 f202 	mul.w	r2, r1, r2
 8009dd2:	1a9b      	subs	r3, r3, r2
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d026      	beq.n	8009e26 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7fe f82f 	bl	8007e40 <clust2sect>
 8009de2:	64f8      	str	r0, [r7, #76]	; 0x4c
 8009de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d103      	bne.n	8009df2 <f_open+0x34a>
						res = FR_INT_ERR;
 8009dea:	2302      	movs	r3, #2
 8009dec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009df0:	e019      	b.n	8009e26 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	899b      	ldrh	r3, [r3, #12]
 8009df6:	461a      	mov	r2, r3
 8009df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8009dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e00:	441a      	add	r2, r3
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	7858      	ldrb	r0, [r3, #1]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	6a1a      	ldr	r2, [r3, #32]
 8009e14:	2301      	movs	r3, #1
 8009e16:	f7fd fc67 	bl	80076e8 <disk_read>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <f_open+0x37e>
 8009e20:	2301      	movs	r3, #1
 8009e22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009e26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d002      	beq.n	8009e34 <f_open+0x38c>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009e34:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3768      	adds	r7, #104	; 0x68
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08c      	sub	sp, #48	; 0x30
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	2200      	movs	r2, #0
 8009e56:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f107 0210 	add.w	r2, r7, #16
 8009e5e:	4611      	mov	r1, r2
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7ff fda5 	bl	80099b0 <validate>
 8009e66:	4603      	mov	r3, r0
 8009e68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009e6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d107      	bne.n	8009e84 <f_write+0x44>
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	7d5b      	ldrb	r3, [r3, #21]
 8009e78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009e7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <f_write+0x4a>
 8009e84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e88:	e16a      	b.n	800a160 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	7d1b      	ldrb	r3, [r3, #20]
 8009e8e:	f003 0302 	and.w	r3, r3, #2
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d101      	bne.n	8009e9a <f_write+0x5a>
 8009e96:	2307      	movs	r3, #7
 8009e98:	e162      	b.n	800a160 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	699a      	ldr	r2, [r3, #24]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	441a      	add	r2, r3
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	f080 814c 	bcs.w	800a144 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	43db      	mvns	r3, r3
 8009eb2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009eb4:	e146      	b.n	800a144 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	699b      	ldr	r3, [r3, #24]
 8009eba:	693a      	ldr	r2, [r7, #16]
 8009ebc:	8992      	ldrh	r2, [r2, #12]
 8009ebe:	fbb3 f1f2 	udiv	r1, r3, r2
 8009ec2:	fb01 f202 	mul.w	r2, r1, r2
 8009ec6:	1a9b      	subs	r3, r3, r2
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f040 80f1 	bne.w	800a0b0 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	8992      	ldrh	r2, [r2, #12]
 8009ed6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009eda:	693a      	ldr	r2, [r7, #16]
 8009edc:	8952      	ldrh	r2, [r2, #10]
 8009ede:	3a01      	subs	r2, #1
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d143      	bne.n	8009f72 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	699b      	ldr	r3, [r3, #24]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d10c      	bne.n	8009f0c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	689b      	ldr	r3, [r3, #8]
 8009ef6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d11a      	bne.n	8009f34 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2100      	movs	r1, #0
 8009f02:	4618      	mov	r0, r3
 8009f04:	f7fe fa10 	bl	8008328 <create_chain>
 8009f08:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f0a:	e013      	b.n	8009f34 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d007      	beq.n	8009f24 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	4619      	mov	r1, r3
 8009f1a:	68f8      	ldr	r0, [r7, #12]
 8009f1c:	f7fe fa9c 	bl	8008458 <clmt_clust>
 8009f20:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f22:	e007      	b.n	8009f34 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009f24:	68fa      	ldr	r2, [r7, #12]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	f7fe f9fb 	bl	8008328 <create_chain>
 8009f32:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	f000 8109 	beq.w	800a14e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d104      	bne.n	8009f4c <f_write+0x10c>
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2202      	movs	r2, #2
 8009f46:	755a      	strb	r2, [r3, #21]
 8009f48:	2302      	movs	r3, #2
 8009f4a:	e109      	b.n	800a160 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f52:	d104      	bne.n	8009f5e <f_write+0x11e>
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2201      	movs	r2, #1
 8009f58:	755a      	strb	r2, [r3, #21]
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e100      	b.n	800a160 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f62:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d102      	bne.n	8009f72 <f_write+0x132>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f70:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	7d1b      	ldrb	r3, [r3, #20]
 8009f76:	b25b      	sxtb	r3, r3
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	da18      	bge.n	8009fae <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	7858      	ldrb	r0, [r3, #1]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6a1a      	ldr	r2, [r3, #32]
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	f7fd fbcc 	bl	8007728 <disk_write>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d004      	beq.n	8009fa0 <f_write+0x160>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	755a      	strb	r2, [r3, #21]
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e0df      	b.n	800a160 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	7d1b      	ldrb	r3, [r3, #20]
 8009fa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fa8:	b2da      	uxtb	r2, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009fae:	693a      	ldr	r2, [r7, #16]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	69db      	ldr	r3, [r3, #28]
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	4610      	mov	r0, r2
 8009fb8:	f7fd ff42 	bl	8007e40 <clust2sect>
 8009fbc:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d104      	bne.n	8009fce <f_write+0x18e>
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2202      	movs	r2, #2
 8009fc8:	755a      	strb	r2, [r3, #21]
 8009fca:	2302      	movs	r3, #2
 8009fcc:	e0c8      	b.n	800a160 <f_write+0x320>
			sect += csect;
 8009fce:	697a      	ldr	r2, [r7, #20]
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	899b      	ldrh	r3, [r3, #12]
 8009fda:	461a      	mov	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fe2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009fe4:	6a3b      	ldr	r3, [r7, #32]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d043      	beq.n	800a072 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009fea:	69ba      	ldr	r2, [r7, #24]
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	4413      	add	r3, r2
 8009ff0:	693a      	ldr	r2, [r7, #16]
 8009ff2:	8952      	ldrh	r2, [r2, #10]
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d905      	bls.n	800a004 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	895b      	ldrh	r3, [r3, #10]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	1ad3      	subs	r3, r2, r3
 800a002:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	7858      	ldrb	r0, [r3, #1]
 800a008:	6a3b      	ldr	r3, [r7, #32]
 800a00a:	697a      	ldr	r2, [r7, #20]
 800a00c:	69f9      	ldr	r1, [r7, #28]
 800a00e:	f7fd fb8b 	bl	8007728 <disk_write>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d004      	beq.n	800a022 <f_write+0x1e2>
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2201      	movs	r2, #1
 800a01c:	755a      	strb	r2, [r3, #21]
 800a01e:	2301      	movs	r3, #1
 800a020:	e09e      	b.n	800a160 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	6a1a      	ldr	r2, [r3, #32]
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	6a3a      	ldr	r2, [r7, #32]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d918      	bls.n	800a062 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6a1a      	ldr	r2, [r3, #32]
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	1ad3      	subs	r3, r2, r3
 800a03e:	693a      	ldr	r2, [r7, #16]
 800a040:	8992      	ldrh	r2, [r2, #12]
 800a042:	fb02 f303 	mul.w	r3, r2, r3
 800a046:	69fa      	ldr	r2, [r7, #28]
 800a048:	18d1      	adds	r1, r2, r3
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	899b      	ldrh	r3, [r3, #12]
 800a04e:	461a      	mov	r2, r3
 800a050:	f7fd fc2a 	bl	80078a8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	7d1b      	ldrb	r3, [r3, #20]
 800a058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a05c:	b2da      	uxtb	r2, r3
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	899b      	ldrh	r3, [r3, #12]
 800a066:	461a      	mov	r2, r3
 800a068:	6a3b      	ldr	r3, [r7, #32]
 800a06a:	fb02 f303 	mul.w	r3, r2, r3
 800a06e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a070:	e04b      	b.n	800a10a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	697a      	ldr	r2, [r7, #20]
 800a078:	429a      	cmp	r2, r3
 800a07a:	d016      	beq.n	800a0aa <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	699a      	ldr	r2, [r3, #24]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a084:	429a      	cmp	r2, r3
 800a086:	d210      	bcs.n	800a0aa <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	7858      	ldrb	r0, [r3, #1]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a092:	2301      	movs	r3, #1
 800a094:	697a      	ldr	r2, [r7, #20]
 800a096:	f7fd fb27 	bl	80076e8 <disk_read>
 800a09a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d004      	beq.n	800a0aa <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	755a      	strb	r2, [r3, #21]
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e05a      	b.n	800a160 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	697a      	ldr	r2, [r7, #20]
 800a0ae:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	899b      	ldrh	r3, [r3, #12]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	693a      	ldr	r2, [r7, #16]
 800a0bc:	8992      	ldrh	r2, [r2, #12]
 800a0be:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0c2:	fb01 f202 	mul.w	r2, r1, r2
 800a0c6:	1a9b      	subs	r3, r3, r2
 800a0c8:	1ac3      	subs	r3, r0, r3
 800a0ca:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a0cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d901      	bls.n	800a0d8 <f_write+0x298>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	699b      	ldr	r3, [r3, #24]
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	8992      	ldrh	r2, [r2, #12]
 800a0e6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0ea:	fb00 f202 	mul.w	r2, r0, r2
 800a0ee:	1a9b      	subs	r3, r3, r2
 800a0f0:	440b      	add	r3, r1
 800a0f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0f4:	69f9      	ldr	r1, [r7, #28]
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7fd fbd6 	bl	80078a8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	7d1b      	ldrb	r3, [r3, #20]
 800a100:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a104:	b2da      	uxtb	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a10a:	69fa      	ldr	r2, [r7, #28]
 800a10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a10e:	4413      	add	r3, r2
 800a110:	61fb      	str	r3, [r7, #28]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	699a      	ldr	r2, [r3, #24]
 800a116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a118:	441a      	add	r2, r3
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	619a      	str	r2, [r3, #24]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	68da      	ldr	r2, [r3, #12]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	699b      	ldr	r3, [r3, #24]
 800a126:	429a      	cmp	r2, r3
 800a128:	bf38      	it	cc
 800a12a:	461a      	movcc	r2, r3
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	60da      	str	r2, [r3, #12]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a136:	441a      	add	r2, r3
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	f47f aeb5 	bne.w	8009eb6 <f_write+0x76>
 800a14c:	e000      	b.n	800a150 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a14e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	7d1b      	ldrb	r3, [r3, #20]
 800a154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a158:	b2da      	uxtb	r2, r3
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3730      	adds	r7, #48	; 0x30
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b086      	sub	sp, #24
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f107 0208 	add.w	r2, r7, #8
 800a176:	4611      	mov	r1, r2
 800a178:	4618      	mov	r0, r3
 800a17a:	f7ff fc19 	bl	80099b0 <validate>
 800a17e:	4603      	mov	r3, r0
 800a180:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a182:	7dfb      	ldrb	r3, [r7, #23]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d168      	bne.n	800a25a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	7d1b      	ldrb	r3, [r3, #20]
 800a18c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a190:	2b00      	cmp	r3, #0
 800a192:	d062      	beq.n	800a25a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	7d1b      	ldrb	r3, [r3, #20]
 800a198:	b25b      	sxtb	r3, r3
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	da15      	bge.n	800a1ca <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	7858      	ldrb	r0, [r3, #1]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a1a      	ldr	r2, [r3, #32]
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	f7fd fabb 	bl	8007728 <disk_write>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d001      	beq.n	800a1bc <f_sync+0x54>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e04f      	b.n	800a25c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	7d1b      	ldrb	r3, [r3, #20]
 800a1c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1c4:	b2da      	uxtb	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a1ca:	f7fd f8b9 	bl	8007340 <get_fattime>
 800a1ce:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a1d0:	68ba      	ldr	r2, [r7, #8]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	4610      	mov	r0, r2
 800a1da:	f7fd fd93 	bl	8007d04 <move_window>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a1e2:	7dfb      	ldrb	r3, [r7, #23]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d138      	bne.n	800a25a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1ec:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	330b      	adds	r3, #11
 800a1f2:	781a      	ldrb	r2, [r3, #0]
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	330b      	adds	r3, #11
 800a1f8:	f042 0220 	orr.w	r2, r2, #32
 800a1fc:	b2d2      	uxtb	r2, r2
 800a1fe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6818      	ldr	r0, [r3, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	461a      	mov	r2, r3
 800a20a:	68f9      	ldr	r1, [r7, #12]
 800a20c:	f7fe fb21 	bl	8008852 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f103 021c 	add.w	r2, r3, #28
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	4619      	mov	r1, r3
 800a21c:	4610      	mov	r0, r2
 800a21e:	f7fd fb17 	bl	8007850 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	3316      	adds	r3, #22
 800a226:	6939      	ldr	r1, [r7, #16]
 800a228:	4618      	mov	r0, r3
 800a22a:	f7fd fb11 	bl	8007850 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	3312      	adds	r3, #18
 800a232:	2100      	movs	r1, #0
 800a234:	4618      	mov	r0, r3
 800a236:	f7fd faf0 	bl	800781a <st_word>
					fs->wflag = 1;
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2201      	movs	r2, #1
 800a23e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	4618      	mov	r0, r3
 800a244:	f7fd fd8c 	bl	8007d60 <sync_fs>
 800a248:	4603      	mov	r3, r0
 800a24a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	7d1b      	ldrb	r3, [r3, #20]
 800a250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a254:	b2da      	uxtb	r2, r3
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a25a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff ff7b 	bl	800a168 <f_sync>
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a276:	7bfb      	ldrb	r3, [r7, #15]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d118      	bne.n	800a2ae <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f107 0208 	add.w	r2, r7, #8
 800a282:	4611      	mov	r1, r2
 800a284:	4618      	mov	r0, r3
 800a286:	f7ff fb93 	bl	80099b0 <validate>
 800a28a:	4603      	mov	r3, r0
 800a28c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a28e:	7bfb      	ldrb	r3, [r7, #15]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d10c      	bne.n	800a2ae <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	691b      	ldr	r3, [r3, #16]
 800a298:	4618      	mov	r0, r3
 800a29a:	f7fd fc8f 	bl	8007bbc <dec_lock>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d102      	bne.n	800a2ae <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a2ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b087      	sub	sp, #28
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	60f8      	str	r0, [r7, #12]
 800a2c0:	60b9      	str	r1, [r7, #8]
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a2ce:	4b1f      	ldr	r3, [pc, #124]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2d0:	7a5b      	ldrb	r3, [r3, #9]
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d131      	bne.n	800a33c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a2d8:	4b1c      	ldr	r3, [pc, #112]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2da:	7a5b      	ldrb	r3, [r3, #9]
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	461a      	mov	r2, r3
 800a2e0:	4b1a      	ldr	r3, [pc, #104]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a2e6:	4b19      	ldr	r3, [pc, #100]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2e8:	7a5b      	ldrb	r3, [r3, #9]
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	4a17      	ldr	r2, [pc, #92]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	4413      	add	r3, r2
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a2f6:	4b15      	ldr	r3, [pc, #84]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a2f8:	7a5b      	ldrb	r3, [r3, #9]
 800a2fa:	b2db      	uxtb	r3, r3
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	4b13      	ldr	r3, [pc, #76]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a300:	4413      	add	r3, r2
 800a302:	79fa      	ldrb	r2, [r7, #7]
 800a304:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a306:	4b11      	ldr	r3, [pc, #68]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a308:	7a5b      	ldrb	r3, [r3, #9]
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	1c5a      	adds	r2, r3, #1
 800a30e:	b2d1      	uxtb	r1, r2
 800a310:	4a0e      	ldr	r2, [pc, #56]	; (800a34c <FATFS_LinkDriverEx+0x94>)
 800a312:	7251      	strb	r1, [r2, #9]
 800a314:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a316:	7dbb      	ldrb	r3, [r7, #22]
 800a318:	3330      	adds	r3, #48	; 0x30
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	3301      	adds	r3, #1
 800a324:	223a      	movs	r2, #58	; 0x3a
 800a326:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	3302      	adds	r3, #2
 800a32c:	222f      	movs	r2, #47	; 0x2f
 800a32e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	3303      	adds	r3, #3
 800a334:	2200      	movs	r2, #0
 800a336:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a338:	2300      	movs	r3, #0
 800a33a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a33c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	371c      	adds	r7, #28
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	2000042c 	.word	0x2000042c

0800a350 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a35a:	2200      	movs	r2, #0
 800a35c:	6839      	ldr	r1, [r7, #0]
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f7ff ffaa 	bl	800a2b8 <FATFS_LinkDriverEx>
 800a364:	4603      	mov	r3, r0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3708      	adds	r7, #8
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
	...

0800a370 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 800a370:	b480      	push	{r7}
 800a372:	b085      	sub	sp, #20
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	460b      	mov	r3, r1
 800a37a:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 800a380:	2301      	movs	r3, #1
 800a382:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 800a384:	4b15      	ldr	r3, [pc, #84]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a386:	7a5b      	ldrb	r3, [r3, #9]
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d01e      	beq.n	800a3cc <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	3b30      	subs	r3, #48	; 0x30
 800a394:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 800a396:	7bbb      	ldrb	r3, [r7, #14]
 800a398:	4a10      	ldr	r2, [pc, #64]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a39a:	009b      	lsls	r3, r3, #2
 800a39c:	4413      	add	r3, r2
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d013      	beq.n	800a3cc <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 800a3a4:	7bbb      	ldrb	r3, [r7, #14]
 800a3a6:	4a0d      	ldr	r2, [pc, #52]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	4413      	add	r3, r2
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 800a3b0:	7bbb      	ldrb	r3, [r7, #14]
 800a3b2:	4a0a      	ldr	r2, [pc, #40]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a3b4:	4413      	add	r3, r2
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 800a3ba:	4b08      	ldr	r3, [pc, #32]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a3bc:	7a5b      	ldrb	r3, [r3, #9]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	b2da      	uxtb	r2, r3
 800a3c4:	4b05      	ldr	r3, [pc, #20]	; (800a3dc <FATFS_UnLinkDriverEx+0x6c>)
 800a3c6:	725a      	strb	r2, [r3, #9]
      ret = 0;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a3cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	2000042c 	.word	0x2000042c

0800a3e0 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff ffc0 	bl	800a370 <FATFS_UnLinkDriverEx>
 800a3f0:	4603      	mov	r3, r0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3708      	adds	r7, #8
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
	...

0800a3fc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b085      	sub	sp, #20
 800a400:	af00      	add	r7, sp, #0
 800a402:	4603      	mov	r3, r0
 800a404:	6039      	str	r1, [r7, #0]
 800a406:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a408:	88fb      	ldrh	r3, [r7, #6]
 800a40a:	2b7f      	cmp	r3, #127	; 0x7f
 800a40c:	d802      	bhi.n	800a414 <ff_convert+0x18>
		c = chr;
 800a40e:	88fb      	ldrh	r3, [r7, #6]
 800a410:	81fb      	strh	r3, [r7, #14]
 800a412:	e025      	b.n	800a460 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00b      	beq.n	800a432 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a41a:	88fb      	ldrh	r3, [r7, #6]
 800a41c:	2bff      	cmp	r3, #255	; 0xff
 800a41e:	d805      	bhi.n	800a42c <ff_convert+0x30>
 800a420:	88fb      	ldrh	r3, [r7, #6]
 800a422:	3b80      	subs	r3, #128	; 0x80
 800a424:	4a12      	ldr	r2, [pc, #72]	; (800a470 <ff_convert+0x74>)
 800a426:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a42a:	e000      	b.n	800a42e <ff_convert+0x32>
 800a42c:	2300      	movs	r3, #0
 800a42e:	81fb      	strh	r3, [r7, #14]
 800a430:	e016      	b.n	800a460 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a432:	2300      	movs	r3, #0
 800a434:	81fb      	strh	r3, [r7, #14]
 800a436:	e009      	b.n	800a44c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a438:	89fb      	ldrh	r3, [r7, #14]
 800a43a:	4a0d      	ldr	r2, [pc, #52]	; (800a470 <ff_convert+0x74>)
 800a43c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a440:	88fa      	ldrh	r2, [r7, #6]
 800a442:	429a      	cmp	r2, r3
 800a444:	d006      	beq.n	800a454 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a446:	89fb      	ldrh	r3, [r7, #14]
 800a448:	3301      	adds	r3, #1
 800a44a:	81fb      	strh	r3, [r7, #14]
 800a44c:	89fb      	ldrh	r3, [r7, #14]
 800a44e:	2b7f      	cmp	r3, #127	; 0x7f
 800a450:	d9f2      	bls.n	800a438 <ff_convert+0x3c>
 800a452:	e000      	b.n	800a456 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a454:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a456:	89fb      	ldrh	r3, [r7, #14]
 800a458:	3380      	adds	r3, #128	; 0x80
 800a45a:	b29b      	uxth	r3, r3
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a460:	89fb      	ldrh	r3, [r7, #14]
}
 800a462:	4618      	mov	r0, r3
 800a464:	3714      	adds	r7, #20
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	08013524 	.word	0x08013524

0800a474 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a474:	b480      	push	{r7}
 800a476:	b087      	sub	sp, #28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	4603      	mov	r3, r0
 800a47c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a47e:	88fb      	ldrh	r3, [r7, #6]
 800a480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a484:	d201      	bcs.n	800a48a <ff_wtoupper+0x16>
 800a486:	4b3e      	ldr	r3, [pc, #248]	; (800a580 <ff_wtoupper+0x10c>)
 800a488:	e000      	b.n	800a48c <ff_wtoupper+0x18>
 800a48a:	4b3e      	ldr	r3, [pc, #248]	; (800a584 <ff_wtoupper+0x110>)
 800a48c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	1c9a      	adds	r2, r3, #2
 800a492:	617a      	str	r2, [r7, #20]
 800a494:	881b      	ldrh	r3, [r3, #0]
 800a496:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a498:	8a7b      	ldrh	r3, [r7, #18]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d068      	beq.n	800a570 <ff_wtoupper+0xfc>
 800a49e:	88fa      	ldrh	r2, [r7, #6]
 800a4a0:	8a7b      	ldrh	r3, [r7, #18]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d364      	bcc.n	800a570 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	1c9a      	adds	r2, r3, #2
 800a4aa:	617a      	str	r2, [r7, #20]
 800a4ac:	881b      	ldrh	r3, [r3, #0]
 800a4ae:	823b      	strh	r3, [r7, #16]
 800a4b0:	8a3b      	ldrh	r3, [r7, #16]
 800a4b2:	0a1b      	lsrs	r3, r3, #8
 800a4b4:	81fb      	strh	r3, [r7, #14]
 800a4b6:	8a3b      	ldrh	r3, [r7, #16]
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a4bc:	88fa      	ldrh	r2, [r7, #6]
 800a4be:	8a79      	ldrh	r1, [r7, #18]
 800a4c0:	8a3b      	ldrh	r3, [r7, #16]
 800a4c2:	440b      	add	r3, r1
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	da49      	bge.n	800a55c <ff_wtoupper+0xe8>
			switch (cmd) {
 800a4c8:	89fb      	ldrh	r3, [r7, #14]
 800a4ca:	2b08      	cmp	r3, #8
 800a4cc:	d84f      	bhi.n	800a56e <ff_wtoupper+0xfa>
 800a4ce:	a201      	add	r2, pc, #4	; (adr r2, 800a4d4 <ff_wtoupper+0x60>)
 800a4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d4:	0800a4f9 	.word	0x0800a4f9
 800a4d8:	0800a50b 	.word	0x0800a50b
 800a4dc:	0800a521 	.word	0x0800a521
 800a4e0:	0800a529 	.word	0x0800a529
 800a4e4:	0800a531 	.word	0x0800a531
 800a4e8:	0800a539 	.word	0x0800a539
 800a4ec:	0800a541 	.word	0x0800a541
 800a4f0:	0800a549 	.word	0x0800a549
 800a4f4:	0800a551 	.word	0x0800a551
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a4f8:	88fa      	ldrh	r2, [r7, #6]
 800a4fa:	8a7b      	ldrh	r3, [r7, #18]
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	005b      	lsls	r3, r3, #1
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	4413      	add	r3, r2
 800a504:	881b      	ldrh	r3, [r3, #0]
 800a506:	80fb      	strh	r3, [r7, #6]
 800a508:	e027      	b.n	800a55a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a50a:	88fa      	ldrh	r2, [r7, #6]
 800a50c:	8a7b      	ldrh	r3, [r7, #18]
 800a50e:	1ad3      	subs	r3, r2, r3
 800a510:	b29b      	uxth	r3, r3
 800a512:	f003 0301 	and.w	r3, r3, #1
 800a516:	b29b      	uxth	r3, r3
 800a518:	88fa      	ldrh	r2, [r7, #6]
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	80fb      	strh	r3, [r7, #6]
 800a51e:	e01c      	b.n	800a55a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a520:	88fb      	ldrh	r3, [r7, #6]
 800a522:	3b10      	subs	r3, #16
 800a524:	80fb      	strh	r3, [r7, #6]
 800a526:	e018      	b.n	800a55a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a528:	88fb      	ldrh	r3, [r7, #6]
 800a52a:	3b20      	subs	r3, #32
 800a52c:	80fb      	strh	r3, [r7, #6]
 800a52e:	e014      	b.n	800a55a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a530:	88fb      	ldrh	r3, [r7, #6]
 800a532:	3b30      	subs	r3, #48	; 0x30
 800a534:	80fb      	strh	r3, [r7, #6]
 800a536:	e010      	b.n	800a55a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a538:	88fb      	ldrh	r3, [r7, #6]
 800a53a:	3b1a      	subs	r3, #26
 800a53c:	80fb      	strh	r3, [r7, #6]
 800a53e:	e00c      	b.n	800a55a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a540:	88fb      	ldrh	r3, [r7, #6]
 800a542:	3308      	adds	r3, #8
 800a544:	80fb      	strh	r3, [r7, #6]
 800a546:	e008      	b.n	800a55a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a548:	88fb      	ldrh	r3, [r7, #6]
 800a54a:	3b50      	subs	r3, #80	; 0x50
 800a54c:	80fb      	strh	r3, [r7, #6]
 800a54e:	e004      	b.n	800a55a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a550:	88fb      	ldrh	r3, [r7, #6]
 800a552:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a556:	80fb      	strh	r3, [r7, #6]
 800a558:	bf00      	nop
			}
			break;
 800a55a:	e008      	b.n	800a56e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a55c:	89fb      	ldrh	r3, [r7, #14]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d195      	bne.n	800a48e <ff_wtoupper+0x1a>
 800a562:	8a3b      	ldrh	r3, [r7, #16]
 800a564:	005b      	lsls	r3, r3, #1
 800a566:	697a      	ldr	r2, [r7, #20]
 800a568:	4413      	add	r3, r2
 800a56a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a56c:	e78f      	b.n	800a48e <ff_wtoupper+0x1a>
			break;
 800a56e:	bf00      	nop
	}

	return chr;
 800a570:	88fb      	ldrh	r3, [r7, #6]
}
 800a572:	4618      	mov	r0, r3
 800a574:	371c      	adds	r7, #28
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	08013624 	.word	0x08013624
 800a584:	08013818 	.word	0x08013818

0800a588 <DelayMs>:

#include "sx126x\radio.h"
#include "board_gpio.h"

void DelayMs(uint32_t ms)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
	 HAL_Delay( ms );
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f7f7 fef7 	bl	8002384 <HAL_Delay>
}
 800a596:	bf00      	nop
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <GpioWrite>:

void GpioWrite(GPIO_TypeDef* GPIOx, uint16_t pin, GPIO_PinState STATUS)
{
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b082      	sub	sp, #8
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	807b      	strh	r3, [r7, #2]
 800a5aa:	4613      	mov	r3, r2
 800a5ac:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx, pin, STATUS);
 800a5ae:	787a      	ldrb	r2, [r7, #1]
 800a5b0:	887b      	ldrh	r3, [r7, #2]
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f7f9 f967 	bl	8003888 <HAL_GPIO_WritePin>
}
 800a5ba:	bf00      	nop
 800a5bc:	3708      	adds	r7, #8
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}

0800a5c2 <GpioRead>:

GPIO_PinState GpioRead(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a5c2:	b580      	push	{r7, lr}
 800a5c4:	b082      	sub	sp, #8
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	6078      	str	r0, [r7, #4]
 800a5ca:	460b      	mov	r3, r1
 800a5cc:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 800a5ce:	887b      	ldrh	r3, [r7, #2]
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f7f9 f940 	bl	8003858 <HAL_GPIO_ReadPin>
 800a5d8:	4603      	mov	r3, r0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
	...

0800a5e4 <Sx126x_SpiInOut>:
 */

#include "board_spi.h"

uint8_t Sx126x_SpiInOut(uint8_t data)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	71fb      	strb	r3, [r7, #7]
	uint8_t i, rdata = 0x00;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	73fb      	strb	r3, [r7, #15]
 800a5f6:	e02c      	b.n	800a652 <Sx126x_SpiInOut+0x6e>
	{
		if (data & 0x80) Sx126x_MOSI(SET);
 800a5f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	da05      	bge.n	800a60c <Sx126x_SpiInOut+0x28>
 800a600:	2201      	movs	r2, #1
 800a602:	2101      	movs	r1, #1
 800a604:	4819      	ldr	r0, [pc, #100]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a606:	f7f9 f93f 	bl	8003888 <HAL_GPIO_WritePin>
 800a60a:	e004      	b.n	800a616 <Sx126x_SpiInOut+0x32>
		else Sx126x_MOSI(RESET);
 800a60c:	2200      	movs	r2, #0
 800a60e:	2101      	movs	r1, #1
 800a610:	4816      	ldr	r0, [pc, #88]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a612:	f7f9 f939 	bl	8003888 <HAL_GPIO_WritePin>

		data <<= 1;
 800a616:	79fb      	ldrb	r3, [r7, #7]
 800a618:	005b      	lsls	r3, r3, #1
 800a61a:	71fb      	strb	r3, [r7, #7]
		rdata <<= 1;
 800a61c:	7bbb      	ldrb	r3, [r7, #14]
 800a61e:	005b      	lsls	r3, r3, #1
 800a620:	73bb      	strb	r3, [r7, #14]

		Sx126x_SCK(SET);
 800a622:	2201      	movs	r2, #1
 800a624:	2104      	movs	r1, #4
 800a626:	4811      	ldr	r0, [pc, #68]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a628:	f7f9 f92e 	bl	8003888 <HAL_GPIO_WritePin>
		if (Sx126x_MISO()) rdata |= 0x01;
 800a62c:	2102      	movs	r1, #2
 800a62e:	480f      	ldr	r0, [pc, #60]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a630:	f7f9 f912 	bl	8003858 <HAL_GPIO_ReadPin>
 800a634:	4603      	mov	r3, r0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d003      	beq.n	800a642 <Sx126x_SpiInOut+0x5e>
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
 800a63c:	f043 0301 	orr.w	r3, r3, #1
 800a640:	73bb      	strb	r3, [r7, #14]
		Sx126x_SCK(RESET);
 800a642:	2200      	movs	r2, #0
 800a644:	2104      	movs	r1, #4
 800a646:	4809      	ldr	r0, [pc, #36]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a648:	f7f9 f91e 	bl	8003888 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
 800a64e:	3301      	adds	r3, #1
 800a650:	73fb      	strb	r3, [r7, #15]
 800a652:	7bfb      	ldrb	r3, [r7, #15]
 800a654:	2b07      	cmp	r3, #7
 800a656:	d9cf      	bls.n	800a5f8 <Sx126x_SpiInOut+0x14>
	}
	Sx126x_MOSI(SET);
 800a658:	2201      	movs	r2, #1
 800a65a:	2101      	movs	r1, #1
 800a65c:	4803      	ldr	r0, [pc, #12]	; (800a66c <Sx126x_SpiInOut+0x88>)
 800a65e:	f7f9 f913 	bl	8003888 <HAL_GPIO_WritePin>
	return (rdata);
 800a662:	7bbb      	ldrb	r3, [r7, #14]
}
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}
 800a66c:	40020400 	.word	0x40020400

0800a670 <SX126xIoTcxoInit>:
    GpioInit( &DbgPinRx, RADIO_DBG_PIN_RX, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
#endif
}

void SX126xIoTcxoInit( void )
{
 800a670:	b480      	push	{r7}
 800a672:	af00      	add	r7, sp, #0
    // No TCXO component available on this board design.
}
 800a674:	bf00      	nop
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr

0800a67e <SX126xGetBoardTcxoWakeupTime>:

uint32_t SX126xGetBoardTcxoWakeupTime( void )
{
 800a67e:	b480      	push	{r7}
 800a680:	af00      	add	r7, sp, #0
    return BOARD_TCXO_WAKEUP_TIME;
 800a682:	2300      	movs	r3, #0
}
 800a684:	4618      	mov	r0, r3
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <SX126xIoRfSwitchInit>:

void SX126xIoRfSwitchInit( void )
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	af00      	add	r7, sp, #0
    SX126xSetDio2AsRfSwitchCtrl( true );
 800a692:	2001      	movs	r0, #1
 800a694:	f001 fcd1 	bl	800c03a <SX126xSetDio2AsRfSwitchCtrl>
}
 800a698:	bf00      	nop
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <SX126xGetOperatingMode>:

RadioOperatingModes_t SX126xGetOperatingMode( void )
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
    return OperatingMode;
 800a6a0:	4b03      	ldr	r3, [pc, #12]	; (800a6b0 <SX126xGetOperatingMode+0x14>)
 800a6a2:	781b      	ldrb	r3, [r3, #0]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr
 800a6ae:	bf00      	nop
 800a6b0:	20000438 	.word	0x20000438

0800a6b4 <SX126xSetOperatingMode>:

void SX126xSetOperatingMode( RadioOperatingModes_t mode )
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b083      	sub	sp, #12
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	71fb      	strb	r3, [r7, #7]
    OperatingMode = mode;
 800a6be:	4a04      	ldr	r2, [pc, #16]	; (800a6d0 <SX126xSetOperatingMode+0x1c>)
 800a6c0:	79fb      	ldrb	r3, [r7, #7]
 800a6c2:	7013      	strb	r3, [r2, #0]
            SX126xDbgPinTxWrite( 0 );
            SX126xDbgPinRxWrite( 0 );
            break;
    }
#endif
}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr
 800a6d0:	20000438 	.word	0x20000438

0800a6d4 <SX126xReset>:

void SX126xReset( void )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	af00      	add	r7, sp, #0
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
    DelayMs( 20 );
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 ); // internal pull-up
    DelayMs( 10 );
    */
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, RESET);
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2104      	movs	r1, #4
 800a6dc:	4807      	ldr	r0, [pc, #28]	; (800a6fc <SX126xReset+0x28>)
 800a6de:	f7ff ff5e 	bl	800a59e <GpioWrite>
	DelayMs(20);
 800a6e2:	2014      	movs	r0, #20
 800a6e4:	f7ff ff50 	bl	800a588 <DelayMs>
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, SET);
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	2104      	movs	r1, #4
 800a6ec:	4803      	ldr	r0, [pc, #12]	; (800a6fc <SX126xReset+0x28>)
 800a6ee:	f7ff ff56 	bl	800a59e <GpioWrite>
	DelayMs(10);
 800a6f2:	200a      	movs	r0, #10
 800a6f4:	f7ff ff48 	bl	800a588 <DelayMs>
}
 800a6f8:	bf00      	nop
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	40021000 	.word	0x40021000

0800a700 <SX126xWaitOnBusy>:

void SX126xWaitOnBusy( void )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	af00      	add	r7, sp, #0
	while(RADIO_BUSY());
 800a704:	bf00      	nop
 800a706:	2110      	movs	r1, #16
 800a708:	4804      	ldr	r0, [pc, #16]	; (800a71c <SX126xWaitOnBusy+0x1c>)
 800a70a:	f7f9 f8a5 	bl	8003858 <HAL_GPIO_ReadPin>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1f8      	bne.n	800a706 <SX126xWaitOnBusy+0x6>
  //  while( GpioRead( &SX126x.BUSY ) == 1 );
}
 800a714:	bf00      	nop
 800a716:	bf00      	nop
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop
 800a71c:	40021000 	.word	0x40021000

0800a720 <SX126xWakeup>:

void SX126xWakeup( void )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	af00      	add	r7, sp, #0
    Sx126x_SpiInOut( &SX126x.Spi, 0x00 );

    GpioWrite( &SX126x.Spi.Nss, 1 );
    */

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a724:	2200      	movs	r2, #0
 800a726:	2120      	movs	r1, #32
 800a728:	480a      	ldr	r0, [pc, #40]	; (800a754 <SX126xWakeup+0x34>)
 800a72a:	f7ff ff38 	bl	800a59e <GpioWrite>
    Sx126x_SpiInOut( RADIO_GET_STATUS );
 800a72e:	20c0      	movs	r0, #192	; 0xc0
 800a730:	f7ff ff58 	bl	800a5e4 <Sx126x_SpiInOut>
    Sx126x_SpiInOut( 0x00 );
 800a734:	2000      	movs	r0, #0
 800a736:	f7ff ff55 	bl	800a5e4 <Sx126x_SpiInOut>
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a73a:	2201      	movs	r2, #1
 800a73c:	2120      	movs	r1, #32
 800a73e:	4805      	ldr	r0, [pc, #20]	; (800a754 <SX126xWakeup+0x34>)
 800a740:	f7ff ff2d 	bl	800a59e <GpioWrite>


    // Wait for chip to be ready.
    SX126xWaitOnBusy( );
 800a744:	f7ff ffdc 	bl	800a700 <SX126xWaitOnBusy>

    // Update operating mode context variable
    SX126xSetOperatingMode( MODE_STDBY_RC );
 800a748:	2001      	movs	r0, #1
 800a74a:	f7ff ffb3 	bl	800a6b4 <SX126xSetOperatingMode>

    // CRITICAL_SECTION_END( );
}
 800a74e:	bf00      	nop
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	40020800 	.word	0x40020800

0800a758 <SX126xWriteCommand>:

void SX126xWriteCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	4603      	mov	r3, r0
 800a760:	6039      	str	r1, [r7, #0]
 800a762:	71fb      	strb	r3, [r7, #7]
 800a764:	4613      	mov	r3, r2
 800a766:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a768:	f7ff ffca 	bl	800a700 <SX126xWaitOnBusy>

    // GpioWrite( &SX126x.Spi.Nss, 0 );
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a76c:	2200      	movs	r2, #0
 800a76e:	2120      	movs	r1, #32
 800a770:	4810      	ldr	r0, [pc, #64]	; (800a7b4 <SX126xWriteCommand+0x5c>)
 800a772:	f7ff ff14 	bl	800a59e <GpioWrite>

    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    Sx126x_SpiInOut(( uint8_t )command);
 800a776:	79fb      	ldrb	r3, [r7, #7]
 800a778:	4618      	mov	r0, r3
 800a77a:	f7ff ff33 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &hspi1, ( uint8_t )command  );

    for( uint16_t i = 0; i < size; i++ )
 800a77e:	2300      	movs	r3, #0
 800a780:	81fb      	strh	r3, [r7, #14]
 800a782:	e009      	b.n	800a798 <SX126xWriteCommand+0x40>
    {
    	Sx126x_SpiInOut( buffer[i]  );
 800a784:	89fb      	ldrh	r3, [r7, #14]
 800a786:	683a      	ldr	r2, [r7, #0]
 800a788:	4413      	add	r3, r2
 800a78a:	781b      	ldrb	r3, [r3, #0]
 800a78c:	4618      	mov	r0, r3
 800a78e:	f7ff ff29 	bl	800a5e4 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a792:	89fb      	ldrh	r3, [r7, #14]
 800a794:	3301      	adds	r3, #1
 800a796:	81fb      	strh	r3, [r7, #14]
 800a798:	89fa      	ldrh	r2, [r7, #14]
 800a79a:	88bb      	ldrh	r3, [r7, #4]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d3f1      	bcc.n	800a784 <SX126xWriteCommand+0x2c>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	2120      	movs	r1, #32
 800a7a4:	4803      	ldr	r0, [pc, #12]	; (800a7b4 <SX126xWriteCommand+0x5c>)
 800a7a6:	f7ff fefa 	bl	800a59e <GpioWrite>
   //  GpioWrite( &SX126x.Spi.Nss, 1 );

}
 800a7aa:	bf00      	nop
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	40020800 	.word	0x40020800

0800a7b8 <SX126xReadCommand>:

uint8_t SX126xReadCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800a7b8:	b590      	push	{r4, r7, lr}
 800a7ba:	b085      	sub	sp, #20
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	4603      	mov	r3, r0
 800a7c0:	6039      	str	r1, [r7, #0]
 800a7c2:	71fb      	strb	r3, [r7, #7]
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	737b      	strb	r3, [r7, #13]

    SX126xWaitOnBusy( );
 800a7cc:	f7ff ff98 	bl	800a700 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	2120      	movs	r1, #32
 800a7d4:	4813      	ldr	r0, [pc, #76]	; (800a824 <SX126xReadCommand+0x6c>)
 800a7d6:	f7ff fee2 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( ( uint8_t )command  );
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7ff ff01 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    status = Sx126x_SpiInOut( 0x00  );
 800a7e2:	2000      	movs	r0, #0
 800a7e4:	f7ff fefe 	bl	800a5e4 <Sx126x_SpiInOut>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	737b      	strb	r3, [r7, #13]
    // status = Sx126x_SpiInOut( &SX126x.Spi, 0x00 );
    for( uint16_t i = 0; i < size; i++ )
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	81fb      	strh	r3, [r7, #14]
 800a7f0:	e00a      	b.n	800a808 <SX126xReadCommand+0x50>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800a7f2:	89fb      	ldrh	r3, [r7, #14]
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	18d4      	adds	r4, r2, r3
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	f7ff fef3 	bl	800a5e4 <Sx126x_SpiInOut>
 800a7fe:	4603      	mov	r3, r0
 800a800:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800a802:	89fb      	ldrh	r3, [r7, #14]
 800a804:	3301      	adds	r3, #1
 800a806:	81fb      	strh	r3, [r7, #14]
 800a808:	89fa      	ldrh	r2, [r7, #14]
 800a80a:	88bb      	ldrh	r3, [r7, #4]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d3f0      	bcc.n	800a7f2 <SX126xReadCommand+0x3a>
       // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a810:	2201      	movs	r2, #1
 800a812:	2120      	movs	r1, #32
 800a814:	4803      	ldr	r0, [pc, #12]	; (800a824 <SX126xReadCommand+0x6c>)
 800a816:	f7ff fec2 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    return status;
 800a81a:	7b7b      	ldrb	r3, [r7, #13]
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3714      	adds	r7, #20
 800a820:	46bd      	mov	sp, r7
 800a822:	bd90      	pop	{r4, r7, pc}
 800a824:	40020800 	.word	0x40020800

0800a828 <SX126xWriteRegisters>:

void SX126xWriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	4603      	mov	r3, r0
 800a830:	6039      	str	r1, [r7, #0]
 800a832:	80fb      	strh	r3, [r7, #6]
 800a834:	4613      	mov	r3, r2
 800a836:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a838:	f7ff ff62 	bl	800a700 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a83c:	2200      	movs	r2, #0
 800a83e:	2120      	movs	r1, #32
 800a840:	4816      	ldr	r0, [pc, #88]	; (800a89c <SX126xWriteRegisters+0x74>)
 800a842:	f7ff feac 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );
    
    Sx126x_SpiInOut( RADIO_WRITE_REGISTER );
 800a846:	200d      	movs	r0, #13
 800a848:	f7ff fecc 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_REGISTER );
    Sx126x_SpiInOut( ( address & 0xFF00 ) >> 8 );
 800a84c:	88fb      	ldrh	r3, [r7, #6]
 800a84e:	0a1b      	lsrs	r3, r3, #8
 800a850:	b29b      	uxth	r3, r3
 800a852:	b2db      	uxtb	r3, r3
 800a854:	4618      	mov	r0, r3
 800a856:	f7ff fec5 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 800a85a:	88fb      	ldrh	r3, [r7, #6]
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	4618      	mov	r0, r3
 800a860:	f7ff fec0 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    
    for( uint16_t i = 0; i < size; i++ )
 800a864:	2300      	movs	r3, #0
 800a866:	81fb      	strh	r3, [r7, #14]
 800a868:	e009      	b.n	800a87e <SX126xWriteRegisters+0x56>
    {
    	Sx126x_SpiInOut( buffer[i] );
 800a86a:	89fb      	ldrh	r3, [r7, #14]
 800a86c:	683a      	ldr	r2, [r7, #0]
 800a86e:	4413      	add	r3, r2
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	4618      	mov	r0, r3
 800a874:	f7ff feb6 	bl	800a5e4 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a878:	89fb      	ldrh	r3, [r7, #14]
 800a87a:	3301      	adds	r3, #1
 800a87c:	81fb      	strh	r3, [r7, #14]
 800a87e:	89fa      	ldrh	r2, [r7, #14]
 800a880:	88bb      	ldrh	r3, [r7, #4]
 800a882:	429a      	cmp	r2, r3
 800a884:	d3f1      	bcc.n	800a86a <SX126xWriteRegisters+0x42>
       // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a886:	2201      	movs	r2, #1
 800a888:	2120      	movs	r1, #32
 800a88a:	4804      	ldr	r0, [pc, #16]	; (800a89c <SX126xWriteRegisters+0x74>)
 800a88c:	f7ff fe87 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    SX126xWaitOnBusy( );
 800a890:	f7ff ff36 	bl	800a700 <SX126xWaitOnBusy>
}
 800a894:	bf00      	nop
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	40020800 	.word	0x40020800

0800a8a0 <SX126xWriteRegister>:

void SX126xWriteRegister( uint16_t address, uint8_t value )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	460a      	mov	r2, r1
 800a8aa:	80fb      	strh	r3, [r7, #6]
 800a8ac:	4613      	mov	r3, r2
 800a8ae:	717b      	strb	r3, [r7, #5]
    SX126xWriteRegisters( address, &value, 1 );
 800a8b0:	1d79      	adds	r1, r7, #5
 800a8b2:	88fb      	ldrh	r3, [r7, #6]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7ff ffb6 	bl	800a828 <SX126xWriteRegisters>
}
 800a8bc:	bf00      	nop
 800a8be:	3708      	adds	r7, #8
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <SX126xReadRegisters>:

void SX126xReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a8c4:	b590      	push	{r4, r7, lr}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	6039      	str	r1, [r7, #0]
 800a8ce:	80fb      	strh	r3, [r7, #6]
 800a8d0:	4613      	mov	r3, r2
 800a8d2:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 800a8d4:	f7ff ff14 	bl	800a700 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a8d8:	2200      	movs	r2, #0
 800a8da:	2120      	movs	r1, #32
 800a8dc:	4817      	ldr	r0, [pc, #92]	; (800a93c <SX126xReadRegisters+0x78>)
 800a8de:	f7ff fe5e 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_REGISTER );
 800a8e2:	201d      	movs	r0, #29
 800a8e4:	f7ff fe7e 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_REGISTER );
    Sx126x_SpiInOut(  ( address & 0xFF00 ) >> 8 );
 800a8e8:	88fb      	ldrh	r3, [r7, #6]
 800a8ea:	0a1b      	lsrs	r3, r3, #8
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f7ff fe77 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 800a8f6:	88fb      	ldrh	r3, [r7, #6]
 800a8f8:	b2db      	uxtb	r3, r3
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7ff fe72 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    Sx126x_SpiInOut( 0x00 );
 800a900:	2000      	movs	r0, #0
 800a902:	f7ff fe6f 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 800a906:	2300      	movs	r3, #0
 800a908:	81fb      	strh	r3, [r7, #14]
 800a90a:	e00a      	b.n	800a922 <SX126xReadRegisters+0x5e>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800a90c:	89fb      	ldrh	r3, [r7, #14]
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	18d4      	adds	r4, r2, r3
 800a912:	2000      	movs	r0, #0
 800a914:	f7ff fe66 	bl	800a5e4 <Sx126x_SpiInOut>
 800a918:	4603      	mov	r3, r0
 800a91a:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800a91c:	89fb      	ldrh	r3, [r7, #14]
 800a91e:	3301      	adds	r3, #1
 800a920:	81fb      	strh	r3, [r7, #14]
 800a922:	89fa      	ldrh	r2, [r7, #14]
 800a924:	88bb      	ldrh	r3, [r7, #4]
 800a926:	429a      	cmp	r2, r3
 800a928:	d3f0      	bcc.n	800a90c <SX126xReadRegisters+0x48>
        //buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a92a:	2201      	movs	r2, #1
 800a92c:	2120      	movs	r1, #32
 800a92e:	4803      	ldr	r0, [pc, #12]	; (800a93c <SX126xReadRegisters+0x78>)
 800a930:	f7ff fe35 	bl	800a59e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800a934:	bf00      	nop
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd90      	pop	{r4, r7, pc}
 800a93c:	40020800 	.word	0x40020800

0800a940 <SX126xReadRegister>:

uint8_t SX126xReadRegister( uint16_t address )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	4603      	mov	r3, r0
 800a948:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX126xReadRegisters( address, &data, 1 );
 800a94a:	f107 010f 	add.w	r1, r7, #15
 800a94e:	88fb      	ldrh	r3, [r7, #6]
 800a950:	2201      	movs	r2, #1
 800a952:	4618      	mov	r0, r3
 800a954:	f7ff ffb6 	bl	800a8c4 <SX126xReadRegisters>
    return data;
 800a958:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
	...

0800a964 <SX126xWriteBuffer>:

void SX126xWriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	4603      	mov	r3, r0
 800a96c:	6039      	str	r1, [r7, #0]
 800a96e:	71fb      	strb	r3, [r7, #7]
 800a970:	4613      	mov	r3, r2
 800a972:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 800a974:	f7ff fec4 	bl	800a700 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a978:	2200      	movs	r2, #0
 800a97a:	2120      	movs	r1, #32
 800a97c:	4812      	ldr	r0, [pc, #72]	; (800a9c8 <SX126xWriteBuffer+0x64>)
 800a97e:	f7ff fe0e 	bl	800a59e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_WRITE_BUFFER );
 800a982:	200e      	movs	r0, #14
 800a984:	f7ff fe2e 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_BUFFER );
    Sx126x_SpiInOut( offset );
 800a988:	79fb      	ldrb	r3, [r7, #7]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7ff fe2a 	bl	800a5e4 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, offset );
    for( uint16_t i = 0; i < size; i++ )
 800a990:	2300      	movs	r3, #0
 800a992:	81fb      	strh	r3, [r7, #14]
 800a994:	e009      	b.n	800a9aa <SX126xWriteBuffer+0x46>
    {
    	Sx126x_SpiInOut( buffer[i] );
 800a996:	89fb      	ldrh	r3, [r7, #14]
 800a998:	683a      	ldr	r2, [r7, #0]
 800a99a:	4413      	add	r3, r2
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7ff fe20 	bl	800a5e4 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 800a9a4:	89fb      	ldrh	r3, [r7, #14]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	81fb      	strh	r3, [r7, #14]
 800a9aa:	79bb      	ldrb	r3, [r7, #6]
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	89fa      	ldrh	r2, [r7, #14]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d3f0      	bcc.n	800a996 <SX126xWriteBuffer+0x32>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	2120      	movs	r1, #32
 800a9b8:	4803      	ldr	r0, [pc, #12]	; (800a9c8 <SX126xWriteBuffer+0x64>)
 800a9ba:	f7ff fdf0 	bl	800a59e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800a9be:	bf00      	nop
 800a9c0:	3710      	adds	r7, #16
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	40020800 	.word	0x40020800

0800a9cc <SX126xReadBuffer>:

void SX126xReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a9cc:	b590      	push	{r4, r7, lr}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	6039      	str	r1, [r7, #0]
 800a9d6:	71fb      	strb	r3, [r7, #7]
 800a9d8:	4613      	mov	r3, r2
 800a9da:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 800a9dc:	f7ff fe90 	bl	800a700 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	2120      	movs	r1, #32
 800a9e4:	4814      	ldr	r0, [pc, #80]	; (800aa38 <SX126xReadBuffer+0x6c>)
 800a9e6:	f7ff fdda 	bl	800a59e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_BUFFER );
 800a9ea:	201e      	movs	r0, #30
 800a9ec:	f7ff fdfa 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_BUFFER );
    Sx126x_SpiInOut( offset );
 800a9f0:	79fb      	ldrb	r3, [r7, #7]
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7ff fdf6 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, offset );
    Sx126x_SpiInOut( 0x00 );
 800a9f8:	2000      	movs	r0, #0
 800a9fa:	f7ff fdf3 	bl	800a5e4 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 800a9fe:	2300      	movs	r3, #0
 800aa00:	81fb      	strh	r3, [r7, #14]
 800aa02:	e00a      	b.n	800aa1a <SX126xReadBuffer+0x4e>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 800aa04:	89fb      	ldrh	r3, [r7, #14]
 800aa06:	683a      	ldr	r2, [r7, #0]
 800aa08:	18d4      	adds	r4, r2, r3
 800aa0a:	2000      	movs	r0, #0
 800aa0c:	f7ff fdea 	bl	800a5e4 <Sx126x_SpiInOut>
 800aa10:	4603      	mov	r3, r0
 800aa12:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 800aa14:	89fb      	ldrh	r3, [r7, #14]
 800aa16:	3301      	adds	r3, #1
 800aa18:	81fb      	strh	r3, [r7, #14]
 800aa1a:	79bb      	ldrb	r3, [r7, #6]
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	89fa      	ldrh	r2, [r7, #14]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d3ef      	bcc.n	800aa04 <SX126xReadBuffer+0x38>
        // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800aa24:	2201      	movs	r2, #1
 800aa26:	2120      	movs	r1, #32
 800aa28:	4803      	ldr	r0, [pc, #12]	; (800aa38 <SX126xReadBuffer+0x6c>)
 800aa2a:	f7ff fdb8 	bl	800a59e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 800aa2e:	bf00      	nop
 800aa30:	3714      	adds	r7, #20
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd90      	pop	{r4, r7, pc}
 800aa36:	bf00      	nop
 800aa38:	40020800 	.word	0x40020800

0800aa3c <SX126xSetRfTxPower>:

void SX126xSetRfTxPower( int8_t power )
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	4603      	mov	r3, r0
 800aa44:	71fb      	strb	r3, [r7, #7]
    SX126xSetTxParams( power, RADIO_RAMP_40_US );
 800aa46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa4a:	2102      	movs	r1, #2
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f001 fb55 	bl	800c0fc <SX126xSetTxParams>
}
 800aa52:	bf00      	nop
 800aa54:	3708      	adds	r7, #8
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
	...

0800aa5c <SX126xGetDeviceId>:

uint8_t SX126xGetDeviceId( void )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	af00      	add	r7, sp, #0
    if( GpioRead(RADIO_DEVICE_SEL_GPIO_Port, RADIO_DEVICE_SEL_Pin) == 1 )
 800aa60:	2108      	movs	r1, #8
 800aa62:	4805      	ldr	r0, [pc, #20]	; (800aa78 <SX126xGetDeviceId+0x1c>)
 800aa64:	f7ff fdad 	bl	800a5c2 <GpioRead>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d101      	bne.n	800aa72 <SX126xGetDeviceId+0x16>
    {
        return SX1261;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e000      	b.n	800aa74 <SX126xGetDeviceId+0x18>
    }
    else
    {
        return SX1262;
 800aa72:	2302      	movs	r3, #2
    }
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	bd80      	pop	{r7, pc}
 800aa78:	40021000 	.word	0x40021000

0800aa7c <SX126xAntSwOn>:

void SX126xAntSwOn( void )
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SW_GPIO_Port, RADIO_ANT_SW_Pin, SET);
 800aa80:	2201      	movs	r2, #1
 800aa82:	2120      	movs	r1, #32
 800aa84:	4802      	ldr	r0, [pc, #8]	; (800aa90 <SX126xAntSwOn+0x14>)
 800aa86:	f7ff fd8a 	bl	800a59e <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_OUTPUT, PIN_PUSH_PULL, PIN_PULL_UP, 1 );
}
 800aa8a:	bf00      	nop
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	40021000 	.word	0x40021000

0800aa94 <SX126xAntSwOff>:

void SX126xAntSwOff( void )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SW_GPIO_Port, RADIO_ANT_SW_Pin, RESET);
 800aa98:	2200      	movs	r2, #0
 800aa9a:	2120      	movs	r1, #32
 800aa9c:	4802      	ldr	r0, [pc, #8]	; (800aaa8 <SX126xAntSwOff+0x14>)
 800aa9e:	f7ff fd7e 	bl	800a59e <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
}
 800aaa2:	bf00      	nop
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	40021000 	.word	0x40021000

0800aaac <RadioGetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800aaba:	231f      	movs	r3, #31
 800aabc:	e01f      	b.n	800aafe <RadioGetFskBandwidthRegValue+0x52>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800aabe:	2300      	movs	r3, #0
 800aac0:	73fb      	strb	r3, [r7, #15]
 800aac2:	e018      	b.n	800aaf6 <RadioGetFskBandwidthRegValue+0x4a>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
 800aac6:	4a11      	ldr	r2, [pc, #68]	; (800ab0c <RadioGetFskBandwidthRegValue+0x60>)
 800aac8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d30e      	bcc.n	800aaf0 <RadioGetFskBandwidthRegValue+0x44>
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
 800aad4:	3301      	adds	r3, #1
 800aad6:	4a0d      	ldr	r2, [pc, #52]	; (800ab0c <RadioGetFskBandwidthRegValue+0x60>)
 800aad8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d206      	bcs.n	800aaf0 <RadioGetFskBandwidthRegValue+0x44>
        {
            return FskBandwidths[i+1].RegValue;
 800aae2:	7bfb      	ldrb	r3, [r7, #15]
 800aae4:	3301      	adds	r3, #1
 800aae6:	4a09      	ldr	r2, [pc, #36]	; (800ab0c <RadioGetFskBandwidthRegValue+0x60>)
 800aae8:	00db      	lsls	r3, r3, #3
 800aaea:	4413      	add	r3, r2
 800aaec:	791b      	ldrb	r3, [r3, #4]
 800aaee:	e006      	b.n	800aafe <RadioGetFskBandwidthRegValue+0x52>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800aaf0:	7bfb      	ldrb	r3, [r7, #15]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	73fb      	strb	r3, [r7, #15]
 800aaf6:	7bfb      	ldrb	r3, [r7, #15]
 800aaf8:	2b14      	cmp	r3, #20
 800aafa:	d9e3      	bls.n	800aac4 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800aafc:	e7fe      	b.n	800aafc <RadioGetFskBandwidthRegValue+0x50>
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3714      	adds	r7, #20
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	08013940 	.word	0x08013940

0800ab10 <RadioInit>:

void RadioInit( RadioEvents_t *events )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800ab18:	4a14      	ldr	r2, [pc, #80]	; (800ab6c <RadioInit+0x5c>)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6013      	str	r3, [r2, #0]

    SX126xInit( );
 800ab1e:	f000 ff61 	bl	800b9e4 <SX126xInit>
    SX126xSetStandby( STDBY_RC );
 800ab22:	2000      	movs	r0, #0
 800ab24:	f001 f8ba 	bl	800bc9c <SX126xSetStandby>
    SX126xSetRegulatorMode( USE_DCDC );
 800ab28:	2001      	movs	r0, #1
 800ab2a:	f001 f9c0 	bl	800beae <SX126xSetRegulatorMode>

    SX126xSetBufferBaseAddress( 0x00, 0x00 );
 800ab2e:	2100      	movs	r1, #0
 800ab30:	2000      	movs	r0, #0
 800ab32:	f001 fc41 	bl	800c3b8 <SX126xSetBufferBaseAddress>
    SX126xSetTxParams( 0, RADIO_RAMP_200_US );
 800ab36:	2104      	movs	r1, #4
 800ab38:	2000      	movs	r0, #0
 800ab3a:	f001 fadf 	bl	800c0fc <SX126xSetTxParams>
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ab3e:	2300      	movs	r3, #0
 800ab40:	2200      	movs	r2, #0
 800ab42:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ab46:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ab4a:	f001 fa27 	bl	800bf9c <SX126xSetDioIrqParams>

    // Add registers to the retention list (4 is the maximum possible number)
    RadioAddRegisterToRetentionList( REG_RX_GAIN );
 800ab4e:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800ab52:	f000 fd10 	bl	800b576 <RadioAddRegisterToRetentionList>
    RadioAddRegisterToRetentionList( REG_TX_MODULATION );
 800ab56:	f640 0089 	movw	r0, #2185	; 0x889
 800ab5a:	f000 fd0c 	bl	800b576 <RadioAddRegisterToRetentionList>

    // Initialize driver timeout timers
   // TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
   // TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );

    IrqFired = false;
 800ab5e:	4b04      	ldr	r3, [pc, #16]	; (800ab70 <RadioInit+0x60>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	701a      	strb	r2, [r3, #0]
}
 800ab64:	bf00      	nop
 800ab66:	3708      	adds	r7, #8
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	20000560 	.word	0x20000560
 800ab70:	2000055b 	.word	0x2000055b

0800ab74 <RadioGetStatus>:

RadioState_t RadioGetStatus( void )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	af00      	add	r7, sp, #0
    switch( SX126xGetOperatingMode( ) )
 800ab78:	f7ff fd90 	bl	800a69c <SX126xGetOperatingMode>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b07      	cmp	r3, #7
 800ab80:	d00a      	beq.n	800ab98 <RadioGetStatus+0x24>
 800ab82:	2b07      	cmp	r3, #7
 800ab84:	dc0a      	bgt.n	800ab9c <RadioGetStatus+0x28>
 800ab86:	2b04      	cmp	r3, #4
 800ab88:	d002      	beq.n	800ab90 <RadioGetStatus+0x1c>
 800ab8a:	2b05      	cmp	r3, #5
 800ab8c:	d002      	beq.n	800ab94 <RadioGetStatus+0x20>
 800ab8e:	e005      	b.n	800ab9c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800ab90:	2302      	movs	r3, #2
 800ab92:	e004      	b.n	800ab9e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 800ab94:	2301      	movs	r3, #1
 800ab96:	e002      	b.n	800ab9e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 800ab98:	2303      	movs	r3, #3
 800ab9a:	e000      	b.n	800ab9e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800ab9c:	2300      	movs	r3, #0
    }
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	bd80      	pop	{r7, pc}
	...

0800aba4 <RadioSetModem>:

void RadioSetModem( RadioModems_t modem )
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	4603      	mov	r3, r0
 800abac:	71fb      	strb	r3, [r7, #7]
    switch( modem )
 800abae:	79fb      	ldrb	r3, [r7, #7]
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d006      	beq.n	800abc2 <RadioSetModem+0x1e>
    {
    default:
    case MODEM_FSK:
        SX126xSetPacketType( PACKET_TYPE_GFSK );
 800abb4:	2000      	movs	r0, #0
 800abb6:	f001 fa81 	bl	800c0bc <SX126xSetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        RadioPublicNetwork.Current = false;
 800abba:	4b0d      	ldr	r3, [pc, #52]	; (800abf0 <RadioSetModem+0x4c>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	705a      	strb	r2, [r3, #1]
        break;
 800abc0:	e012      	b.n	800abe8 <RadioSetModem+0x44>
    case MODEM_LORA:
        SX126xSetPacketType( PACKET_TYPE_LORA );
 800abc2:	2001      	movs	r0, #1
 800abc4:	f001 fa7a 	bl	800c0bc <SX126xSetPacketType>
        // Public/Private network register is reset when switching modems
        if( RadioPublicNetwork.Current != RadioPublicNetwork.Previous )
 800abc8:	4b09      	ldr	r3, [pc, #36]	; (800abf0 <RadioSetModem+0x4c>)
 800abca:	785a      	ldrb	r2, [r3, #1]
 800abcc:	4b08      	ldr	r3, [pc, #32]	; (800abf0 <RadioSetModem+0x4c>)
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d008      	beq.n	800abe6 <RadioSetModem+0x42>
        {
            RadioPublicNetwork.Current = RadioPublicNetwork.Previous;
 800abd4:	4b06      	ldr	r3, [pc, #24]	; (800abf0 <RadioSetModem+0x4c>)
 800abd6:	781a      	ldrb	r2, [r3, #0]
 800abd8:	4b05      	ldr	r3, [pc, #20]	; (800abf0 <RadioSetModem+0x4c>)
 800abda:	705a      	strb	r2, [r3, #1]
            RadioSetPublicNetwork( RadioPublicNetwork.Current );
 800abdc:	4b04      	ldr	r3, [pc, #16]	; (800abf0 <RadioSetModem+0x4c>)
 800abde:	785b      	ldrb	r3, [r3, #1]
 800abe0:	4618      	mov	r0, r3
 800abe2:	f000 fdbf 	bl	800b764 <RadioSetPublicNetwork>
        }
        break;
 800abe6:	bf00      	nop
    }
}
 800abe8:	bf00      	nop
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}
 800abf0:	2000055c 	.word	0x2000055c

0800abf4 <RadioSetChannel>:

void RadioSetChannel( uint32_t freq )
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
    SX126xSetRfFrequency( freq );
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f001 fa2b 	bl	800c058 <SX126xSetRfFrequency>
}
 800ac02:	bf00      	nop
 800ac04:	3708      	adds	r7, #8
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <RadioIsChannelFree>:

bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b090      	sub	sp, #64	; 0x40
 800ac0e:	af0a      	add	r7, sp, #40	; 0x28
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	603b      	str	r3, [r7, #0]
 800ac16:	4613      	mov	r3, r2
 800ac18:	80fb      	strh	r3, [r7, #6]
    bool     status           = true;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	75fb      	strb	r3, [r7, #23]
//   int16_t  rssi             = 0;
//    uint32_t carrierSenseTime = 0;

    RadioSetModem( MODEM_FSK );
 800ac1e:	2000      	movs	r0, #0
 800ac20:	f7ff ffc0 	bl	800aba4 <RadioSetModem>

    RadioSetChannel( freq );
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f7ff ffe5 	bl	800abf4 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac2e:	2300      	movs	r3, #0
 800ac30:	9308      	str	r3, [sp, #32]
 800ac32:	2300      	movs	r3, #0
 800ac34:	9307      	str	r3, [sp, #28]
 800ac36:	2300      	movs	r3, #0
 800ac38:	9306      	str	r3, [sp, #24]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	9305      	str	r3, [sp, #20]
 800ac3e:	2300      	movs	r3, #0
 800ac40:	9304      	str	r3, [sp, #16]
 800ac42:	2300      	movs	r3, #0
 800ac44:	9303      	str	r3, [sp, #12]
 800ac46:	2300      	movs	r3, #0
 800ac48:	9302      	str	r3, [sp, #8]
 800ac4a:	2303      	movs	r3, #3
 800ac4c:	9301      	str	r3, [sp, #4]
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	9300      	str	r3, [sp, #0]
 800ac52:	2300      	movs	r3, #0
 800ac54:	f44f 7216 	mov.w	r2, #600	; 0x258
 800ac58:	68b9      	ldr	r1, [r7, #8]
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	f000 f824 	bl	800aca8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800ac60:	2000      	movs	r0, #0
 800ac62:	f000 fc33 	bl	800b4cc <RadioRx>

    DelayMs( 1 );
 800ac66:	2001      	movs	r0, #1
 800ac68:	f7ff fc8e 	bl	800a588 <DelayMs>
            break;
        }
    }

 */
    RadioSleep( );
 800ac6c:	f000 fc14 	bl	800b498 <RadioSleep>
    return status;
 800ac70:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3718      	adds	r7, #24
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}

0800ac7a <RadioRandom>:

uint32_t RadioRandom( void )
{
 800ac7a:	b580      	push	{r7, lr}
 800ac7c:	b082      	sub	sp, #8
 800ac7e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800ac80:	2300      	movs	r3, #0
 800ac82:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 800ac84:	2001      	movs	r0, #1
 800ac86:	f7ff ff8d 	bl	800aba4 <RadioSetModem>

    // Disable LoRa modem interrupts
    SX126xSetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	2100      	movs	r1, #0
 800ac90:	2000      	movs	r0, #0
 800ac92:	f001 f983 	bl	800bf9c <SX126xSetDioIrqParams>

    rnd = SX126xGetRandom( );
 800ac96:	f000 ff84 	bl	800bba2 <SX126xGetRandom>
 800ac9a:	6078      	str	r0, [r7, #4]

    return rnd;
 800ac9c:	687b      	ldr	r3, [r7, #4]
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3708      	adds	r7, #8
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
	...

0800aca8 <RadioSetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b086      	sub	sp, #24
 800acac:	af00      	add	r7, sp, #0
 800acae:	60b9      	str	r1, [r7, #8]
 800acb0:	607a      	str	r2, [r7, #4]
 800acb2:	461a      	mov	r2, r3
 800acb4:	4603      	mov	r3, r0
 800acb6:	73fb      	strb	r3, [r7, #15]
 800acb8:	4613      	mov	r3, r2
 800acba:	73bb      	strb	r3, [r7, #14]

    RxContinuous = rxContinuous;
 800acbc:	4a93      	ldr	r2, [pc, #588]	; (800af0c <RadioSetRxConfig+0x264>)
 800acbe:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800acc2:	7013      	strb	r3, [r2, #0]
    if( rxContinuous == true )
 800acc4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d001      	beq.n	800acd0 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 800accc:	2300      	movs	r3, #0
 800acce:	853b      	strh	r3, [r7, #40]	; 0x28
    }
    if( fixLen == true )
 800acd0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d004      	beq.n	800ace2 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800acd8:	4a8d      	ldr	r2, [pc, #564]	; (800af10 <RadioSetRxConfig+0x268>)
 800acda:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800acde:	7013      	strb	r3, [r2, #0]
 800ace0:	e002      	b.n	800ace8 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800ace2:	4b8b      	ldr	r3, [pc, #556]	; (800af10 <RadioSetRxConfig+0x268>)
 800ace4:	22ff      	movs	r2, #255	; 0xff
 800ace6:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800ace8:	7bfb      	ldrb	r3, [r7, #15]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d002      	beq.n	800acf4 <RadioSetRxConfig+0x4c>
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d071      	beq.n	800add6 <RadioSetRxConfig+0x12e>
            // Timeout Max, Timeout handled directly in SetRx function
            RxTimeout = 0xFFFF;

            break;
    }
}
 800acf2:	e106      	b.n	800af02 <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 800acf4:	2000      	movs	r0, #0
 800acf6:	f001 f88c 	bl	800be12 <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800acfa:	4b86      	ldr	r3, [pc, #536]	; (800af14 <RadioSetRxConfig+0x26c>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 800ad02:	4a84      	ldr	r2, [pc, #528]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	62d3      	str	r3, [r2, #44]	; 0x2c
            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800ad08:	4b82      	ldr	r3, [pc, #520]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad0a:	220b      	movs	r2, #11
 800ad0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	005b      	lsls	r3, r3, #1
 800ad14:	4618      	mov	r0, r3
 800ad16:	f7ff fec9 	bl	800aaac <RadioGetFskBandwidthRegValue>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	4b7d      	ldr	r3, [pc, #500]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800ad24:	4b7b      	ldr	r3, [pc, #492]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad26:	2200      	movs	r2, #0
 800ad28:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800ad2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad2c:	00db      	lsls	r3, r3, #3
 800ad2e:	b29a      	uxth	r2, r3
 800ad30:	4b78      	ldr	r3, [pc, #480]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad32:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800ad34:	4b77      	ldr	r3, [pc, #476]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad36:	2204      	movs	r2, #4
 800ad38:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800ad3a:	4b76      	ldr	r3, [pc, #472]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad3c:	2218      	movs	r2, #24
 800ad3e:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800ad40:	4b74      	ldr	r3, [pc, #464]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad42:	2200      	movs	r2, #0
 800ad44:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800ad46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ad4a:	f083 0301 	eor.w	r3, r3, #1
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	461a      	mov	r2, r3
 800ad52:	4b70      	ldr	r3, [pc, #448]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad54:	71da      	strb	r2, [r3, #7]
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800ad56:	4b6e      	ldr	r3, [pc, #440]	; (800af10 <RadioSetRxConfig+0x268>)
 800ad58:	781a      	ldrb	r2, [r3, #0]
 800ad5a:	4b6e      	ldr	r3, [pc, #440]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad5c:	721a      	strb	r2, [r3, #8]
            if( crcOn == true )
 800ad5e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d003      	beq.n	800ad6e <RadioSetRxConfig+0xc6>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800ad66:	4b6b      	ldr	r3, [pc, #428]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad68:	22f2      	movs	r2, #242	; 0xf2
 800ad6a:	725a      	strb	r2, [r3, #9]
 800ad6c:	e002      	b.n	800ad74 <RadioSetRxConfig+0xcc>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800ad6e:	4b69      	ldr	r3, [pc, #420]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad70:	2201      	movs	r2, #1
 800ad72:	725a      	strb	r2, [r3, #9]
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800ad74:	4b67      	ldr	r3, [pc, #412]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad76:	2201      	movs	r2, #1
 800ad78:	729a      	strb	r2, [r3, #10]
            RadioStandby( );
 800ad7a:	f000 fba0 	bl	800b4be <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ad7e:	4b65      	ldr	r3, [pc, #404]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	bf14      	ite	ne
 800ad88:	2301      	movne	r3, #1
 800ad8a:	2300      	moveq	r3, #0
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7ff ff08 	bl	800aba4 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800ad94:	4860      	ldr	r0, [pc, #384]	; (800af18 <RadioSetRxConfig+0x270>)
 800ad96:	f001 fa0f 	bl	800c1b8 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800ad9a:	485e      	ldr	r0, [pc, #376]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ad9c:	f001 fa7e 	bl	800c29c <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800ada0:	4a5e      	ldr	r2, [pc, #376]	; (800af1c <RadioSetRxConfig+0x274>)
 800ada2:	f107 0310 	add.w	r3, r7, #16
 800ada6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800adaa:	e883 0003 	stmia.w	r3, {r0, r1}
 800adae:	f107 0310 	add.w	r3, r7, #16
 800adb2:	4618      	mov	r0, r3
 800adb4:	f000 fe73 	bl	800ba9e <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 800adb8:	f240 10ff 	movw	r0, #511	; 0x1ff
 800adbc:	f000 febe 	bl	800bb3c <SX126xSetWhiteningSeed>
            RxTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800adc0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800adc2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800adc6:	fb03 f202 	mul.w	r2, r3, r2
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	fbb2 f3f3 	udiv	r3, r2, r3
 800add0:	4a53      	ldr	r2, [pc, #332]	; (800af20 <RadioSetRxConfig+0x278>)
 800add2:	6013      	str	r3, [r2, #0]
            break;
 800add4:	e095      	b.n	800af02 <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 800add6:	2000      	movs	r0, #0
 800add8:	f001 f81b 	bl	800be12 <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800addc:	4b4d      	ldr	r3, [pc, #308]	; (800af14 <RadioSetRxConfig+0x26c>)
 800adde:	2201      	movs	r2, #1
 800ade0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	b2da      	uxtb	r2, r3
 800ade8:	4b4a      	ldr	r3, [pc, #296]	; (800af14 <RadioSetRxConfig+0x26c>)
 800adea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800adee:	4a4d      	ldr	r2, [pc, #308]	; (800af24 <RadioSetRxConfig+0x27c>)
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	4413      	add	r3, r2
 800adf4:	781a      	ldrb	r2, [r3, #0]
 800adf6:	4b47      	ldr	r3, [pc, #284]	; (800af14 <RadioSetRxConfig+0x26c>)
 800adf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800adfc:	4a45      	ldr	r2, [pc, #276]	; (800af14 <RadioSetRxConfig+0x26c>)
 800adfe:	7bbb      	ldrb	r3, [r7, #14]
 800ae00:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d105      	bne.n	800ae16 <RadioSetRxConfig+0x16e>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2b0b      	cmp	r3, #11
 800ae0e:	d008      	beq.n	800ae22 <RadioSetRxConfig+0x17a>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2b0c      	cmp	r3, #12
 800ae14:	d005      	beq.n	800ae22 <RadioSetRxConfig+0x17a>
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d107      	bne.n	800ae2c <RadioSetRxConfig+0x184>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2b0c      	cmp	r3, #12
 800ae20:	d104      	bne.n	800ae2c <RadioSetRxConfig+0x184>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800ae22:	4b3c      	ldr	r3, [pc, #240]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae24:	2201      	movs	r2, #1
 800ae26:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800ae2a:	e003      	b.n	800ae34 <RadioSetRxConfig+0x18c>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800ae2c:	4b39      	ldr	r3, [pc, #228]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae2e:	2200      	movs	r2, #0
 800ae30:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ae34:	4b37      	ldr	r3, [pc, #220]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae36:	2201      	movs	r2, #1
 800ae38:	701a      	strb	r2, [r3, #0]
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae3a:	4b36      	ldr	r3, [pc, #216]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae3c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae40:	2b05      	cmp	r3, #5
 800ae42:	d004      	beq.n	800ae4e <RadioSetRxConfig+0x1a6>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800ae44:	4b33      	ldr	r3, [pc, #204]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae4a:	2b06      	cmp	r3, #6
 800ae4c:	d10a      	bne.n	800ae64 <RadioSetRxConfig+0x1bc>
                if( preambleLen < 12 )
 800ae4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae50:	2b0b      	cmp	r3, #11
 800ae52:	d803      	bhi.n	800ae5c <RadioSetRxConfig+0x1b4>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 800ae54:	4b2f      	ldr	r3, [pc, #188]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae56:	220c      	movs	r2, #12
 800ae58:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 800ae5a:	e006      	b.n	800ae6a <RadioSetRxConfig+0x1c2>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae5c:	4a2d      	ldr	r2, [pc, #180]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae60:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 800ae62:	e002      	b.n	800ae6a <RadioSetRxConfig+0x1c2>
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae64:	4a2b      	ldr	r2, [pc, #172]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae68:	8193      	strh	r3, [r2, #12]
            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800ae6a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800ae6e:	4b29      	ldr	r3, [pc, #164]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae70:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800ae72:	4b27      	ldr	r3, [pc, #156]	; (800af10 <RadioSetRxConfig+0x268>)
 800ae74:	781a      	ldrb	r2, [r3, #0]
 800ae76:	4b27      	ldr	r3, [pc, #156]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae78:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800ae7a:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800ae7e:	4b25      	ldr	r3, [pc, #148]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae80:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800ae82:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 800ae86:	4b23      	ldr	r3, [pc, #140]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae88:	745a      	strb	r2, [r3, #17]
            RadioStandby( );
 800ae8a:	f000 fb18 	bl	800b4be <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ae8e:	4b21      	ldr	r3, [pc, #132]	; (800af14 <RadioSetRxConfig+0x26c>)
 800ae90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	bf14      	ite	ne
 800ae98:	2301      	movne	r3, #1
 800ae9a:	2300      	moveq	r3, #0
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7ff fe80 	bl	800aba4 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800aea4:	481c      	ldr	r0, [pc, #112]	; (800af18 <RadioSetRxConfig+0x270>)
 800aea6:	f001 f987 	bl	800c1b8 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800aeaa:	481a      	ldr	r0, [pc, #104]	; (800af14 <RadioSetRxConfig+0x26c>)
 800aeac:	f001 f9f6 	bl	800c29c <SX126xSetPacketParams>
            SX126xSetLoRaSymbNumTimeout( symbTimeout );
 800aeb0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800aeb2:	b2db      	uxtb	r3, r3
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f000 ffbb 	bl	800be30 <SX126xSetLoRaSymbNumTimeout>
            if( SX126x.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800aeba:	4b16      	ldr	r3, [pc, #88]	; (800af14 <RadioSetRxConfig+0x26c>)
 800aebc:	7c5b      	ldrb	r3, [r3, #17]
 800aebe:	2b01      	cmp	r3, #1
 800aec0:	d10d      	bne.n	800aede <RadioSetRxConfig+0x236>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) & ~( 1 << 2 ) );
 800aec2:	f240 7036 	movw	r0, #1846	; 0x736
 800aec6:	f7ff fd3b 	bl	800a940 <SX126xReadRegister>
 800aeca:	4603      	mov	r3, r0
 800aecc:	f023 0304 	bic.w	r3, r3, #4
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	4619      	mov	r1, r3
 800aed4:	f240 7036 	movw	r0, #1846	; 0x736
 800aed8:	f7ff fce2 	bl	800a8a0 <SX126xWriteRegister>
 800aedc:	e00c      	b.n	800aef8 <RadioSetRxConfig+0x250>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) | ( 1 << 2 ) );
 800aede:	f240 7036 	movw	r0, #1846	; 0x736
 800aee2:	f7ff fd2d 	bl	800a940 <SX126xReadRegister>
 800aee6:	4603      	mov	r3, r0
 800aee8:	f043 0304 	orr.w	r3, r3, #4
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	4619      	mov	r1, r3
 800aef0:	f240 7036 	movw	r0, #1846	; 0x736
 800aef4:	f7ff fcd4 	bl	800a8a0 <SX126xWriteRegister>
            RxTimeout = 0xFFFF;
 800aef8:	4b09      	ldr	r3, [pc, #36]	; (800af20 <RadioSetRxConfig+0x278>)
 800aefa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aefe:	601a      	str	r2, [r3, #0]
            break;
 800af00:	bf00      	nop
}
 800af02:	bf00      	nop
 800af04:	3718      	adds	r7, #24
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}
 800af0a:	bf00      	nop
 800af0c:	20000444 	.word	0x20000444
 800af10:	2000000a 	.word	0x2000000a
 800af14:	20000564 	.word	0x20000564
 800af18:	2000058c 	.word	0x2000058c
 800af1c:	08013328 	.word	0x08013328
 800af20:	20000440 	.word	0x20000440
 800af24:	080139f0 	.word	0x080139f0

0800af28 <RadioSetTxConfig>:
void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60ba      	str	r2, [r7, #8]
 800af30:	607b      	str	r3, [r7, #4]
 800af32:	4603      	mov	r3, r0
 800af34:	73fb      	strb	r3, [r7, #15]
 800af36:	460b      	mov	r3, r1
 800af38:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d002      	beq.n	800af46 <RadioSetTxConfig+0x1e>
 800af40:	2b01      	cmp	r3, #1
 800af42:	d063      	beq.n	800b00c <RadioSetTxConfig+0xe4>
 800af44:	e0ce      	b.n	800b0e4 <RadioSetTxConfig+0x1bc>
    {
        case MODEM_FSK:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800af46:	4b7f      	ldr	r3, [pc, #508]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af48:	2200      	movs	r2, #0
 800af4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 800af4e:	4a7d      	ldr	r2, [pc, #500]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af50:	6a3b      	ldr	r3, [r7, #32]
 800af52:	62d3      	str	r3, [r2, #44]	; 0x2c

            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800af54:	4b7b      	ldr	r3, [pc, #492]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af56:	220b      	movs	r2, #11
 800af58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	005b      	lsls	r3, r3, #1
 800af60:	4618      	mov	r0, r3
 800af62:	f7ff fda3 	bl	800aaac <RadioGetFskBandwidthRegValue>
 800af66:	4603      	mov	r3, r0
 800af68:	461a      	mov	r2, r3
 800af6a:	4b76      	ldr	r3, [pc, #472]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.ModulationParams.Params.Gfsk.Fdev = fdev;
 800af70:	4a74      	ldr	r2, [pc, #464]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	6313      	str	r3, [r2, #48]	; 0x30

            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800af76:	4b73      	ldr	r3, [pc, #460]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af78:	2200      	movs	r2, #0
 800af7a:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800af7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800af7e:	00db      	lsls	r3, r3, #3
 800af80:	b29a      	uxth	r2, r3
 800af82:	4b70      	ldr	r3, [pc, #448]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af84:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800af86:	4b6f      	ldr	r3, [pc, #444]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af88:	2204      	movs	r2, #4
 800af8a:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800af8c:	4b6d      	ldr	r3, [pc, #436]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af8e:	2218      	movs	r2, #24
 800af90:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800af92:	4b6c      	ldr	r3, [pc, #432]	; (800b144 <RadioSetTxConfig+0x21c>)
 800af94:	2200      	movs	r2, #0
 800af96:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800af98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800af9c:	f083 0301 	eor.w	r3, r3, #1
 800afa0:	b2db      	uxtb	r3, r3
 800afa2:	461a      	mov	r2, r3
 800afa4:	4b67      	ldr	r3, [pc, #412]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afa6:	71da      	strb	r2, [r3, #7]

            if( crcOn == true )
 800afa8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800afac:	2b00      	cmp	r3, #0
 800afae:	d003      	beq.n	800afb8 <RadioSetTxConfig+0x90>
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800afb0:	4b64      	ldr	r3, [pc, #400]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afb2:	22f2      	movs	r2, #242	; 0xf2
 800afb4:	725a      	strb	r2, [r3, #9]
 800afb6:	e002      	b.n	800afbe <RadioSetTxConfig+0x96>
            }
            else
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800afb8:	4b62      	ldr	r3, [pc, #392]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afba:	2201      	movs	r2, #1
 800afbc:	725a      	strb	r2, [r3, #9]
            }
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800afbe:	4b61      	ldr	r3, [pc, #388]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afc0:	2201      	movs	r2, #1
 800afc2:	729a      	strb	r2, [r3, #10]

            RadioStandby( );
 800afc4:	f000 fa7b 	bl	800b4be <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800afc8:	4b5e      	ldr	r3, [pc, #376]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afce:	2b00      	cmp	r3, #0
 800afd0:	bf14      	ite	ne
 800afd2:	2301      	movne	r3, #1
 800afd4:	2300      	moveq	r3, #0
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	4618      	mov	r0, r3
 800afda:	f7ff fde3 	bl	800aba4 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800afde:	485a      	ldr	r0, [pc, #360]	; (800b148 <RadioSetTxConfig+0x220>)
 800afe0:	f001 f8ea 	bl	800c1b8 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800afe4:	4857      	ldr	r0, [pc, #348]	; (800b144 <RadioSetTxConfig+0x21c>)
 800afe6:	f001 f959 	bl	800c29c <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800afea:	4a58      	ldr	r2, [pc, #352]	; (800b14c <RadioSetTxConfig+0x224>)
 800afec:	f107 0310 	add.w	r3, r7, #16
 800aff0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aff4:	e883 0003 	stmia.w	r3, {r0, r1}
 800aff8:	f107 0310 	add.w	r3, r7, #16
 800affc:	4618      	mov	r0, r3
 800affe:	f000 fd4e 	bl	800ba9e <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 800b002:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b006:	f000 fd99 	bl	800bb3c <SX126xSetWhiteningSeed>
            break;
 800b00a:	e06b      	b.n	800b0e4 <RadioSetTxConfig+0x1bc>

        case MODEM_LORA:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800b00c:	4b4d      	ldr	r3, [pc, #308]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b00e:	2201      	movs	r2, #1
 800b010:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800b014:	6a3b      	ldr	r3, [r7, #32]
 800b016:	b2da      	uxtb	r2, r3
 800b018:	4b4a      	ldr	r3, [pc, #296]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b01a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800b01e:	4a4c      	ldr	r2, [pc, #304]	; (800b150 <RadioSetTxConfig+0x228>)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4413      	add	r3, r2
 800b024:	781a      	ldrb	r2, [r3, #0]
 800b026:	4b47      	ldr	r3, [pc, #284]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b028:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800b02c:	4a45      	ldr	r2, [pc, #276]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b02e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b032:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a

            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d105      	bne.n	800b048 <RadioSetTxConfig+0x120>
 800b03c:	6a3b      	ldr	r3, [r7, #32]
 800b03e:	2b0b      	cmp	r3, #11
 800b040:	d008      	beq.n	800b054 <RadioSetTxConfig+0x12c>
 800b042:	6a3b      	ldr	r3, [r7, #32]
 800b044:	2b0c      	cmp	r3, #12
 800b046:	d005      	beq.n	800b054 <RadioSetTxConfig+0x12c>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d107      	bne.n	800b05e <RadioSetTxConfig+0x136>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	2b0c      	cmp	r3, #12
 800b052:	d104      	bne.n	800b05e <RadioSetTxConfig+0x136>
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800b054:	4b3b      	ldr	r3, [pc, #236]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b056:	2201      	movs	r2, #1
 800b058:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800b05c:	e003      	b.n	800b066 <RadioSetTxConfig+0x13e>
            }
            else
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800b05e:	4b39      	ldr	r3, [pc, #228]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b060:	2200      	movs	r2, #0
 800b062:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            }

            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 800b066:	4b37      	ldr	r3, [pc, #220]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b068:	2201      	movs	r2, #1
 800b06a:	701a      	strb	r2, [r3, #0]

            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b06c:	4b35      	ldr	r3, [pc, #212]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b06e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b072:	2b05      	cmp	r3, #5
 800b074:	d004      	beq.n	800b080 <RadioSetTxConfig+0x158>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800b076:	4b33      	ldr	r3, [pc, #204]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b078:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b07c:	2b06      	cmp	r3, #6
 800b07e:	d10a      	bne.n	800b096 <RadioSetTxConfig+0x16e>
            {
                if( preambleLen < 12 )
 800b080:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b082:	2b0b      	cmp	r3, #11
 800b084:	d803      	bhi.n	800b08e <RadioSetTxConfig+0x166>
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 800b086:	4b2f      	ldr	r3, [pc, #188]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b088:	220c      	movs	r2, #12
 800b08a:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 800b08c:	e006      	b.n	800b09c <RadioSetTxConfig+0x174>
                }
                else
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b08e:	4a2d      	ldr	r2, [pc, #180]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b090:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b092:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 800b094:	e002      	b.n	800b09c <RadioSetTxConfig+0x174>
                }
            }
            else
            {
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b096:	4a2b      	ldr	r2, [pc, #172]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b098:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b09a:	8193      	strh	r3, [r2, #12]
            }

            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800b09c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800b0a0:	4b28      	ldr	r3, [pc, #160]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0a2:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800b0a4:	4b2b      	ldr	r3, [pc, #172]	; (800b154 <RadioSetTxConfig+0x22c>)
 800b0a6:	781a      	ldrb	r2, [r3, #0]
 800b0a8:	4b26      	ldr	r3, [pc, #152]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0aa:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800b0ac:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b0b0:	4b24      	ldr	r3, [pc, #144]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0b2:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800b0b4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800b0b8:	4b22      	ldr	r3, [pc, #136]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0ba:	745a      	strb	r2, [r3, #17]

            RadioStandby( );
 800b0bc:	f000 f9ff 	bl	800b4be <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b0c0:	4b20      	ldr	r3, [pc, #128]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	bf14      	ite	ne
 800b0ca:	2301      	movne	r3, #1
 800b0cc:	2300      	moveq	r3, #0
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7ff fd67 	bl	800aba4 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800b0d6:	481c      	ldr	r0, [pc, #112]	; (800b148 <RadioSetTxConfig+0x220>)
 800b0d8:	f001 f86e 	bl	800c1b8 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 800b0dc:	4819      	ldr	r0, [pc, #100]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0de:	f001 f8dd 	bl	800c29c <SX126xSetPacketParams>
            break;
 800b0e2:	bf00      	nop
    }

    // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1
    if( ( modem == MODEM_LORA ) && ( SX126x.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d112      	bne.n	800b110 <RadioSetTxConfig+0x1e8>
 800b0ea:	4b16      	ldr	r3, [pc, #88]	; (800b144 <RadioSetTxConfig+0x21c>)
 800b0ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0f0:	2b06      	cmp	r3, #6
 800b0f2:	d10d      	bne.n	800b110 <RadioSetTxConfig+0x1e8>
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) & ~( 1 << 2 ) );
 800b0f4:	f640 0089 	movw	r0, #2185	; 0x889
 800b0f8:	f7ff fc22 	bl	800a940 <SX126xReadRegister>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	f023 0304 	bic.w	r3, r3, #4
 800b102:	b2db      	uxtb	r3, r3
 800b104:	4619      	mov	r1, r3
 800b106:	f640 0089 	movw	r0, #2185	; 0x889
 800b10a:	f7ff fbc9 	bl	800a8a0 <SX126xWriteRegister>
 800b10e:	e00c      	b.n	800b12a <RadioSetTxConfig+0x202>
    }
    else
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) | ( 1 << 2 ) );
 800b110:	f640 0089 	movw	r0, #2185	; 0x889
 800b114:	f7ff fc14 	bl	800a940 <SX126xReadRegister>
 800b118:	4603      	mov	r3, r0
 800b11a:	f043 0304 	orr.w	r3, r3, #4
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	4619      	mov	r1, r3
 800b122:	f640 0089 	movw	r0, #2185	; 0x889
 800b126:	f7ff fbbb 	bl	800a8a0 <SX126xWriteRegister>
    }
    // WORKAROUND END

    SX126xSetRfTxPower( power );
 800b12a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b12e:	4618      	mov	r0, r3
 800b130:	f7ff fc84 	bl	800aa3c <SX126xSetRfTxPower>
    TxTimeout = timeout;
 800b134:	4a08      	ldr	r2, [pc, #32]	; (800b158 <RadioSetTxConfig+0x230>)
 800b136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b138:	6013      	str	r3, [r2, #0]
}
 800b13a:	bf00      	nop
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	20000564 	.word	0x20000564
 800b148:	2000058c 	.word	0x2000058c
 800b14c:	08013328 	.word	0x08013328
 800b150:	080139f0 	.word	0x080139f0
 800b154:	2000000a 	.word	0x2000000a
 800b158:	2000043c 	.word	0x2000043c

0800b15c <RadioCheckRfFrequency>:

bool RadioCheckRfFrequency( uint32_t frequency )
{
 800b15c:	b480      	push	{r7}
 800b15e:	b083      	sub	sp, #12
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
    return true;
 800b164:	2301      	movs	r3, #1
}
 800b166:	4618      	mov	r0, r3
 800b168:	370c      	adds	r7, #12
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr
	...

0800b174 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800b174:	b480      	push	{r7}
 800b176:	b085      	sub	sp, #20
 800b178:	af00      	add	r7, sp, #0
 800b17a:	4603      	mov	r3, r0
 800b17c:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800b17e:	2300      	movs	r3, #0
 800b180:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800b182:	79fb      	ldrb	r3, [r7, #7]
 800b184:	2b0a      	cmp	r3, #10
 800b186:	d83e      	bhi.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
 800b188:	a201      	add	r2, pc, #4	; (adr r2, 800b190 <RadioGetLoRaBandwidthInHz+0x1c>)
 800b18a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b18e:	bf00      	nop
 800b190:	0800b1bd 	.word	0x0800b1bd
 800b194:	0800b1cd 	.word	0x0800b1cd
 800b198:	0800b1dd 	.word	0x0800b1dd
 800b19c:	0800b1ed 	.word	0x0800b1ed
 800b1a0:	0800b1f5 	.word	0x0800b1f5
 800b1a4:	0800b1fb 	.word	0x0800b1fb
 800b1a8:	0800b201 	.word	0x0800b201
 800b1ac:	0800b207 	.word	0x0800b207
 800b1b0:	0800b1c5 	.word	0x0800b1c5
 800b1b4:	0800b1d5 	.word	0x0800b1d5
 800b1b8:	0800b1e5 	.word	0x0800b1e5
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800b1bc:	f641 6384 	movw	r3, #7812	; 0x1e84
 800b1c0:	60fb      	str	r3, [r7, #12]
        break;
 800b1c2:	e020      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800b1c4:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800b1c8:	60fb      	str	r3, [r7, #12]
        break;
 800b1ca:	e01c      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800b1cc:	f643 5309 	movw	r3, #15625	; 0x3d09
 800b1d0:	60fb      	str	r3, [r7, #12]
        break;
 800b1d2:	e018      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800b1d4:	f245 1361 	movw	r3, #20833	; 0x5161
 800b1d8:	60fb      	str	r3, [r7, #12]
        break;
 800b1da:	e014      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800b1dc:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b1e0:	60fb      	str	r3, [r7, #12]
        break;
 800b1e2:	e010      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800b1e4:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800b1e8:	60fb      	str	r3, [r7, #12]
        break;
 800b1ea:	e00c      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800b1ec:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b1f0:	60fb      	str	r3, [r7, #12]
        break;
 800b1f2:	e008      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800b1f4:	4b07      	ldr	r3, [pc, #28]	; (800b214 <RadioGetLoRaBandwidthInHz+0xa0>)
 800b1f6:	60fb      	str	r3, [r7, #12]
        break;
 800b1f8:	e005      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800b1fa:	4b07      	ldr	r3, [pc, #28]	; (800b218 <RadioGetLoRaBandwidthInHz+0xa4>)
 800b1fc:	60fb      	str	r3, [r7, #12]
        break;
 800b1fe:	e002      	b.n	800b206 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800b200:	4b06      	ldr	r3, [pc, #24]	; (800b21c <RadioGetLoRaBandwidthInHz+0xa8>)
 800b202:	60fb      	str	r3, [r7, #12]
        break;
 800b204:	bf00      	nop
    }

    return bandwidthInHz;
 800b206:	68fb      	ldr	r3, [r7, #12]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3714      	adds	r7, #20
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr
 800b214:	0001e848 	.word	0x0001e848
 800b218:	0003d090 	.word	0x0003d090
 800b21c:	0007a120 	.word	0x0007a120

0800b220 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b220:	b480      	push	{r7}
 800b222:	b085      	sub	sp, #20
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	4608      	mov	r0, r1
 800b22a:	4611      	mov	r1, r2
 800b22c:	461a      	mov	r2, r3
 800b22e:	4603      	mov	r3, r0
 800b230:	70fb      	strb	r3, [r7, #3]
 800b232:	460b      	mov	r3, r1
 800b234:	803b      	strh	r3, [r7, #0]
 800b236:	4613      	mov	r3, r2
 800b238:	70bb      	strb	r3, [r7, #2]
    const RadioAddressComp_t addrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800b23a:	2300      	movs	r3, #0
 800b23c:	73fb      	strb	r3, [r7, #15]
    const uint8_t syncWordLength = 3;
 800b23e:	2303      	movs	r3, #3
 800b240:	73bb      	strb	r3, [r7, #14]

    return ( preambleLen << 3 ) +
 800b242:	883b      	ldrh	r3, [r7, #0]
 800b244:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800b246:	78ba      	ldrb	r2, [r7, #2]
 800b248:	f082 0201 	eor.w	r2, r2, #1
 800b24c:	b2d2      	uxtb	r2, r2
 800b24e:	2a00      	cmp	r2, #0
 800b250:	d001      	beq.n	800b256 <RadioGetGfskTimeOnAirNumerator+0x36>
 800b252:	2208      	movs	r2, #8
 800b254:	e000      	b.n	800b258 <RadioGetGfskTimeOnAirNumerator+0x38>
 800b256:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800b258:	441a      	add	r2, r3
             ( syncWordLength << 3 ) +
 800b25a:	7bbb      	ldrb	r3, [r7, #14]
 800b25c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 800b25e:	441a      	add	r2, r3
             ( ( payloadLen +
 800b260:	7e3b      	ldrb	r3, [r7, #24]
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 800b262:	7bf9      	ldrb	r1, [r7, #15]
 800b264:	2900      	cmp	r1, #0
 800b266:	bf14      	ite	ne
 800b268:	2101      	movne	r1, #1
 800b26a:	2100      	moveq	r1, #0
 800b26c:	b2c9      	uxtb	r1, r1
             ( ( payloadLen +
 800b26e:	440b      	add	r3, r1
               ( ( crcOn == true ) ? 2 : 0 ) 
 800b270:	7f39      	ldrb	r1, [r7, #28]
 800b272:	2900      	cmp	r1, #0
 800b274:	d001      	beq.n	800b27a <RadioGetGfskTimeOnAirNumerator+0x5a>
 800b276:	2102      	movs	r1, #2
 800b278:	e000      	b.n	800b27c <RadioGetGfskTimeOnAirNumerator+0x5c>
 800b27a:	2100      	movs	r1, #0
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 800b27c:	440b      	add	r3, r1
               ) << 3 
 800b27e:	00db      	lsls	r3, r3, #3
             ( syncWordLength << 3 ) +
 800b280:	4413      	add	r3, r2
             );
}
 800b282:	4618      	mov	r0, r3
 800b284:	3714      	adds	r7, #20
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr

0800b28e <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b28e:	b480      	push	{r7}
 800b290:	b08b      	sub	sp, #44	; 0x2c
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	4611      	mov	r1, r2
 800b29a:	461a      	mov	r2, r3
 800b29c:	460b      	mov	r3, r1
 800b29e:	71fb      	strb	r3, [r7, #7]
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800b2a4:	79fb      	ldrb	r3, [r7, #7]
 800b2a6:	3304      	adds	r3, #4
 800b2a8:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	2b05      	cmp	r3, #5
 800b2b4:	d002      	beq.n	800b2bc <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	2b06      	cmp	r3, #6
 800b2ba:	d104      	bne.n	800b2c6 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800b2bc:	88bb      	ldrh	r3, [r7, #4]
 800b2be:	2b0b      	cmp	r3, #11
 800b2c0:	d801      	bhi.n	800b2c6 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800b2c2:	230c      	movs	r3, #12
 800b2c4:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d105      	bne.n	800b2d8 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	2b0b      	cmp	r3, #11
 800b2d0:	d008      	beq.n	800b2e4 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	2b0c      	cmp	r3, #12
 800b2d6:	d005      	beq.n	800b2e4 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2b01      	cmp	r3, #1
 800b2dc:	d105      	bne.n	800b2ea <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	2b0c      	cmp	r3, #12
 800b2e2:	d102      	bne.n	800b2ea <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b2ea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800b2ee:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800b2f0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b2f4:	2a00      	cmp	r2, #0
 800b2f6:	d001      	beq.n	800b2fc <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800b2f8:	2210      	movs	r2, #16
 800b2fa:	e000      	b.n	800b2fe <RadioGetLoRaTimeOnAirNumerator+0x70>
 800b2fc:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b2fe:	4413      	add	r3, r2
 800b300:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800b306:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800b308:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b30c:	2a00      	cmp	r2, #0
 800b30e:	d001      	beq.n	800b314 <RadioGetLoRaTimeOnAirNumerator+0x86>
 800b310:	2200      	movs	r2, #0
 800b312:	e000      	b.n	800b316 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800b314:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800b316:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b318:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	2b06      	cmp	r3, #6
 800b31e:	d803      	bhi.n	800b328 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	623b      	str	r3, [r7, #32]
 800b326:	e00e      	b.n	800b346 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800b328:	69fb      	ldr	r3, [r7, #28]
 800b32a:	3308      	adds	r3, #8
 800b32c:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800b32e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b332:	2b00      	cmp	r3, #0
 800b334:	d004      	beq.n	800b340 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	3b02      	subs	r3, #2
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	623b      	str	r3, [r7, #32]
 800b33e:	e002      	b.n	800b346 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	da01      	bge.n	800b350 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800b34c:	2300      	movs	r3, #0
 800b34e:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800b350:	69fa      	ldr	r2, [r7, #28]
 800b352:	6a3b      	ldr	r3, [r7, #32]
 800b354:	4413      	add	r3, r2
 800b356:	1e5a      	subs	r2, r3, #1
 800b358:	6a3b      	ldr	r3, [r7, #32]
 800b35a:	fb92 f3f3 	sdiv	r3, r2, r3
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	fb03 f202 	mul.w	r2, r3, r2
 800b364:	88bb      	ldrh	r3, [r7, #4]
 800b366:	4413      	add	r3, r2
    int32_t intermediate =
 800b368:	330c      	adds	r3, #12
 800b36a:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	2b06      	cmp	r3, #6
 800b370:	d802      	bhi.n	800b378 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800b372:	69bb      	ldr	r3, [r7, #24]
 800b374:	3302      	adds	r3, #2
 800b376:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	1c5a      	adds	r2, r3, #1
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	3b02      	subs	r3, #2
 800b382:	fa02 f303 	lsl.w	r3, r2, r3
}
 800b386:	4618      	mov	r0, r3
 800b388:	372c      	adds	r7, #44	; 0x2c
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr
	...

0800b394 <RadioTimeOnAir>:

uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b08a      	sub	sp, #40	; 0x28
 800b398:	af04      	add	r7, sp, #16
 800b39a:	60b9      	str	r1, [r7, #8]
 800b39c:	607a      	str	r2, [r7, #4]
 800b39e:	461a      	mov	r2, r3
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	73fb      	strb	r3, [r7, #15]
 800b3a4:	4613      	mov	r3, r2
 800b3a6:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	613b      	str	r3, [r7, #16]

    switch( modem )
 800b3b0:	7bfb      	ldrb	r3, [r7, #15]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d002      	beq.n	800b3bc <RadioTimeOnAir+0x28>
 800b3b6:	2b01      	cmp	r3, #1
 800b3b8:	d017      	beq.n	800b3ea <RadioTimeOnAir+0x56>
 800b3ba:	e035      	b.n	800b428 <RadioTimeOnAir+0x94>
    {
    case MODEM_FSK:
        {
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800b3bc:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800b3c0:	8c3a      	ldrh	r2, [r7, #32]
 800b3c2:	7bb9      	ldrb	r1, [r7, #14]
 800b3c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b3c8:	9301      	str	r3, [sp, #4]
 800b3ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f7ff ff24 	bl	800b220 <RadioGetGfskTimeOnAirNumerator>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b3de:	fb02 f303 	mul.w	r3, r2, r3
 800b3e2:	617b      	str	r3, [r7, #20]
                                                                  preambleLen, fixLen,
                                                                  payloadLen, crcOn );
            denominator = datarate;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	613b      	str	r3, [r7, #16]
        }
        break;
 800b3e8:	e01e      	b.n	800b428 <RadioTimeOnAir+0x94>
    case MODEM_LORA:
        {
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800b3ea:	8c39      	ldrh	r1, [r7, #32]
 800b3ec:	7bba      	ldrb	r2, [r7, #14]
 800b3ee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b3f2:	9302      	str	r3, [sp, #8]
 800b3f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3f8:	9301      	str	r3, [sp, #4]
 800b3fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3fe:	9300      	str	r3, [sp, #0]
 800b400:	460b      	mov	r3, r1
 800b402:	6879      	ldr	r1, [r7, #4]
 800b404:	68b8      	ldr	r0, [r7, #8]
 800b406:	f7ff ff42 	bl	800b28e <RadioGetLoRaTimeOnAirNumerator>
 800b40a:	4603      	mov	r3, r0
 800b40c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b410:	fb02 f303 	mul.w	r3, r2, r3
 800b414:	617b      	str	r3, [r7, #20]
                                                                  coderate, preambleLen,
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800b416:	4a0a      	ldr	r2, [pc, #40]	; (800b440 <RadioTimeOnAir+0xac>)
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	4413      	add	r3, r2
 800b41c:	781b      	ldrb	r3, [r3, #0]
 800b41e:	4618      	mov	r0, r3
 800b420:	f7ff fea8 	bl	800b174 <RadioGetLoRaBandwidthInHz>
 800b424:	6138      	str	r0, [r7, #16]
        }
        break;
 800b426:	bf00      	nop
    }
    // Perform integral ceil()
    return ( numerator + denominator - 1 ) / denominator;
 800b428:	697a      	ldr	r2, [r7, #20]
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	4413      	add	r3, r2
 800b42e:	1e5a      	subs	r2, r3, #1
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b436:	4618      	mov	r0, r3
 800b438:	3718      	adds	r7, #24
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
 800b43e:	bf00      	nop
 800b440:	080139f0 	.word	0x080139f0

0800b444 <RadioSend>:

void RadioSend( uint8_t *buffer, uint8_t size )
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b082      	sub	sp, #8
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	460b      	mov	r3, r1
 800b44e:	70fb      	strb	r3, [r7, #3]
    SX126xSetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800b450:	2300      	movs	r3, #0
 800b452:	2200      	movs	r2, #0
 800b454:	f240 2101 	movw	r1, #513	; 0x201
 800b458:	f240 2001 	movw	r0, #513	; 0x201
 800b45c:	f000 fd9e 	bl	800bf9c <SX126xSetDioIrqParams>
                           IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
                           IRQ_RADIO_NONE,
                           IRQ_RADIO_NONE );

    if( SX126xGetPacketType( ) == PACKET_TYPE_LORA )
 800b460:	f000 fe40 	bl	800c0e4 <SX126xGetPacketType>
 800b464:	4603      	mov	r3, r0
 800b466:	2b01      	cmp	r3, #1
 800b468:	d103      	bne.n	800b472 <RadioSend+0x2e>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = size;
 800b46a:	4a0a      	ldr	r2, [pc, #40]	; (800b494 <RadioSend+0x50>)
 800b46c:	78fb      	ldrb	r3, [r7, #3]
 800b46e:	73d3      	strb	r3, [r2, #15]
 800b470:	e002      	b.n	800b478 <RadioSend+0x34>
    }
    else
    {
        SX126x.PacketParams.Params.Gfsk.PayloadLength = size;
 800b472:	4a08      	ldr	r2, [pc, #32]	; (800b494 <RadioSend+0x50>)
 800b474:	78fb      	ldrb	r3, [r7, #3]
 800b476:	7213      	strb	r3, [r2, #8]
    }
    SX126xSetPacketParams( &SX126x.PacketParams );
 800b478:	4806      	ldr	r0, [pc, #24]	; (800b494 <RadioSend+0x50>)
 800b47a:	f000 ff0f 	bl	800c29c <SX126xSetPacketParams>

    SX126xSendPayload( buffer, size, 0 );
 800b47e:	78fb      	ldrb	r3, [r7, #3]
 800b480:	2200      	movs	r2, #0
 800b482:	4619      	mov	r1, r3
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 faf7 	bl	800ba78 <SX126xSendPayload>
//    TimerSetValue( &TxTimeoutTimer, TxTimeout );
//   TimerStart( &TxTimeoutTimer );
}
 800b48a:	bf00      	nop
 800b48c:	3708      	adds	r7, #8
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	20000564 	.word	0x20000564

0800b498 <RadioSleep>:

void RadioSleep( void )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800b49e:	2300      	movs	r3, #0
 800b4a0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800b4a2:	793b      	ldrb	r3, [r7, #4]
 800b4a4:	f043 0304 	orr.w	r3, r3, #4
 800b4a8:	713b      	strb	r3, [r7, #4]
    SX126xSetSleep( params );
 800b4aa:	7938      	ldrb	r0, [r7, #4]
 800b4ac:	f000 fbc0 	bl	800bc30 <SX126xSetSleep>

    DelayMs( 2 );
 800b4b0:	2002      	movs	r0, #2
 800b4b2:	f7ff f869 	bl	800a588 <DelayMs>
}
 800b4b6:	bf00      	nop
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}

0800b4be <RadioStandby>:

void RadioStandby( void )
{
 800b4be:	b580      	push	{r7, lr}
 800b4c0:	af00      	add	r7, sp, #0
    SX126xSetStandby( STDBY_RC );
 800b4c2:	2000      	movs	r0, #0
 800b4c4:	f000 fbea 	bl	800bc9c <SX126xSetStandby>
}
 800b4c8:	bf00      	nop
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <RadioRx>:

void RadioRx( uint32_t timeout )
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b082      	sub	sp, #8
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b4dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b4e0:	f000 fd5c 	bl	800bf9c <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
 */

    if( RxContinuous == true )
 800b4e4:	4b09      	ldr	r3, [pc, #36]	; (800b50c <RadioRx+0x40>)
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d004      	beq.n	800b4f6 <RadioRx+0x2a>
    {
        SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 800b4ec:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b4f0:	f000 fc0a 	bl	800bd08 <SX126xSetRx>
    }
    else
    {
        SX126xSetRx( RxTimeout << 6 );
    }
}
 800b4f4:	e005      	b.n	800b502 <RadioRx+0x36>
        SX126xSetRx( RxTimeout << 6 );
 800b4f6:	4b06      	ldr	r3, [pc, #24]	; (800b510 <RadioRx+0x44>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	019b      	lsls	r3, r3, #6
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f000 fc03 	bl	800bd08 <SX126xSetRx>
}
 800b502:	bf00      	nop
 800b504:	3708      	adds	r7, #8
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	20000444 	.word	0x20000444
 800b510:	20000440 	.word	0x20000440

0800b514 <RadioRxBoosted>:

void RadioRxBoosted( uint32_t timeout )
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b51c:	2300      	movs	r3, #0
 800b51e:	2200      	movs	r2, #0
 800b520:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b524:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b528:	f000 fd38 	bl	800bf9c <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
*/

    if( RxContinuous == true )
 800b52c:	4b09      	ldr	r3, [pc, #36]	; (800b554 <RadioRxBoosted+0x40>)
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d004      	beq.n	800b53e <RadioRxBoosted+0x2a>
    {
        SX126xSetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800b534:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b538:	f000 fc08 	bl	800bd4c <SX126xSetRxBoosted>
    }
    else
    {
        SX126xSetRxBoosted( RxTimeout << 6 );
    }
}
 800b53c:	e005      	b.n	800b54a <RadioRxBoosted+0x36>
        SX126xSetRxBoosted( RxTimeout << 6 );
 800b53e:	4b06      	ldr	r3, [pc, #24]	; (800b558 <RadioRxBoosted+0x44>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	019b      	lsls	r3, r3, #6
 800b544:	4618      	mov	r0, r3
 800b546:	f000 fc01 	bl	800bd4c <SX126xSetRxBoosted>
}
 800b54a:	bf00      	nop
 800b54c:	3708      	adds	r7, #8
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	20000444 	.word	0x20000444
 800b558:	20000440 	.word	0x20000440

0800b55c <RadioSetRxDutyCycle>:

void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
    SX126xSetRxDutyCycle( rxTime, sleepTime );
 800b566:	6839      	ldr	r1, [r7, #0]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 fc11 	bl	800bd90 <SX126xSetRxDutyCycle>
}
 800b56e:	bf00      	nop
 800b570:	3708      	adds	r7, #8
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}

0800b576 <RadioAddRegisterToRetentionList>:

void RadioAddRegisterToRetentionList( uint16_t registerAddress )
{
 800b576:	b580      	push	{r7, lr}
 800b578:	b088      	sub	sp, #32
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	4603      	mov	r3, r0
 800b57e:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[9];

    // Read the address and registers already added to the list
    SX126xReadRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 800b580:	f107 030c 	add.w	r3, r7, #12
 800b584:	2209      	movs	r2, #9
 800b586:	4619      	mov	r1, r3
 800b588:	f240 209f 	movw	r0, #671	; 0x29f
 800b58c:	f7ff f99a 	bl	800a8c4 <SX126xReadRegisters>

    const uint8_t nbOfRegisters = buffer[0];
 800b590:	7b3b      	ldrb	r3, [r7, #12]
 800b592:	77bb      	strb	r3, [r7, #30]
    uint8_t* registerList   = &buffer[1];
 800b594:	f107 030c 	add.w	r3, r7, #12
 800b598:	3301      	adds	r3, #1
 800b59a:	61bb      	str	r3, [r7, #24]



    // Check if the register given as parameter is already added to the list
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 800b59c:	2300      	movs	r3, #0
 800b59e:	77fb      	strb	r3, [r7, #31]
 800b5a0:	e013      	b.n	800b5ca <RadioAddRegisterToRetentionList+0x54>
    {
        if( registerAddress == ( ( uint16_t ) registerList[2 * i] << 8 ) + registerList[2 * i + 1] )
 800b5a2:	88fa      	ldrh	r2, [r7, #6]
 800b5a4:	7ffb      	ldrb	r3, [r7, #31]
 800b5a6:	005b      	lsls	r3, r3, #1
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	69bb      	ldr	r3, [r7, #24]
 800b5ac:	440b      	add	r3, r1
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	021b      	lsls	r3, r3, #8
 800b5b2:	7ff9      	ldrb	r1, [r7, #31]
 800b5b4:	0049      	lsls	r1, r1, #1
 800b5b6:	3101      	adds	r1, #1
 800b5b8:	69b8      	ldr	r0, [r7, #24]
 800b5ba:	4401      	add	r1, r0
 800b5bc:	7809      	ldrb	r1, [r1, #0]
 800b5be:	440b      	add	r3, r1
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d028      	beq.n	800b616 <RadioAddRegisterToRetentionList+0xa0>
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 800b5c4:	7ffb      	ldrb	r3, [r7, #31]
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	77fb      	strb	r3, [r7, #31]
 800b5ca:	7ffa      	ldrb	r2, [r7, #31]
 800b5cc:	7fbb      	ldrb	r3, [r7, #30]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d3e7      	bcc.n	800b5a2 <RadioAddRegisterToRetentionList+0x2c>
    }




    if( nbOfRegisters < MAX_NB_REG_IN_RETENTION )
 800b5d2:	7fbb      	ldrb	r3, [r7, #30]
 800b5d4:	2b03      	cmp	r3, #3
 800b5d6:	d81f      	bhi.n	800b618 <RadioAddRegisterToRetentionList+0xa2>
    {
        buffer[0] += 1;
 800b5d8:	7b3b      	ldrb	r3, [r7, #12]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	733b      	strb	r3, [r7, #12]
        registerList[2 * nbOfRegisters]     = ( uint8_t )( registerAddress >> 8 );
 800b5e0:	88fb      	ldrh	r3, [r7, #6]
 800b5e2:	0a1b      	lsrs	r3, r3, #8
 800b5e4:	b29a      	uxth	r2, r3
 800b5e6:	7fbb      	ldrb	r3, [r7, #30]
 800b5e8:	005b      	lsls	r3, r3, #1
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	69bb      	ldr	r3, [r7, #24]
 800b5ee:	440b      	add	r3, r1
 800b5f0:	b2d2      	uxtb	r2, r2
 800b5f2:	701a      	strb	r2, [r3, #0]
        registerList[2 * nbOfRegisters + 1] = ( uint8_t )( registerAddress >> 0 );
 800b5f4:	7fbb      	ldrb	r3, [r7, #30]
 800b5f6:	005b      	lsls	r3, r3, #1
 800b5f8:	3301      	adds	r3, #1
 800b5fa:	69ba      	ldr	r2, [r7, #24]
 800b5fc:	4413      	add	r3, r2
 800b5fe:	88fa      	ldrh	r2, [r7, #6]
 800b600:	b2d2      	uxtb	r2, r2
 800b602:	701a      	strb	r2, [r3, #0]

        // Update radio with modified list
        SX126xWriteRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 800b604:	f107 030c 	add.w	r3, r7, #12
 800b608:	2209      	movs	r2, #9
 800b60a:	4619      	mov	r1, r3
 800b60c:	f240 209f 	movw	r0, #671	; 0x29f
 800b610:	f7ff f90a 	bl	800a828 <SX126xWriteRegisters>
 800b614:	e000      	b.n	800b618 <RadioAddRegisterToRetentionList+0xa2>
            return;
 800b616:	bf00      	nop
    }
}
 800b618:	3720      	adds	r7, #32
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}

0800b61e <RadioStartCad>:

void RadioStartCad( void )
{
 800b61e:	b580      	push	{r7, lr}
 800b620:	af00      	add	r7, sp, #0
    SX126xSetDioIrqParams( IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800b622:	2300      	movs	r3, #0
 800b624:	2200      	movs	r2, #0
 800b626:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800b62a:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800b62e:	f000 fcb5 	bl	800bf9c <SX126xSetDioIrqParams>
    SX126xSetCad( );
 800b632:	f000 fbd6 	bl	800bde2 <SX126xSetCad>
}
 800b636:	bf00      	nop
 800b638:	bd80      	pop	{r7, pc}

0800b63a <RadioSetTxContinuousWave>:

void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b082      	sub	sp, #8
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
 800b642:	460b      	mov	r3, r1
 800b644:	70fb      	strb	r3, [r7, #3]
 800b646:	4613      	mov	r3, r2
 800b648:	803b      	strh	r3, [r7, #0]
//    uint32_t timeout = ( uint32_t )time * 1000;

    SX126xSetRfFrequency( freq );
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f000 fd04 	bl	800c058 <SX126xSetRfFrequency>
    SX126xSetRfTxPower( power );
 800b650:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b654:	4618      	mov	r0, r3
 800b656:	f7ff f9f1 	bl	800aa3c <SX126xSetRfTxPower>
    SX126xSetTxContinuousWave( );
 800b65a:	f000 fbce 	bl	800bdfa <SX126xSetTxContinuousWave>

//    TimerSetValue( &TxTimeoutTimer, timeout );
//   TimerStart( &TxTimeoutTimer );
}
 800b65e:	bf00      	nop
 800b660:	3708      	adds	r7, #8
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}

0800b666 <RadioRssi>:

int16_t RadioRssi( RadioModems_t modem )
{
 800b666:	b580      	push	{r7, lr}
 800b668:	b082      	sub	sp, #8
 800b66a:	af00      	add	r7, sp, #0
 800b66c:	4603      	mov	r3, r0
 800b66e:	71fb      	strb	r3, [r7, #7]
    return SX126xGetRssiInst( );
 800b670:	f000 feb9 	bl	800c3e6 <SX126xGetRssiInst>
 800b674:	4603      	mov	r3, r0
 800b676:	b21b      	sxth	r3, r3
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3708      	adds	r7, #8
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <RadioWrite>:

void RadioWrite( uint32_t addr, uint8_t data )
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b082      	sub	sp, #8
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	460b      	mov	r3, r1
 800b68a:	70fb      	strb	r3, [r7, #3]
    SX126xWriteRegister( addr, data );
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	b29b      	uxth	r3, r3
 800b690:	78fa      	ldrb	r2, [r7, #3]
 800b692:	4611      	mov	r1, r2
 800b694:	4618      	mov	r0, r3
 800b696:	f7ff f903 	bl	800a8a0 <SX126xWriteRegister>
}
 800b69a:	bf00      	nop
 800b69c:	3708      	adds	r7, #8
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}

0800b6a2 <RadioRead>:

uint8_t RadioRead( uint32_t addr )
{
 800b6a2:	b580      	push	{r7, lr}
 800b6a4:	b082      	sub	sp, #8
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	6078      	str	r0, [r7, #4]
    return SX126xReadRegister( addr );
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7ff f946 	bl	800a940 <SX126xReadRegister>
 800b6b4:	4603      	mov	r3, r0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3708      	adds	r7, #8
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <RadioWriteBuffer>:

void RadioWriteBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	60f8      	str	r0, [r7, #12]
 800b6c6:	60b9      	str	r1, [r7, #8]
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegisters( addr, buffer, size );
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	79fa      	ldrb	r2, [r7, #7]
 800b6d2:	b292      	uxth	r2, r2
 800b6d4:	68b9      	ldr	r1, [r7, #8]
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7ff f8a6 	bl	800a828 <SX126xWriteRegisters>
}
 800b6dc:	bf00      	nop
 800b6de:	3710      	adds	r7, #16
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <RadioReadBuffer>:

void RadioReadBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	71fb      	strb	r3, [r7, #7]
    SX126xReadRegisters( addr, buffer, size );
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	79fa      	ldrb	r2, [r7, #7]
 800b6f8:	b292      	uxth	r2, r2
 800b6fa:	68b9      	ldr	r1, [r7, #8]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f7ff f8e1 	bl	800a8c4 <SX126xReadRegisters>
}
 800b702:	bf00      	nop
 800b704:	3710      	adds	r7, #16
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
	...

0800b70c <RadioSetMaxPayloadLength>:

void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
 800b712:	4603      	mov	r3, r0
 800b714:	460a      	mov	r2, r1
 800b716:	71fb      	strb	r3, [r7, #7]
 800b718:	4613      	mov	r3, r2
 800b71a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	2b01      	cmp	r3, #1
 800b720:	d10a      	bne.n	800b738 <RadioSetMaxPayloadLength+0x2c>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800b722:	4a0e      	ldr	r2, [pc, #56]	; (800b75c <RadioSetMaxPayloadLength+0x50>)
 800b724:	79bb      	ldrb	r3, [r7, #6]
 800b726:	7013      	strb	r3, [r2, #0]
 800b728:	4b0c      	ldr	r3, [pc, #48]	; (800b75c <RadioSetMaxPayloadLength+0x50>)
 800b72a:	781a      	ldrb	r2, [r3, #0]
 800b72c:	4b0c      	ldr	r3, [pc, #48]	; (800b760 <RadioSetMaxPayloadLength+0x54>)
 800b72e:	73da      	strb	r2, [r3, #15]
        SX126xSetPacketParams( &SX126x.PacketParams );
 800b730:	480b      	ldr	r0, [pc, #44]	; (800b760 <RadioSetMaxPayloadLength+0x54>)
 800b732:	f000 fdb3 	bl	800c29c <SX126xSetPacketParams>
        {
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SX126xSetPacketParams( &SX126x.PacketParams );
        }
    }
}
 800b736:	e00d      	b.n	800b754 <RadioSetMaxPayloadLength+0x48>
        if( SX126x.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800b738:	4b09      	ldr	r3, [pc, #36]	; (800b760 <RadioSetMaxPayloadLength+0x54>)
 800b73a:	79db      	ldrb	r3, [r3, #7]
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	d109      	bne.n	800b754 <RadioSetMaxPayloadLength+0x48>
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800b740:	4a06      	ldr	r2, [pc, #24]	; (800b75c <RadioSetMaxPayloadLength+0x50>)
 800b742:	79bb      	ldrb	r3, [r7, #6]
 800b744:	7013      	strb	r3, [r2, #0]
 800b746:	4b05      	ldr	r3, [pc, #20]	; (800b75c <RadioSetMaxPayloadLength+0x50>)
 800b748:	781a      	ldrb	r2, [r3, #0]
 800b74a:	4b05      	ldr	r3, [pc, #20]	; (800b760 <RadioSetMaxPayloadLength+0x54>)
 800b74c:	721a      	strb	r2, [r3, #8]
            SX126xSetPacketParams( &SX126x.PacketParams );
 800b74e:	4804      	ldr	r0, [pc, #16]	; (800b760 <RadioSetMaxPayloadLength+0x54>)
 800b750:	f000 fda4 	bl	800c29c <SX126xSetPacketParams>
}
 800b754:	bf00      	nop
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	2000000a 	.word	0x2000000a
 800b760:	20000564 	.word	0x20000564

0800b764 <RadioSetPublicNetwork>:

void RadioSetPublicNetwork( bool enable )
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b082      	sub	sp, #8
 800b768:	af00      	add	r7, sp, #0
 800b76a:	4603      	mov	r3, r0
 800b76c:	71fb      	strb	r3, [r7, #7]
    RadioPublicNetwork.Current = RadioPublicNetwork.Previous = enable;
 800b76e:	4a13      	ldr	r2, [pc, #76]	; (800b7bc <RadioSetPublicNetwork+0x58>)
 800b770:	79fb      	ldrb	r3, [r7, #7]
 800b772:	7013      	strb	r3, [r2, #0]
 800b774:	4b11      	ldr	r3, [pc, #68]	; (800b7bc <RadioSetPublicNetwork+0x58>)
 800b776:	781a      	ldrb	r2, [r3, #0]
 800b778:	4b10      	ldr	r3, [pc, #64]	; (800b7bc <RadioSetPublicNetwork+0x58>)
 800b77a:	705a      	strb	r2, [r3, #1]

    RadioSetModem( MODEM_LORA );
 800b77c:	2001      	movs	r0, #1
 800b77e:	f7ff fa11 	bl	800aba4 <RadioSetModem>
    if( enable == true )
 800b782:	79fb      	ldrb	r3, [r7, #7]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d00a      	beq.n	800b79e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800b788:	2134      	movs	r1, #52	; 0x34
 800b78a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b78e:	f7ff f887 	bl	800a8a0 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800b792:	2144      	movs	r1, #68	; 0x44
 800b794:	f240 7041 	movw	r0, #1857	; 0x741
 800b798:	f7ff f882 	bl	800a8a0 <SX126xWriteRegister>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800b79c:	e009      	b.n	800b7b2 <RadioSetPublicNetwork+0x4e>
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800b79e:	2114      	movs	r1, #20
 800b7a0:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b7a4:	f7ff f87c 	bl	800a8a0 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800b7a8:	2124      	movs	r1, #36	; 0x24
 800b7aa:	f240 7041 	movw	r0, #1857	; 0x741
 800b7ae:	f7ff f877 	bl	800a8a0 <SX126xWriteRegister>
}
 800b7b2:	bf00      	nop
 800b7b4:	3708      	adds	r7, #8
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	2000055c 	.word	0x2000055c

0800b7c0 <RadioGetWakeupTime>:

uint32_t RadioGetWakeupTime( void )
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	af00      	add	r7, sp, #0
    return SX126xGetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800b7c4:	f7fe ff5b 	bl	800a67e <SX126xGetBoardTcxoWakeupTime>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	3303      	adds	r3, #3
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <RadioOnDioIrq>:
        RadioEvents->RxTimeout( );
    }
}

void RadioOnDioIrq( void)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	af00      	add	r7, sp, #0
    IrqFired = true;
 800b7d4:	4b03      	ldr	r3, [pc, #12]	; (800b7e4 <RadioOnDioIrq+0x14>)
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	701a      	strb	r2, [r3, #0]
    //printf("Enter IR.\r\n");
}
 800b7da:	bf00      	nop
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e2:	4770      	bx	lr
 800b7e4:	2000055b 	.word	0x2000055b

0800b7e8 <RadioIrqProcess>:

void RadioIrqProcess( void )
{
 800b7e8:	b590      	push	{r4, r7, lr}
 800b7ea:	b083      	sub	sp, #12
 800b7ec:	af00      	add	r7, sp, #0
    // Clear IRQ flag
    //const bool isIrqFired = IrqFired;
    // IrqFired = false;
    // CRITICAL_SECTION_END( );

    if( IrqFired )
 800b7ee:	4b78      	ldr	r3, [pc, #480]	; (800b9d0 <RadioIrqProcess+0x1e8>)
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f000 80e8 	beq.w	800b9c8 <RadioIrqProcess+0x1e0>
    {
    	IrqFired = false;
 800b7f8:	4b75      	ldr	r3, [pc, #468]	; (800b9d0 <RadioIrqProcess+0x1e8>)
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	701a      	strb	r2, [r3, #0]
        uint16_t irqRegs = SX126xGetIrqStatus( );
 800b7fe:	f000 fc07 	bl	800c010 <SX126xGetIrqStatus>
 800b802:	4603      	mov	r3, r0
 800b804:	80fb      	strh	r3, [r7, #6]
        SX126xClearIrqStatus( irqRegs );
 800b806:	88fb      	ldrh	r3, [r7, #6]
 800b808:	4618      	mov	r0, r3
 800b80a:	f000 fe7f 	bl	800c50c <SX126xClearIrqStatus>
            IrqFired = true;
        }
        */
        // CRITICAL_SECTION_END( );

        if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 800b80e:	88fb      	ldrh	r3, [r7, #6]
 800b810:	f003 0301 	and.w	r3, r3, #1
 800b814:	2b00      	cmp	r3, #0
 800b816:	d00f      	beq.n	800b838 <RadioIrqProcess+0x50>
        {
            //TimerStop( &TxTimeoutTimer );
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 800b818:	2001      	movs	r0, #1
 800b81a:	f7fe ff4b 	bl	800a6b4 <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800b81e:	4b6d      	ldr	r3, [pc, #436]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d008      	beq.n	800b838 <RadioIrqProcess+0x50>
 800b826:	4b6b      	ldr	r3, [pc, #428]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d003      	beq.n	800b838 <RadioIrqProcess+0x50>
            {
                RadioEvents->TxDone( );
 800b830:	4b68      	ldr	r3, [pc, #416]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 800b838:	88fb      	ldrh	r3, [r7, #6]
 800b83a:	f003 0302 	and.w	r3, r3, #2
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d058      	beq.n	800b8f4 <RadioIrqProcess+0x10c>
        {
            //TimerStop( &RxTimeoutTimer );

            if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 800b842:	88fb      	ldrh	r3, [r7, #6]
 800b844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d017      	beq.n	800b87c <RadioIrqProcess+0x94>
            {
                if( RxContinuous == false )
 800b84c:	4b62      	ldr	r3, [pc, #392]	; (800b9d8 <RadioIrqProcess+0x1f0>)
 800b84e:	781b      	ldrb	r3, [r3, #0]
 800b850:	f083 0301 	eor.w	r3, r3, #1
 800b854:	b2db      	uxtb	r3, r3
 800b856:	2b00      	cmp	r3, #0
 800b858:	d002      	beq.n	800b860 <RadioIrqProcess+0x78>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 800b85a:	2001      	movs	r0, #1
 800b85c:	f7fe ff2a 	bl	800a6b4 <SX126xSetOperatingMode>
                }
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800b860:	4b5c      	ldr	r3, [pc, #368]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d045      	beq.n	800b8f4 <RadioIrqProcess+0x10c>
 800b868:	4b5a      	ldr	r3, [pc, #360]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d040      	beq.n	800b8f4 <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxError( );
 800b872:	4b58      	ldr	r3, [pc, #352]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	691b      	ldr	r3, [r3, #16]
 800b878:	4798      	blx	r3
 800b87a:	e03b      	b.n	800b8f4 <RadioIrqProcess+0x10c>
            }
            else
            {
                uint8_t size;

                if( RxContinuous == false )
 800b87c:	4b56      	ldr	r3, [pc, #344]	; (800b9d8 <RadioIrqProcess+0x1f0>)
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	f083 0301 	eor.w	r3, r3, #1
 800b884:	b2db      	uxtb	r3, r3
 800b886:	2b00      	cmp	r3, #0
 800b888:	d014      	beq.n	800b8b4 <RadioIrqProcess+0xcc>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 800b88a:	2001      	movs	r0, #1
 800b88c:	f7fe ff12 	bl	800a6b4 <SX126xSetOperatingMode>

                    // WORKAROUND - Implicit Header Mode Timeout Behavior, see DS_SX1261-2_V1.2 datasheet chapter 15.3
                    SX126xWriteRegister( REG_RTC_CTRL, 0x00 );
 800b890:	2100      	movs	r1, #0
 800b892:	f640 1002 	movw	r0, #2306	; 0x902
 800b896:	f7ff f803 	bl	800a8a0 <SX126xWriteRegister>
                    SX126xWriteRegister( REG_EVT_CLR, SX126xReadRegister( REG_EVT_CLR ) | ( 1 << 1 ) );
 800b89a:	f640 1044 	movw	r0, #2372	; 0x944
 800b89e:	f7ff f84f 	bl	800a940 <SX126xReadRegister>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	f043 0302 	orr.w	r3, r3, #2
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	f640 1044 	movw	r0, #2372	; 0x944
 800b8b0:	f7fe fff6 	bl	800a8a0 <SX126xWriteRegister>
                    // WORKAROUND END
                }
                SX126xGetPayload( RadioRxPayload, &size , 255 );
 800b8b4:	1d7b      	adds	r3, r7, #5
 800b8b6:	22ff      	movs	r2, #255	; 0xff
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	4848      	ldr	r0, [pc, #288]	; (800b9dc <RadioIrqProcess+0x1f4>)
 800b8bc:	f000 f8ba 	bl	800ba34 <SX126xGetPayload>
                SX126xGetPacketStatus( &RadioPktStatus );
 800b8c0:	4847      	ldr	r0, [pc, #284]	; (800b9e0 <RadioIrqProcess+0x1f8>)
 800b8c2:	f000 fdd1 	bl	800c468 <SX126xGetPacketStatus>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800b8c6:	4b43      	ldr	r3, [pc, #268]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d012      	beq.n	800b8f4 <RadioIrqProcess+0x10c>
 800b8ce:	4b41      	ldr	r3, [pc, #260]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	689b      	ldr	r3, [r3, #8]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d00d      	beq.n	800b8f4 <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxDone( RadioRxPayload, size, RadioPktStatus.Params.LoRa.RssiPkt, RadioPktStatus.Params.LoRa.SnrPkt );
 800b8d8:	4b3e      	ldr	r3, [pc, #248]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	689c      	ldr	r4, [r3, #8]
 800b8de:	797b      	ldrb	r3, [r7, #5]
 800b8e0:	b299      	uxth	r1, r3
 800b8e2:	4b3f      	ldr	r3, [pc, #252]	; (800b9e0 <RadioIrqProcess+0x1f8>)
 800b8e4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b8e8:	b21a      	sxth	r2, r3
 800b8ea:	4b3d      	ldr	r3, [pc, #244]	; (800b9e0 <RadioIrqProcess+0x1f8>)
 800b8ec:	f993 300d 	ldrsb.w	r3, [r3, #13]
 800b8f0:	483a      	ldr	r0, [pc, #232]	; (800b9dc <RadioIrqProcess+0x1f4>)
 800b8f2:	47a0      	blx	r4
                }
            }
        }

        if( ( irqRegs & IRQ_CAD_DONE ) == IRQ_CAD_DONE )
 800b8f4:	88fb      	ldrh	r3, [r7, #6]
 800b8f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d018      	beq.n	800b930 <RadioIrqProcess+0x148>
        {
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 800b8fe:	2001      	movs	r0, #1
 800b900:	f7fe fed8 	bl	800a6b4 <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800b904:	4b33      	ldr	r3, [pc, #204]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d011      	beq.n	800b930 <RadioIrqProcess+0x148>
 800b90c:	4b31      	ldr	r3, [pc, #196]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d00c      	beq.n	800b930 <RadioIrqProcess+0x148>
            {
                RadioEvents->CadDone( ( ( irqRegs & IRQ_CAD_ACTIVITY_DETECTED ) == IRQ_CAD_ACTIVITY_DETECTED ) );
 800b916:	4b2f      	ldr	r3, [pc, #188]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	699b      	ldr	r3, [r3, #24]
 800b91c:	88fa      	ldrh	r2, [r7, #6]
 800b91e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800b922:	2a00      	cmp	r2, #0
 800b924:	bf14      	ite	ne
 800b926:	2201      	movne	r2, #1
 800b928:	2200      	moveq	r2, #0
 800b92a:	b2d2      	uxtb	r2, r2
 800b92c:	4610      	mov	r0, r2
 800b92e:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 800b930:	88fb      	ldrh	r3, [r7, #6]
 800b932:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b936:	2b00      	cmp	r3, #0
 800b938:	d02a      	beq.n	800b990 <RadioIrqProcess+0x1a8>
        {
            if( SX126xGetOperatingMode( ) == MODE_TX )
 800b93a:	f7fe feaf 	bl	800a69c <SX126xGetOperatingMode>
 800b93e:	4603      	mov	r3, r0
 800b940:	2b04      	cmp	r3, #4
 800b942:	d110      	bne.n	800b966 <RadioIrqProcess+0x17e>
            {
                //TimerStop( &TxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b944:	2001      	movs	r0, #1
 800b946:	f7fe feb5 	bl	800a6b4 <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800b94a:	4b22      	ldr	r3, [pc, #136]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d01e      	beq.n	800b990 <RadioIrqProcess+0x1a8>
 800b952:	4b20      	ldr	r3, [pc, #128]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d019      	beq.n	800b990 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->TxTimeout( );
 800b95c:	4b1d      	ldr	r3, [pc, #116]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	685b      	ldr	r3, [r3, #4]
 800b962:	4798      	blx	r3
 800b964:	e014      	b.n	800b990 <RadioIrqProcess+0x1a8>
                }
            }
            else if( SX126xGetOperatingMode( ) == MODE_RX )
 800b966:	f7fe fe99 	bl	800a69c <SX126xGetOperatingMode>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b05      	cmp	r3, #5
 800b96e:	d10f      	bne.n	800b990 <RadioIrqProcess+0x1a8>
            {
                //TimerStop( &RxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b970:	2001      	movs	r0, #1
 800b972:	f7fe fe9f 	bl	800a6b4 <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800b976:	4b17      	ldr	r3, [pc, #92]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d008      	beq.n	800b990 <RadioIrqProcess+0x1a8>
 800b97e:	4b15      	ldr	r3, [pc, #84]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	68db      	ldr	r3, [r3, #12]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d003      	beq.n	800b990 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->RxTimeout( );
 800b988:	4b12      	ldr	r3, [pc, #72]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	68db      	ldr	r3, [r3, #12]
 800b98e:	4798      	blx	r3
        if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
        {
            //__NOP( );
        }

        if( ( irqRegs & IRQ_HEADER_ERROR ) == IRQ_HEADER_ERROR )
 800b990:	88fb      	ldrh	r3, [r7, #6]
 800b992:	f003 0320 	and.w	r3, r3, #32
 800b996:	2b00      	cmp	r3, #0
 800b998:	d016      	beq.n	800b9c8 <RadioIrqProcess+0x1e0>
        {
           // TimerStop( &RxTimeoutTimer );
            if( RxContinuous == false )
 800b99a:	4b0f      	ldr	r3, [pc, #60]	; (800b9d8 <RadioIrqProcess+0x1f0>)
 800b99c:	781b      	ldrb	r3, [r3, #0]
 800b99e:	f083 0301 	eor.w	r3, r3, #1
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d002      	beq.n	800b9ae <RadioIrqProcess+0x1c6>
            {
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 800b9a8:	2001      	movs	r0, #1
 800b9aa:	f7fe fe83 	bl	800a6b4 <SX126xSetOperatingMode>
            }
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800b9ae:	4b09      	ldr	r3, [pc, #36]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d008      	beq.n	800b9c8 <RadioIrqProcess+0x1e0>
 800b9b6:	4b07      	ldr	r3, [pc, #28]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	68db      	ldr	r3, [r3, #12]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d003      	beq.n	800b9c8 <RadioIrqProcess+0x1e0>
            {
                RadioEvents->RxTimeout( );
 800b9c0:	4b04      	ldr	r3, [pc, #16]	; (800b9d4 <RadioIrqProcess+0x1ec>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	4798      	blx	r3
            }
        }
    }
}
 800b9c8:	bf00      	nop
 800b9ca:	370c      	adds	r7, #12
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd90      	pop	{r4, r7, pc}
 800b9d0:	2000055b 	.word	0x2000055b
 800b9d4:	20000560 	.word	0x20000560
 800b9d8:	20000444 	.word	0x20000444
 800b9dc:	2000045c 	.word	0x2000045c
 800b9e0:	20000448 	.word	0x20000448

0800b9e4 <SX126xInit>:
 * \brief Process the IRQ if handled by the driver
 */
void SX126xProcessIrqs( void );

void SX126xInit( )
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	af00      	add	r7, sp, #0
    SX126xReset( );
 800b9e8:	f7fe fe74 	bl	800a6d4 <SX126xReset>

    // SX126xIoIrqInit( DioIrq );

    SX126xWakeup( );
 800b9ec:	f7fe fe98 	bl	800a720 <SX126xWakeup>
    SX126xSetStandby( STDBY_RC );
 800b9f0:	2000      	movs	r0, #0
 800b9f2:	f000 f953 	bl	800bc9c <SX126xSetStandby>

    // Initialize TCXO control
    SX126xIoTcxoInit( );
 800b9f6:	f7fe fe3b 	bl	800a670 <SX126xIoTcxoInit>

    // Initialize RF switch control
    SX126xIoRfSwitchInit( );
 800b9fa:	f7fe fe48 	bl	800a68e <SX126xIoRfSwitchInit>

    // Force image calibration
    ImageCalibrated = false;
 800b9fe:	4b04      	ldr	r3, [pc, #16]	; (800ba10 <SX126xInit+0x2c>)
 800ba00:	2200      	movs	r2, #0
 800ba02:	701a      	strb	r2, [r3, #0]

    SX126xSetOperatingMode( MODE_STDBY_RC );
 800ba04:	2001      	movs	r0, #1
 800ba06:	f7fe fe55 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800ba0a:	bf00      	nop
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	200005a8 	.word	0x200005a8

0800ba14 <SX126xSetPayload>:
    }
    SX126xWaitOnBusy( );
}

void SX126xSetPayload( uint8_t *payload, uint8_t size )
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b082      	sub	sp, #8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	70fb      	strb	r3, [r7, #3]
    SX126xWriteBuffer( 0x00, payload, size );
 800ba20:	78fb      	ldrb	r3, [r7, #3]
 800ba22:	461a      	mov	r2, r3
 800ba24:	6879      	ldr	r1, [r7, #4]
 800ba26:	2000      	movs	r0, #0
 800ba28:	f7fe ff9c 	bl	800a964 <SX126xWriteBuffer>
}
 800ba2c:	bf00      	nop
 800ba2e:	3708      	adds	r7, #8
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <SX126xGetPayload>:

uint8_t SX126xGetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b086      	sub	sp, #24
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	4613      	mov	r3, r2
 800ba40:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800ba42:	2300      	movs	r3, #0
 800ba44:	75fb      	strb	r3, [r7, #23]

    SX126xGetRxBufferStatus( size, &offset );
 800ba46:	f107 0317 	add.w	r3, r7, #23
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	68b8      	ldr	r0, [r7, #8]
 800ba4e:	f000 fcdf 	bl	800c410 <SX126xGetRxBufferStatus>
    if( *size > maxSize )
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	79fa      	ldrb	r2, [r7, #7]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d201      	bcs.n	800ba60 <SX126xGetPayload+0x2c>
    {
        return 1;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e007      	b.n	800ba70 <SX126xGetPayload+0x3c>
    }
    SX126xReadBuffer( offset, buffer, *size );
 800ba60:	7df8      	ldrb	r0, [r7, #23]
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	461a      	mov	r2, r3
 800ba68:	68f9      	ldr	r1, [r7, #12]
 800ba6a:	f7fe ffaf 	bl	800a9cc <SX126xReadBuffer>
    return 0;
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3718      	adds	r7, #24
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <SX126xSendPayload>:

void SX126xSendPayload( uint8_t *payload, uint8_t size, uint32_t timeout )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	460b      	mov	r3, r1
 800ba82:	607a      	str	r2, [r7, #4]
 800ba84:	72fb      	strb	r3, [r7, #11]
    SX126xSetPayload( payload, size );
 800ba86:	7afb      	ldrb	r3, [r7, #11]
 800ba88:	4619      	mov	r1, r3
 800ba8a:	68f8      	ldr	r0, [r7, #12]
 800ba8c:	f7ff ffc2 	bl	800ba14 <SX126xSetPayload>
    SX126xSetTx( timeout );
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 f91c 	bl	800bcce <SX126xSetTx>
}
 800ba96:	bf00      	nop
 800ba98:	3710      	adds	r7, #16
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}

0800ba9e <SX126xSetSyncWord>:

uint8_t SX126xSetSyncWord( uint8_t *syncWord )
{
 800ba9e:	b580      	push	{r7, lr}
 800baa0:	b082      	sub	sp, #8
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
    SX126xWriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800baa6:	2208      	movs	r2, #8
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800baae:	f7fe febb 	bl	800a828 <SX126xWriteRegisters>
    return 0;
 800bab2:	2300      	movs	r3, #0
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3708      	adds	r7, #8
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <SX126xSetCrcSeed>:

void SX126xSetCrcSeed( uint16_t seed )
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	4603      	mov	r3, r0
 800bac4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800bac6:	88fb      	ldrh	r3, [r7, #6]
 800bac8:	0a1b      	lsrs	r3, r3, #8
 800baca:	b29b      	uxth	r3, r3
 800bacc:	b2db      	uxtb	r3, r3
 800bace:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800bad0:	88fb      	ldrh	r3, [r7, #6]
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 800bad6:	f000 fb05 	bl	800c0e4 <SX126xGetPacketType>
 800bada:	4603      	mov	r3, r0
 800badc:	2b00      	cmp	r3, #0
 800bade:	d108      	bne.n	800baf2 <SX126xSetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800bae0:	f107 030c 	add.w	r3, r7, #12
 800bae4:	2202      	movs	r2, #2
 800bae6:	4619      	mov	r1, r3
 800bae8:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800baec:	f7fe fe9c 	bl	800a828 <SX126xWriteRegisters>
            break;
 800baf0:	e000      	b.n	800baf4 <SX126xSetCrcSeed+0x38>

        default:
            break;
 800baf2:	bf00      	nop
    }
}
 800baf4:	bf00      	nop
 800baf6:	3710      	adds	r7, #16
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <SX126xSetCrcPolynomial>:

void SX126xSetCrcPolynomial( uint16_t polynomial )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	4603      	mov	r3, r0
 800bb04:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800bb06:	88fb      	ldrh	r3, [r7, #6]
 800bb08:	0a1b      	lsrs	r3, r3, #8
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800bb10:	88fb      	ldrh	r3, [r7, #6]
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 800bb16:	f000 fae5 	bl	800c0e4 <SX126xGetPacketType>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d108      	bne.n	800bb32 <SX126xSetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800bb20:	f107 030c 	add.w	r3, r7, #12
 800bb24:	2202      	movs	r2, #2
 800bb26:	4619      	mov	r1, r3
 800bb28:	f240 60be 	movw	r0, #1726	; 0x6be
 800bb2c:	f7fe fe7c 	bl	800a828 <SX126xWriteRegisters>
            break;
 800bb30:	e000      	b.n	800bb34 <SX126xSetCrcPolynomial+0x38>

        default:
            break;
 800bb32:	bf00      	nop
    }
}
 800bb34:	bf00      	nop
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <SX126xSetWhiteningSeed>:

void SX126xSetWhiteningSeed( uint16_t seed )
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	4603      	mov	r3, r0
 800bb44:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800bb46:	2300      	movs	r3, #0
 800bb48:	73fb      	strb	r3, [r7, #15]
    
    switch( SX126xGetPacketType( ) )
 800bb4a:	f000 facb 	bl	800c0e4 <SX126xGetPacketType>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d121      	bne.n	800bb98 <SX126xSetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SX126xReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800bb54:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800bb58:	f7fe fef2 	bl	800a940 <SX126xReadRegister>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	f023 0301 	bic.w	r3, r3, #1
 800bb62:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800bb64:	88fb      	ldrh	r3, [r7, #6]
 800bb66:	0a1b      	lsrs	r3, r3, #8
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	b25b      	sxtb	r3, r3
 800bb6c:	f003 0301 	and.w	r3, r3, #1
 800bb70:	b25a      	sxtb	r2, r3
 800bb72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb76:	4313      	orrs	r3, r2
 800bb78:	b25b      	sxtb	r3, r3
 800bb7a:	73fb      	strb	r3, [r7, #15]
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
 800bb7e:	4619      	mov	r1, r3
 800bb80:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800bb84:	f7fe fe8c 	bl	800a8a0 <SX126xWriteRegister>
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, ( uint8_t )seed );
 800bb88:	88fb      	ldrh	r3, [r7, #6]
 800bb8a:	b2db      	uxtb	r3, r3
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800bb92:	f7fe fe85 	bl	800a8a0 <SX126xWriteRegister>
            break;
 800bb96:	e000      	b.n	800bb9a <SX126xSetWhiteningSeed+0x5e>

        default:
            break;
 800bb98:	bf00      	nop
    }
}
 800bb9a:	bf00      	nop
 800bb9c:	3710      	adds	r7, #16
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <SX126xGetRandom>:

uint32_t SX126xGetRandom( void )
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b082      	sub	sp, #8
 800bba6:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SX126xReadRegister( REG_ANA_LNA );
 800bbb4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bbb8:	f7fe fec2 	bl	800a940 <SX126xReadRegister>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800bbc0:	79fb      	ldrb	r3, [r7, #7]
 800bbc2:	f023 0301 	bic.w	r3, r3, #1
 800bbc6:	b2db      	uxtb	r3, r3
 800bbc8:	4619      	mov	r1, r3
 800bbca:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bbce:	f7fe fe67 	bl	800a8a0 <SX126xWriteRegister>

    regAnaMixer = SX126xReadRegister( REG_ANA_MIXER );
 800bbd2:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bbd6:	f7fe feb3 	bl	800a940 <SX126xReadRegister>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	71bb      	strb	r3, [r7, #6]
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800bbde:	79bb      	ldrb	r3, [r7, #6]
 800bbe0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbe4:	b2db      	uxtb	r3, r3
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bbec:	f7fe fe58 	bl	800a8a0 <SX126xWriteRegister>

    // Set radio in continuous reception
    SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 800bbf0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800bbf4:	f000 f888 	bl	800bd08 <SX126xSetRx>

    SX126xReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800bbf8:	463b      	mov	r3, r7
 800bbfa:	2204      	movs	r2, #4
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	f640 0019 	movw	r0, #2073	; 0x819
 800bc02:	f7fe fe5f 	bl	800a8c4 <SX126xReadRegisters>

    SX126xSetStandby( STDBY_RC );
 800bc06:	2000      	movs	r0, #0
 800bc08:	f000 f848 	bl	800bc9c <SX126xSetStandby>

    SX126xWriteRegister( REG_ANA_LNA, regAnaLna );
 800bc0c:	79fb      	ldrb	r3, [r7, #7]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800bc14:	f7fe fe44 	bl	800a8a0 <SX126xWriteRegister>
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer );
 800bc18:	79bb      	ldrb	r3, [r7, #6]
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800bc20:	f7fe fe3e 	bl	800a8a0 <SX126xWriteRegister>

    return number;
 800bc24:	683b      	ldr	r3, [r7, #0]
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3708      	adds	r7, #8
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd80      	pop	{r7, pc}
	...

0800bc30 <SX126xSetSleep>:

void SX126xSetSleep( SleepParams_t sleepConfig )
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	7138      	strb	r0, [r7, #4]
    SX126xAntSwOff( );
 800bc38:	f7fe ff2c 	bl	800aa94 <SX126xAntSwOff>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc3c:	793b      	ldrb	r3, [r7, #4]
 800bc3e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bc42:	b2db      	uxtb	r3, r3
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800bc48:	793b      	ldrb	r3, [r7, #4]
 800bc4a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc52:	b25b      	sxtb	r3, r3
 800bc54:	4313      	orrs	r3, r2
 800bc56:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800bc58:	793b      	ldrb	r3, [r7, #4]
 800bc5a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bc5e:	b2db      	uxtb	r3, r3
 800bc60:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800bc62:	4313      	orrs	r3, r2
 800bc64:	b25b      	sxtb	r3, r3
 800bc66:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800bc68:	73fb      	strb	r3, [r7, #15]

    if( sleepConfig.Fields.WarmStart == 0 )
 800bc6a:	793b      	ldrb	r3, [r7, #4]
 800bc6c:	f003 0304 	and.w	r3, r3, #4
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d102      	bne.n	800bc7c <SX126xSetSleep+0x4c>
    {
        // Force image calibration
        ImageCalibrated = false;
 800bc76:	4b08      	ldr	r3, [pc, #32]	; (800bc98 <SX126xSetSleep+0x68>)
 800bc78:	2200      	movs	r2, #0
 800bc7a:	701a      	strb	r2, [r3, #0]
    }
    SX126xWriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800bc7c:	f107 030f 	add.w	r3, r7, #15
 800bc80:	2201      	movs	r2, #1
 800bc82:	4619      	mov	r1, r3
 800bc84:	2084      	movs	r0, #132	; 0x84
 800bc86:	f7fe fd67 	bl	800a758 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_SLEEP );
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	f7fe fd12 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800bc90:	bf00      	nop
 800bc92:	3710      	adds	r7, #16
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}
 800bc98:	200005a8 	.word	0x200005a8

0800bc9c <SX126xSetStandby>:

void SX126xSetStandby( RadioStandbyModes_t standbyConfig )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b082      	sub	sp, #8
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	4603      	mov	r3, r0
 800bca4:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800bca6:	1dfb      	adds	r3, r7, #7
 800bca8:	2201      	movs	r2, #1
 800bcaa:	4619      	mov	r1, r3
 800bcac:	2080      	movs	r0, #128	; 0x80
 800bcae:	f7fe fd53 	bl	800a758 <SX126xWriteCommand>
    if( standbyConfig == STDBY_RC )
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d103      	bne.n	800bcc0 <SX126xSetStandby+0x24>
    {
        SX126xSetOperatingMode( MODE_STDBY_RC );
 800bcb8:	2001      	movs	r0, #1
 800bcba:	f7fe fcfb 	bl	800a6b4 <SX126xSetOperatingMode>
    }
    else
    {
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
    }
}
 800bcbe:	e002      	b.n	800bcc6 <SX126xSetStandby+0x2a>
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
 800bcc0:	2002      	movs	r0, #2
 800bcc2:	f7fe fcf7 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800bcc6:	bf00      	nop
 800bcc8:	3708      	adds	r7, #8
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}

0800bcce <SX126xSetTx>:
    SX126xWriteCommand( RADIO_SET_FS, 0, 0 );
    SX126xSetOperatingMode( MODE_FS );
}

void SX126xSetTx( uint32_t timeout )
{
 800bcce:	b580      	push	{r7, lr}
 800bcd0:	b084      	sub	sp, #16
 800bcd2:	af00      	add	r7, sp, #0
 800bcd4:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_TX );
 800bcd6:	2004      	movs	r0, #4
 800bcd8:	f7fe fcec 	bl	800a6b4 <SX126xSetOperatingMode>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	0c1b      	lsrs	r3, r3, #16
 800bce0:	b2db      	uxtb	r3, r3
 800bce2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	0a1b      	lsrs	r3, r3, #8
 800bce8:	b2db      	uxtb	r3, r3
 800bcea:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_TX, buf, 3 );
 800bcf2:	f107 030c 	add.w	r3, r7, #12
 800bcf6:	2203      	movs	r2, #3
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	2083      	movs	r0, #131	; 0x83
 800bcfc:	f7fe fd2c 	bl	800a758 <SX126xWriteCommand>
}
 800bd00:	bf00      	nop
 800bd02:	3710      	adds	r7, #16
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}

0800bd08 <SX126xSetRx>:

void SX126xSetRx( uint32_t timeout )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b084      	sub	sp, #16
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 800bd10:	2005      	movs	r0, #5
 800bd12:	f7fe fccf 	bl	800a6b4 <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x94 ); // default gain
 800bd16:	2194      	movs	r1, #148	; 0x94
 800bd18:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800bd1c:	f7fe fdc0 	bl	800a8a0 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	0c1b      	lsrs	r3, r3, #16
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	0a1b      	lsrs	r3, r3, #8
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	b2db      	uxtb	r3, r3
 800bd34:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 800bd36:	f107 030c 	add.w	r3, r7, #12
 800bd3a:	2203      	movs	r2, #3
 800bd3c:	4619      	mov	r1, r3
 800bd3e:	2082      	movs	r0, #130	; 0x82
 800bd40:	f7fe fd0a 	bl	800a758 <SX126xWriteCommand>
}
 800bd44:	bf00      	nop
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}

0800bd4c <SX126xSetRxBoosted>:

void SX126xSetRxBoosted( uint32_t timeout )
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 800bd54:	2005      	movs	r0, #5
 800bd56:	f7fe fcad 	bl	800a6b4 <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x96 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800bd5a:	2196      	movs	r1, #150	; 0x96
 800bd5c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800bd60:	f7fe fd9e 	bl	800a8a0 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	0c1b      	lsrs	r3, r3, #16
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	0a1b      	lsrs	r3, r3, #8
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 800bd7a:	f107 030c 	add.w	r3, r7, #12
 800bd7e:	2203      	movs	r2, #3
 800bd80:	4619      	mov	r1, r3
 800bd82:	2082      	movs	r0, #130	; 0x82
 800bd84:	f7fe fce8 	bl	800a758 <SX126xWriteCommand>
}
 800bd88:	bf00      	nop
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <SX126xSetRxDutyCycle>:

void SX126xSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	0c1b      	lsrs	r3, r3, #16
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	0a1b      	lsrs	r3, r3, #8
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	0c1b      	lsrs	r3, r3, #16
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	0a1b      	lsrs	r3, r3, #8
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	b2db      	uxtb	r3, r3
 800bdc4:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800bdc6:	f107 0308 	add.w	r3, r7, #8
 800bdca:	2206      	movs	r2, #6
 800bdcc:	4619      	mov	r1, r3
 800bdce:	2094      	movs	r0, #148	; 0x94
 800bdd0:	f7fe fcc2 	bl	800a758 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_RX_DC );
 800bdd4:	2006      	movs	r0, #6
 800bdd6:	f7fe fc6d 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800bdda:	bf00      	nop
 800bddc:	3710      	adds	r7, #16
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}

0800bde2 <SX126xSetCad>:

void SX126xSetCad( void )
{
 800bde2:	b580      	push	{r7, lr}
 800bde4:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_CAD, 0, 0 );
 800bde6:	2200      	movs	r2, #0
 800bde8:	2100      	movs	r1, #0
 800bdea:	20c5      	movs	r0, #197	; 0xc5
 800bdec:	f7fe fcb4 	bl	800a758 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_CAD );
 800bdf0:	2007      	movs	r0, #7
 800bdf2:	f7fe fc5f 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800bdf6:	bf00      	nop
 800bdf8:	bd80      	pop	{r7, pc}

0800bdfa <SX126xSetTxContinuousWave>:

void SX126xSetTxContinuousWave( void )
{
 800bdfa:	b580      	push	{r7, lr}
 800bdfc:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800bdfe:	2200      	movs	r2, #0
 800be00:	2100      	movs	r1, #0
 800be02:	20d1      	movs	r0, #209	; 0xd1
 800be04:	f7fe fca8 	bl	800a758 <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_TX );
 800be08:	2004      	movs	r0, #4
 800be0a:	f7fe fc53 	bl	800a6b4 <SX126xSetOperatingMode>
}
 800be0e:	bf00      	nop
 800be10:	bd80      	pop	{r7, pc}

0800be12 <SX126xSetStopRxTimerOnPreambleDetect>:
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
    SX126xSetOperatingMode( MODE_TX );
}

void SX126xSetStopRxTimerOnPreambleDetect( bool enable )
{
 800be12:	b580      	push	{r7, lr}
 800be14:	b082      	sub	sp, #8
 800be16:	af00      	add	r7, sp, #0
 800be18:	4603      	mov	r3, r0
 800be1a:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800be1c:	1dfb      	adds	r3, r7, #7
 800be1e:	2201      	movs	r2, #1
 800be20:	4619      	mov	r1, r3
 800be22:	209f      	movs	r0, #159	; 0x9f
 800be24:	f7fe fc98 	bl	800a758 <SX126xWriteCommand>
}
 800be28:	bf00      	nop
 800be2a:	3708      	adds	r7, #8
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <SX126xSetLoRaSymbNumTimeout>:

void SX126xSetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
 800be36:	4603      	mov	r3, r0
 800be38:	71fb      	strb	r3, [r7, #7]
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
                       SX126X_MAX_LORA_SYMB_NUM_TIMEOUT : 
 800be3a:	79fb      	ldrb	r3, [r7, #7]
 800be3c:	2bf8      	cmp	r3, #248	; 0xf8
 800be3e:	bf28      	it	cs
 800be40:	23f8      	movcs	r3, #248	; 0xf8
 800be42:	b2db      	uxtb	r3, r3
                       symbNum ) + 1 ) >> 1;
 800be44:	3301      	adds	r3, #1
 800be46:	105b      	asrs	r3, r3, #1
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
 800be48:	73fb      	strb	r3, [r7, #15]
    uint8_t exp  = 0;
 800be4a:	2300      	movs	r3, #0
 800be4c:	73bb      	strb	r3, [r7, #14]
    uint8_t reg  = 0;
 800be4e:	2300      	movs	r3, #0
 800be50:	737b      	strb	r3, [r7, #13]

    while( mant > 31 )
 800be52:	e006      	b.n	800be62 <SX126xSetLoRaSymbNumTimeout+0x32>
    {
        mant = ( mant + 3 ) >> 2;
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	3303      	adds	r3, #3
 800be58:	109b      	asrs	r3, r3, #2
 800be5a:	73fb      	strb	r3, [r7, #15]
        exp++;
 800be5c:	7bbb      	ldrb	r3, [r7, #14]
 800be5e:	3301      	adds	r3, #1
 800be60:	73bb      	strb	r3, [r7, #14]
    while( mant > 31 )
 800be62:	7bfb      	ldrb	r3, [r7, #15]
 800be64:	2b1f      	cmp	r3, #31
 800be66:	d8f5      	bhi.n	800be54 <SX126xSetLoRaSymbNumTimeout+0x24>
    }

    reg = mant << ( 2 * exp + 1 );
 800be68:	7bfa      	ldrb	r2, [r7, #15]
 800be6a:	7bbb      	ldrb	r3, [r7, #14]
 800be6c:	005b      	lsls	r3, r3, #1
 800be6e:	3301      	adds	r3, #1
 800be70:	fa02 f303 	lsl.w	r3, r2, r3
 800be74:	b2db      	uxtb	r3, r3
 800be76:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_LORASYMBTIMEOUT, &reg, 1 );
 800be78:	f107 030d 	add.w	r3, r7, #13
 800be7c:	2201      	movs	r2, #1
 800be7e:	4619      	mov	r1, r3
 800be80:	20a0      	movs	r0, #160	; 0xa0
 800be82:	f7fe fc69 	bl	800a758 <SX126xWriteCommand>

    if( symbNum != 0 )
 800be86:	79fb      	ldrb	r3, [r7, #7]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d00c      	beq.n	800bea6 <SX126xSetLoRaSymbNumTimeout+0x76>
    {
        reg = exp + ( mant << 3 );
 800be8c:	7bfb      	ldrb	r3, [r7, #15]
 800be8e:	00db      	lsls	r3, r3, #3
 800be90:	b2da      	uxtb	r2, r3
 800be92:	7bbb      	ldrb	r3, [r7, #14]
 800be94:	4413      	add	r3, r2
 800be96:	b2db      	uxtb	r3, r3
 800be98:	737b      	strb	r3, [r7, #13]
        SX126xWriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800be9a:	7b7b      	ldrb	r3, [r7, #13]
 800be9c:	4619      	mov	r1, r3
 800be9e:	f240 7006 	movw	r0, #1798	; 0x706
 800bea2:	f7fe fcfd 	bl	800a8a0 <SX126xWriteRegister>
    }
}
 800bea6:	bf00      	nop
 800bea8:	3710      	adds	r7, #16
 800beaa:	46bd      	mov	sp, r7
 800beac:	bd80      	pop	{r7, pc}

0800beae <SX126xSetRegulatorMode>:

void SX126xSetRegulatorMode( RadioRegulatorMode_t mode )
{
 800beae:	b580      	push	{r7, lr}
 800beb0:	b082      	sub	sp, #8
 800beb2:	af00      	add	r7, sp, #0
 800beb4:	4603      	mov	r3, r0
 800beb6:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800beb8:	1dfb      	adds	r3, r7, #7
 800beba:	2201      	movs	r2, #1
 800bebc:	4619      	mov	r1, r3
 800bebe:	2096      	movs	r0, #150	; 0x96
 800bec0:	f7fe fc4a 	bl	800a758 <SX126xWriteCommand>
}
 800bec4:	bf00      	nop
 800bec6:	3708      	adds	r7, #8
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <SX126xCalibrateImage>:

    SX126xWriteCommand( RADIO_CALIBRATE, &value, 1 );
}

void SX126xCalibrateImage( uint32_t freq )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	4a1b      	ldr	r2, [pc, #108]	; (800bf44 <SX126xCalibrateImage+0x78>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d904      	bls.n	800bee6 <SX126xCalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800bedc:	23e1      	movs	r3, #225	; 0xe1
 800bede:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800bee0:	23e9      	movs	r3, #233	; 0xe9
 800bee2:	737b      	strb	r3, [r7, #13]
 800bee4:	e022      	b.n	800bf2c <SX126xCalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	4a17      	ldr	r2, [pc, #92]	; (800bf48 <SX126xCalibrateImage+0x7c>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d904      	bls.n	800bef8 <SX126xCalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800beee:	23d7      	movs	r3, #215	; 0xd7
 800bef0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800bef2:	23db      	movs	r3, #219	; 0xdb
 800bef4:	737b      	strb	r3, [r7, #13]
 800bef6:	e019      	b.n	800bf2c <SX126xCalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	4a14      	ldr	r2, [pc, #80]	; (800bf4c <SX126xCalibrateImage+0x80>)
 800befc:	4293      	cmp	r3, r2
 800befe:	d904      	bls.n	800bf0a <SX126xCalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800bf00:	23c1      	movs	r3, #193	; 0xc1
 800bf02:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800bf04:	23c5      	movs	r3, #197	; 0xc5
 800bf06:	737b      	strb	r3, [r7, #13]
 800bf08:	e010      	b.n	800bf2c <SX126xCalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	4a10      	ldr	r2, [pc, #64]	; (800bf50 <SX126xCalibrateImage+0x84>)
 800bf0e:	4293      	cmp	r3, r2
 800bf10:	d904      	bls.n	800bf1c <SX126xCalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800bf12:	2375      	movs	r3, #117	; 0x75
 800bf14:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800bf16:	2381      	movs	r3, #129	; 0x81
 800bf18:	737b      	strb	r3, [r7, #13]
 800bf1a:	e007      	b.n	800bf2c <SX126xCalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	4a0d      	ldr	r2, [pc, #52]	; (800bf54 <SX126xCalibrateImage+0x88>)
 800bf20:	4293      	cmp	r3, r2
 800bf22:	d903      	bls.n	800bf2c <SX126xCalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800bf24:	236b      	movs	r3, #107	; 0x6b
 800bf26:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800bf28:	236f      	movs	r3, #111	; 0x6f
 800bf2a:	737b      	strb	r3, [r7, #13]
    }
    SX126xWriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800bf2c:	f107 030c 	add.w	r3, r7, #12
 800bf30:	2202      	movs	r2, #2
 800bf32:	4619      	mov	r1, r3
 800bf34:	2098      	movs	r0, #152	; 0x98
 800bf36:	f7fe fc0f 	bl	800a758 <SX126xWriteCommand>
}
 800bf3a:	bf00      	nop
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}
 800bf42:	bf00      	nop
 800bf44:	35a4e900 	.word	0x35a4e900
 800bf48:	32a9f880 	.word	0x32a9f880
 800bf4c:	2de54480 	.word	0x2de54480
 800bf50:	1b6b0b00 	.word	0x1b6b0b00
 800bf54:	1954fc40 	.word	0x1954fc40

0800bf58 <SX126xSetPaConfig>:

void SX126xSetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800bf58:	b590      	push	{r4, r7, lr}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	4604      	mov	r4, r0
 800bf60:	4608      	mov	r0, r1
 800bf62:	4611      	mov	r1, r2
 800bf64:	461a      	mov	r2, r3
 800bf66:	4623      	mov	r3, r4
 800bf68:	71fb      	strb	r3, [r7, #7]
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	71bb      	strb	r3, [r7, #6]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	717b      	strb	r3, [r7, #5]
 800bf72:	4613      	mov	r3, r2
 800bf74:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800bf76:	79fb      	ldrb	r3, [r7, #7]
 800bf78:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800bf7a:	79bb      	ldrb	r3, [r7, #6]
 800bf7c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800bf7e:	797b      	ldrb	r3, [r7, #5]
 800bf80:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800bf82:	793b      	ldrb	r3, [r7, #4]
 800bf84:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800bf86:	f107 030c 	add.w	r3, r7, #12
 800bf8a:	2204      	movs	r2, #4
 800bf8c:	4619      	mov	r1, r3
 800bf8e:	2095      	movs	r0, #149	; 0x95
 800bf90:	f7fe fbe2 	bl	800a758 <SX126xWriteCommand>
}
 800bf94:	bf00      	nop
 800bf96:	3714      	adds	r7, #20
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd90      	pop	{r4, r7, pc}

0800bf9c <SX126xSetDioIrqParams>:
{
    SX126xWriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SX126xSetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800bf9c:	b590      	push	{r4, r7, lr}
 800bf9e:	b085      	sub	sp, #20
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	4608      	mov	r0, r1
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	4623      	mov	r3, r4
 800bfac:	80fb      	strh	r3, [r7, #6]
 800bfae:	4603      	mov	r3, r0
 800bfb0:	80bb      	strh	r3, [r7, #4]
 800bfb2:	460b      	mov	r3, r1
 800bfb4:	807b      	strh	r3, [r7, #2]
 800bfb6:	4613      	mov	r3, r2
 800bfb8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800bfba:	88fb      	ldrh	r3, [r7, #6]
 800bfbc:	0a1b      	lsrs	r3, r3, #8
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800bfc4:	88fb      	ldrh	r3, [r7, #6]
 800bfc6:	b2db      	uxtb	r3, r3
 800bfc8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800bfca:	88bb      	ldrh	r3, [r7, #4]
 800bfcc:	0a1b      	lsrs	r3, r3, #8
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800bfd4:	88bb      	ldrh	r3, [r7, #4]
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800bfda:	887b      	ldrh	r3, [r7, #2]
 800bfdc:	0a1b      	lsrs	r3, r3, #8
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800bfe4:	887b      	ldrh	r3, [r7, #2]
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800bfea:	883b      	ldrh	r3, [r7, #0]
 800bfec:	0a1b      	lsrs	r3, r3, #8
 800bfee:	b29b      	uxth	r3, r3
 800bff0:	b2db      	uxtb	r3, r3
 800bff2:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800bff4:	883b      	ldrh	r3, [r7, #0]
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800bffa:	f107 0308 	add.w	r3, r7, #8
 800bffe:	2208      	movs	r2, #8
 800c000:	4619      	mov	r1, r3
 800c002:	2008      	movs	r0, #8
 800c004:	f7fe fba8 	bl	800a758 <SX126xWriteCommand>
}
 800c008:	bf00      	nop
 800c00a:	3714      	adds	r7, #20
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd90      	pop	{r4, r7, pc}

0800c010 <SX126xGetIrqStatus>:

uint16_t SX126xGetIrqStatus( void )
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b082      	sub	sp, #8
 800c014:	af00      	add	r7, sp, #0
    uint8_t irqStatus[2];

    SX126xReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 800c016:	1d3b      	adds	r3, r7, #4
 800c018:	2202      	movs	r2, #2
 800c01a:	4619      	mov	r1, r3
 800c01c:	2012      	movs	r0, #18
 800c01e:	f7fe fbcb 	bl	800a7b8 <SX126xReadCommand>
    return ( irqStatus[0] << 8 ) | irqStatus[1];
 800c022:	793b      	ldrb	r3, [r7, #4]
 800c024:	021b      	lsls	r3, r3, #8
 800c026:	b21a      	sxth	r2, r3
 800c028:	797b      	ldrb	r3, [r7, #5]
 800c02a:	b21b      	sxth	r3, r3
 800c02c:	4313      	orrs	r3, r2
 800c02e:	b21b      	sxth	r3, r3
 800c030:	b29b      	uxth	r3, r3
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <SX126xSetDio2AsRfSwitchCtrl>:

void SX126xSetDio2AsRfSwitchCtrl( uint8_t enable )
{
 800c03a:	b580      	push	{r7, lr}
 800c03c:	b082      	sub	sp, #8
 800c03e:	af00      	add	r7, sp, #0
 800c040:	4603      	mov	r3, r0
 800c042:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_RFSWITCHMODE, &enable, 1 );
 800c044:	1dfb      	adds	r3, r7, #7
 800c046:	2201      	movs	r2, #1
 800c048:	4619      	mov	r1, r3
 800c04a:	209d      	movs	r0, #157	; 0x9d
 800c04c:	f7fe fb84 	bl	800a758 <SX126xWriteCommand>
}
 800c050:	bf00      	nop
 800c052:	3708      	adds	r7, #8
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}

0800c058 <SX126xSetRfFrequency>:

    SX126xWriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
}

void SX126xSetRfFrequency( uint32_t frequency )
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];

    if( ImageCalibrated == false )
 800c060:	4b15      	ldr	r3, [pc, #84]	; (800c0b8 <SX126xSetRfFrequency+0x60>)
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	f083 0301 	eor.w	r3, r3, #1
 800c068:	b2db      	uxtb	r3, r3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d005      	beq.n	800c07a <SX126xSetRfFrequency+0x22>
    {
        SX126xCalibrateImage( frequency );
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f7ff ff2c 	bl	800becc <SX126xCalibrateImage>
        ImageCalibrated = true;
 800c074:	4b10      	ldr	r3, [pc, #64]	; (800c0b8 <SX126xSetRfFrequency+0x60>)
 800c076:	2201      	movs	r2, #1
 800c078:	701a      	strb	r2, [r3, #0]
    }

    uint32_t freqInPllSteps = SX126xConvertFreqInHzToPllStep( frequency );
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f000 fa5e 	bl	800c53c <SX126xConvertFreqInHzToPllStep>
 800c080:	60f8      	str	r0, [r7, #12]

    buf[0] = ( uint8_t )( ( freqInPllSteps >> 24 ) & 0xFF );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	0e1b      	lsrs	r3, r3, #24
 800c086:	b2db      	uxtb	r3, r3
 800c088:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF );
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	0c1b      	lsrs	r3, r3, #16
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF );
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	0a1b      	lsrs	r3, r3, #8
 800c096:	b2db      	uxtb	r3, r3
 800c098:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freqInPllSteps & 0xFF );
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	72fb      	strb	r3, [r7, #11]
    SX126xWriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800c0a0:	f107 0308 	add.w	r3, r7, #8
 800c0a4:	2204      	movs	r2, #4
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	2086      	movs	r0, #134	; 0x86
 800c0aa:	f7fe fb55 	bl	800a758 <SX126xWriteCommand>
}
 800c0ae:	bf00      	nop
 800c0b0:	3710      	adds	r7, #16
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	200005a8 	.word	0x200005a8

0800c0bc <SX126xSetPacketType>:

void SX126xSetPacketType( RadioPacketTypes_t packetType )
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b082      	sub	sp, #8
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800c0c6:	79fa      	ldrb	r2, [r7, #7]
 800c0c8:	4b05      	ldr	r3, [pc, #20]	; (800c0e0 <SX126xSetPacketType+0x24>)
 800c0ca:	701a      	strb	r2, [r3, #0]
    SX126xWriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800c0cc:	1dfb      	adds	r3, r7, #7
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	208a      	movs	r0, #138	; 0x8a
 800c0d4:	f7fe fb40 	bl	800a758 <SX126xWriteCommand>
}
 800c0d8:	bf00      	nop
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	200005a0 	.word	0x200005a0

0800c0e4 <SX126xGetPacketType>:

RadioPacketTypes_t SX126xGetPacketType( void )
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	af00      	add	r7, sp, #0
    return PacketType;
 800c0e8:	4b03      	ldr	r3, [pc, #12]	; (800c0f8 <SX126xGetPacketType+0x14>)
 800c0ea:	781b      	ldrb	r3, [r3, #0]
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	200005a0 	.word	0x200005a0

0800c0fc <SX126xSetTxParams>:

void SX126xSetTxParams( int8_t power, RadioRampTimes_t rampTime )
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	4603      	mov	r3, r0
 800c104:	460a      	mov	r2, r1
 800c106:	71fb      	strb	r3, [r7, #7]
 800c108:	4613      	mov	r3, r2
 800c10a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    if( SX126xGetDeviceId( ) == SX1261 )
 800c10c:	f7fe fca6 	bl	800aa5c <SX126xGetDeviceId>
 800c110:	4603      	mov	r3, r0
 800c112:	2b01      	cmp	r3, #1
 800c114:	d11f      	bne.n	800c156 <SX126xSetTxParams+0x5a>
    {
        if( power == 15 )
 800c116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c11a:	2b0f      	cmp	r3, #15
 800c11c:	d106      	bne.n	800c12c <SX126xSetTxParams+0x30>
        {
            SX126xSetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800c11e:	2301      	movs	r3, #1
 800c120:	2201      	movs	r2, #1
 800c122:	2100      	movs	r1, #0
 800c124:	2006      	movs	r0, #6
 800c126:	f7ff ff17 	bl	800bf58 <SX126xSetPaConfig>
 800c12a:	e005      	b.n	800c138 <SX126xSetTxParams+0x3c>
        }
        else
        {
            SX126xSetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800c12c:	2301      	movs	r3, #1
 800c12e:	2201      	movs	r2, #1
 800c130:	2100      	movs	r1, #0
 800c132:	2004      	movs	r0, #4
 800c134:	f7ff ff10 	bl	800bf58 <SX126xSetPaConfig>
        }
        if( power >= 14 )
 800c138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c13c:	2b0d      	cmp	r3, #13
 800c13e:	dd02      	ble.n	800c146 <SX126xSetTxParams+0x4a>
        {
            power = 14;
 800c140:	230e      	movs	r3, #14
 800c142:	71fb      	strb	r3, [r7, #7]
 800c144:	e028      	b.n	800c198 <SX126xSetTxParams+0x9c>
        }
        else if( power < -17 )
 800c146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c14a:	f113 0f11 	cmn.w	r3, #17
 800c14e:	da23      	bge.n	800c198 <SX126xSetTxParams+0x9c>
        {
            power = -17;
 800c150:	23ef      	movs	r3, #239	; 0xef
 800c152:	71fb      	strb	r3, [r7, #7]
 800c154:	e020      	b.n	800c198 <SX126xSetTxParams+0x9c>
        }
    }
    else // sx1262
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        SX126xWriteRegister( REG_TX_CLAMP_CFG, SX126xReadRegister( REG_TX_CLAMP_CFG ) | ( 0x0F << 1 ) );
 800c156:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c15a:	f7fe fbf1 	bl	800a940 <SX126xReadRegister>
 800c15e:	4603      	mov	r3, r0
 800c160:	f043 031e 	orr.w	r3, r3, #30
 800c164:	b2db      	uxtb	r3, r3
 800c166:	4619      	mov	r1, r3
 800c168:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c16c:	f7fe fb98 	bl	800a8a0 <SX126xWriteRegister>
        // WORKAROUND END

        SX126xSetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800c170:	2301      	movs	r3, #1
 800c172:	2200      	movs	r2, #0
 800c174:	2107      	movs	r1, #7
 800c176:	2004      	movs	r0, #4
 800c178:	f7ff feee 	bl	800bf58 <SX126xSetPaConfig>
        if( power > 22 )
 800c17c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c180:	2b16      	cmp	r3, #22
 800c182:	dd02      	ble.n	800c18a <SX126xSetTxParams+0x8e>
        {
            power = 22;
 800c184:	2316      	movs	r3, #22
 800c186:	71fb      	strb	r3, [r7, #7]
 800c188:	e006      	b.n	800c198 <SX126xSetTxParams+0x9c>
        }
        else if( power < -9 )
 800c18a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c18e:	f113 0f09 	cmn.w	r3, #9
 800c192:	da01      	bge.n	800c198 <SX126xSetTxParams+0x9c>
        {
            power = -9;
 800c194:	23f7      	movs	r3, #247	; 0xf7
 800c196:	71fb      	strb	r3, [r7, #7]
        }
    }
    buf[0] = power;
 800c198:	79fb      	ldrb	r3, [r7, #7]
 800c19a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800c19c:	79bb      	ldrb	r3, [r7, #6]
 800c19e:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800c1a0:	f107 030c 	add.w	r3, r7, #12
 800c1a4:	2202      	movs	r2, #2
 800c1a6:	4619      	mov	r1, r3
 800c1a8:	208e      	movs	r0, #142	; 0x8e
 800c1aa:	f7fe fad5 	bl	800a758 <SX126xWriteCommand>
}
 800c1ae:	bf00      	nop
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
	...

0800c1b8 <SX126xSetModulationParams>:

void SX126xSetModulationParams( ModulationParams_t *modulationParams )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b086      	sub	sp, #24
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c1c4:	4a32      	ldr	r2, [pc, #200]	; (800c290 <SX126xSetModulationParams+0xd8>)
 800c1c6:	f107 0308 	add.w	r3, r7, #8
 800c1ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1ce:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	781a      	ldrb	r2, [r3, #0]
 800c1d6:	4b2f      	ldr	r3, [pc, #188]	; (800c294 <SX126xSetModulationParams+0xdc>)
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d004      	beq.n	800c1e8 <SX126xSetModulationParams+0x30>
    {
        SX126xSetPacketType( modulationParams->PacketType );
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7ff ff6a 	bl	800c0bc <SX126xSetPacketType>
    }

    switch( modulationParams->PacketType )
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	781b      	ldrb	r3, [r3, #0]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d002      	beq.n	800c1f6 <SX126xSetModulationParams+0x3e>
 800c1f0:	2b01      	cmp	r3, #1
 800c1f2:	d033      	beq.n	800c25c <SX126xSetModulationParams+0xa4>
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );

        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 800c1f4:	e049      	b.n	800c28a <SX126xSetModulationParams+0xd2>
        n = 8;
 800c1f6:	2308      	movs	r3, #8
 800c1f8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )( 32 * SX126X_XTAL_FREQ / modulationParams->Params.Gfsk.BitRate );
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	4a26      	ldr	r2, [pc, #152]	; (800c298 <SX126xSetModulationParams+0xe0>)
 800c200:	fbb2 f3f3 	udiv	r3, r2, r3
 800c204:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	0c1b      	lsrs	r3, r3, #16
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	0a1b      	lsrs	r3, r3, #8
 800c212:	b2db      	uxtb	r3, r3
 800c214:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	7b1b      	ldrb	r3, [r3, #12]
 800c220:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	7b5b      	ldrb	r3, [r3, #13]
 800c226:	733b      	strb	r3, [r7, #12]
        tempVal = SX126xConvertFreqInHzToPllStep( modulationParams->Params.Gfsk.Fdev );
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	689b      	ldr	r3, [r3, #8]
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 f985 	bl	800c53c <SX126xConvertFreqInHzToPllStep>
 800c232:	6178      	str	r0, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	0c1b      	lsrs	r3, r3, #16
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	0a1b      	lsrs	r3, r3, #8
 800c240:	b2db      	uxtb	r3, r3
 800c242:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	b2db      	uxtb	r3, r3
 800c248:	73fb      	strb	r3, [r7, #15]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c24a:	7cfb      	ldrb	r3, [r7, #19]
 800c24c:	b29a      	uxth	r2, r3
 800c24e:	f107 0308 	add.w	r3, r7, #8
 800c252:	4619      	mov	r1, r3
 800c254:	208b      	movs	r0, #139	; 0x8b
 800c256:	f7fe fa7f 	bl	800a758 <SX126xWriteCommand>
        break;
 800c25a:	e016      	b.n	800c28a <SX126xSetModulationParams+0xd2>
        n = 4;
 800c25c:	2304      	movs	r3, #4
 800c25e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	7c1b      	ldrb	r3, [r3, #16]
 800c264:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	7c5b      	ldrb	r3, [r3, #17]
 800c26a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	7c9b      	ldrb	r3, [r3, #18]
 800c270:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	7cdb      	ldrb	r3, [r3, #19]
 800c276:	72fb      	strb	r3, [r7, #11]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c278:	7cfb      	ldrb	r3, [r7, #19]
 800c27a:	b29a      	uxth	r2, r3
 800c27c:	f107 0308 	add.w	r3, r7, #8
 800c280:	4619      	mov	r1, r3
 800c282:	208b      	movs	r0, #139	; 0x8b
 800c284:	f7fe fa68 	bl	800a758 <SX126xWriteCommand>
        break;
 800c288:	bf00      	nop
    }
}
 800c28a:	3718      	adds	r7, #24
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}
 800c290:	08013330 	.word	0x08013330
 800c294:	200005a0 	.word	0x200005a0
 800c298:	3d090000 	.word	0x3d090000

0800c29c <SX126xSetPacketParams>:

void SX126xSetPacketParams( PacketParams_t *packetParams )
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b086      	sub	sp, #24
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c2a8:	4a40      	ldr	r2, [pc, #256]	; (800c3ac <SX126xSetPacketParams+0x110>)
 800c2aa:	f107 030c 	add.w	r3, r7, #12
 800c2ae:	ca07      	ldmia	r2, {r0, r1, r2}
 800c2b0:	c303      	stmia	r3!, {r0, r1}
 800c2b2:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	781a      	ldrb	r2, [r3, #0]
 800c2b8:	4b3d      	ldr	r3, [pc, #244]	; (800c3b0 <SX126xSetPacketParams+0x114>)
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d004      	beq.n	800c2ca <SX126xSetPacketParams+0x2e>
    {
        SX126xSetPacketType( packetParams->PacketType );
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	781b      	ldrb	r3, [r3, #0]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f7ff fef9 	bl	800c0bc <SX126xSetPacketType>
    }

    switch( packetParams->PacketType )
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d002      	beq.n	800c2d8 <SX126xSetPacketParams+0x3c>
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d042      	beq.n	800c35c <SX126xSetPacketParams+0xc0>
        buf[4] = packetParams->Params.LoRa.CrcMode;
        buf[5] = packetParams->Params.LoRa.InvertIQ;
        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 800c2d6:	e066      	b.n	800c3a6 <SX126xSetPacketParams+0x10a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	7a5b      	ldrb	r3, [r3, #9]
 800c2dc:	2bf1      	cmp	r3, #241	; 0xf1
 800c2de:	d10a      	bne.n	800c2f6 <SX126xSetPacketParams+0x5a>
            SX126xSetCrcSeed( CRC_IBM_SEED );
 800c2e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c2e4:	f7ff fbea 	bl	800babc <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800c2e8:	f248 0005 	movw	r0, #32773	; 0x8005
 800c2ec:	f7ff fc06 	bl	800bafc <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800c2f0:	2302      	movs	r3, #2
 800c2f2:	75bb      	strb	r3, [r7, #22]
 800c2f4:	e011      	b.n	800c31a <SX126xSetPacketParams+0x7e>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	7a5b      	ldrb	r3, [r3, #9]
 800c2fa:	2bf2      	cmp	r3, #242	; 0xf2
 800c2fc:	d10a      	bne.n	800c314 <SX126xSetPacketParams+0x78>
            SX126xSetCrcSeed( CRC_CCITT_SEED );
 800c2fe:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800c302:	f7ff fbdb 	bl	800babc <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800c306:	f241 0021 	movw	r0, #4129	; 0x1021
 800c30a:	f7ff fbf7 	bl	800bafc <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800c30e:	2306      	movs	r3, #6
 800c310:	75bb      	strb	r3, [r7, #22]
 800c312:	e002      	b.n	800c31a <SX126xSetPacketParams+0x7e>
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	7a5b      	ldrb	r3, [r3, #9]
 800c318:	75bb      	strb	r3, [r7, #22]
        n = 9;
 800c31a:	2309      	movs	r3, #9
 800c31c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	885b      	ldrh	r3, [r3, #2]
 800c322:	0a1b      	lsrs	r3, r3, #8
 800c324:	b29b      	uxth	r3, r3
 800c326:	b2db      	uxtb	r3, r3
 800c328:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	885b      	ldrh	r3, [r3, #2]
 800c32e:	b2db      	uxtb	r3, r3
 800c330:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	791b      	ldrb	r3, [r3, #4]
 800c336:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	795b      	ldrb	r3, [r3, #5]
 800c33c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	799b      	ldrb	r3, [r3, #6]
 800c342:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	79db      	ldrb	r3, [r3, #7]
 800c348:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	7a1b      	ldrb	r3, [r3, #8]
 800c34e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800c350:	7dbb      	ldrb	r3, [r7, #22]
 800c352:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	7a9b      	ldrb	r3, [r3, #10]
 800c358:	753b      	strb	r3, [r7, #20]
        break;
 800c35a:	e01c      	b.n	800c396 <SX126xSetPacketParams+0xfa>
        n = 6;
 800c35c:	2306      	movs	r3, #6
 800c35e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	899b      	ldrh	r3, [r3, #12]
 800c364:	0a1b      	lsrs	r3, r3, #8
 800c366:	b29b      	uxth	r3, r3
 800c368:	b2db      	uxtb	r3, r3
 800c36a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	899b      	ldrh	r3, [r3, #12]
 800c370:	b2db      	uxtb	r3, r3
 800c372:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	7b9a      	ldrb	r2, [r3, #14]
 800c378:	4b0e      	ldr	r3, [pc, #56]	; (800c3b4 <SX126xSetPacketParams+0x118>)
 800c37a:	4611      	mov	r1, r2
 800c37c:	7019      	strb	r1, [r3, #0]
 800c37e:	4613      	mov	r3, r2
 800c380:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	7bdb      	ldrb	r3, [r3, #15]
 800c386:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	7c1b      	ldrb	r3, [r3, #16]
 800c38c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	7c5b      	ldrb	r3, [r3, #17]
 800c392:	747b      	strb	r3, [r7, #17]
        break;
 800c394:	bf00      	nop
    }
    SX126xWriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800c396:	7dfb      	ldrb	r3, [r7, #23]
 800c398:	b29a      	uxth	r2, r3
 800c39a:	f107 030c 	add.w	r3, r7, #12
 800c39e:	4619      	mov	r1, r3
 800c3a0:	208c      	movs	r0, #140	; 0x8c
 800c3a2:	f7fe f9d9 	bl	800a758 <SX126xWriteCommand>
}
 800c3a6:	3718      	adds	r7, #24
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	bd80      	pop	{r7, pc}
 800c3ac:	08013338 	.word	0x08013338
 800c3b0:	200005a0 	.word	0x200005a0
 800c3b4:	200005a1 	.word	0x200005a1

0800c3b8 <SX126xSetBufferBaseAddress>:
    SX126xWriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    SX126xSetOperatingMode( MODE_CAD );
}

void SX126xSetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b084      	sub	sp, #16
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	4603      	mov	r3, r0
 800c3c0:	460a      	mov	r2, r1
 800c3c2:	71fb      	strb	r3, [r7, #7]
 800c3c4:	4613      	mov	r3, r2
 800c3c6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800c3c8:	79fb      	ldrb	r3, [r7, #7]
 800c3ca:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800c3cc:	79bb      	ldrb	r3, [r7, #6]
 800c3ce:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800c3d0:	f107 030c 	add.w	r3, r7, #12
 800c3d4:	2202      	movs	r2, #2
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	208f      	movs	r0, #143	; 0x8f
 800c3da:	f7fe f9bd 	bl	800a758 <SX126xWriteCommand>
}
 800c3de:	bf00      	nop
 800c3e0:	3710      	adds	r7, #16
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}

0800c3e6 <SX126xGetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SX126xGetRssiInst( void )
{
 800c3e6:	b580      	push	{r7, lr}
 800c3e8:	b082      	sub	sp, #8
 800c3ea:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	71fb      	strb	r3, [r7, #7]

    SX126xReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800c3f0:	1d3b      	adds	r3, r7, #4
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	2015      	movs	r0, #21
 800c3f8:	f7fe f9de 	bl	800a7b8 <SX126xReadCommand>
    rssi = -buf[0] >> 1;
 800c3fc:	793b      	ldrb	r3, [r7, #4]
 800c3fe:	425b      	negs	r3, r3
 800c400:	105b      	asrs	r3, r3, #1
 800c402:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800c404:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3708      	adds	r7, #8
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <SX126xGetRxBufferStatus>:

void SX126xGetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b084      	sub	sp, #16
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SX126xReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800c41a:	f107 030c 	add.w	r3, r7, #12
 800c41e:	2202      	movs	r2, #2
 800c420:	4619      	mov	r1, r3
 800c422:	2013      	movs	r0, #19
 800c424:	f7fe f9c8 	bl	800a7b8 <SX126xReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SX126xGetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800c428:	f7ff fe5c 	bl	800c0e4 <SX126xGetPacketType>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d10d      	bne.n	800c44e <SX126xGetRxBufferStatus+0x3e>
 800c432:	4b0c      	ldr	r3, [pc, #48]	; (800c464 <SX126xGetRxBufferStatus+0x54>)
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	b2db      	uxtb	r3, r3
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d108      	bne.n	800c44e <SX126xGetRxBufferStatus+0x3e>
    {
        *payloadLength = SX126xReadRegister( REG_LR_PAYLOADLENGTH );
 800c43c:	f240 7002 	movw	r0, #1794	; 0x702
 800c440:	f7fe fa7e 	bl	800a940 <SX126xReadRegister>
 800c444:	4603      	mov	r3, r0
 800c446:	461a      	mov	r2, r3
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	701a      	strb	r2, [r3, #0]
 800c44c:	e002      	b.n	800c454 <SX126xGetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800c44e:	7b3a      	ldrb	r2, [r7, #12]
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800c454:	7b7a      	ldrb	r2, [r7, #13]
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	701a      	strb	r2, [r3, #0]
}
 800c45a:	bf00      	nop
 800c45c:	3710      	adds	r7, #16
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}
 800c462:	bf00      	nop
 800c464:	200005a1 	.word	0x200005a1

0800c468 <SX126xGetPacketStatus>:

void SX126xGetPacketStatus( PacketStatus_t *pktStatus )
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b084      	sub	sp, #16
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SX126xReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800c470:	f107 030c 	add.w	r3, r7, #12
 800c474:	2203      	movs	r2, #3
 800c476:	4619      	mov	r1, r3
 800c478:	2014      	movs	r0, #20
 800c47a:	f7fe f99d 	bl	800a7b8 <SX126xReadCommand>

    pktStatus->packetType = SX126xGetPacketType( );
 800c47e:	f7ff fe31 	bl	800c0e4 <SX126xGetPacketType>
 800c482:	4603      	mov	r3, r0
 800c484:	461a      	mov	r2, r3
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d002      	beq.n	800c498 <SX126xGetPacketStatus+0x30>
 800c492:	2b01      	cmp	r3, #1
 800c494:	d013      	beq.n	800c4be <SX126xGetPacketStatus+0x56>
 800c496:	e02a      	b.n	800c4ee <SX126xGetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800c498:	7b3a      	ldrb	r2, [r7, #12]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800c49e:	7b7b      	ldrb	r3, [r7, #13]
 800c4a0:	425b      	negs	r3, r3
 800c4a2:	105b      	asrs	r3, r3, #1
 800c4a4:	b25a      	sxtb	r2, r3
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800c4aa:	7bbb      	ldrb	r3, [r7, #14]
 800c4ac:	425b      	negs	r3, r3
 800c4ae:	105b      	asrs	r3, r3, #1
 800c4b0:	b25a      	sxtb	r2, r3
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	609a      	str	r2, [r3, #8]
            break;
 800c4bc:	e020      	b.n	800c500 <SX126xGetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800c4be:	7b3b      	ldrb	r3, [r7, #12]
 800c4c0:	425b      	negs	r3, r3
 800c4c2:	105b      	asrs	r3, r3, #1
 800c4c4:	b25a      	sxtb	r2, r3
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800c4ca:	7b7b      	ldrb	r3, [r7, #13]
 800c4cc:	b25b      	sxtb	r3, r3
 800c4ce:	3302      	adds	r3, #2
 800c4d0:	109b      	asrs	r3, r3, #2
 800c4d2:	b25a      	sxtb	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800c4d8:	7bbb      	ldrb	r3, [r7, #14]
 800c4da:	425b      	negs	r3, r3
 800c4dc:	105b      	asrs	r3, r3, #1
 800c4de:	b25a      	sxtb	r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800c4e4:	4b08      	ldr	r3, [pc, #32]	; (800c508 <SX126xGetPacketStatus+0xa0>)
 800c4e6:	681a      	ldr	r2, [r3, #0]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	611a      	str	r2, [r3, #16]
            break;
 800c4ec:	e008      	b.n	800c500 <SX126xGetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 800c4ee:	2214      	movs	r2, #20
 800c4f0:	2100      	movs	r1, #0
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f001 fb64 	bl	800dbc0 <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	220f      	movs	r2, #15
 800c4fc:	701a      	strb	r2, [r3, #0]
            break;
 800c4fe:	bf00      	nop
    }
}
 800c500:	bf00      	nop
 800c502:	3710      	adds	r7, #16
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}
 800c508:	200005a4 	.word	0x200005a4

0800c50c <SX126xClearIrqStatus>:
    uint8_t buf[2] = { 0x00, 0x00 };
    SX126xWriteCommand( RADIO_CLR_ERROR, buf, 2 );
}

void SX126xClearIrqStatus( uint16_t irq )
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b084      	sub	sp, #16
 800c510:	af00      	add	r7, sp, #0
 800c512:	4603      	mov	r3, r0
 800c514:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 800c516:	88fb      	ldrh	r3, [r7, #6]
 800c518:	0a1b      	lsrs	r3, r3, #8
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	b2db      	uxtb	r3, r3
 800c51e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 800c520:	88fb      	ldrh	r3, [r7, #6]
 800c522:	b2db      	uxtb	r3, r3
 800c524:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 800c526:	f107 030c 	add.w	r3, r7, #12
 800c52a:	2202      	movs	r2, #2
 800c52c:	4619      	mov	r1, r3
 800c52e:	2002      	movs	r0, #2
 800c530:	f7fe f912 	bl	800a758 <SX126xWriteCommand>
}
 800c534:	bf00      	nop
 800c536:	3710      	adds	r7, #16
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}

0800c53c <SX126xConvertFreqInHzToPllStep>:

static uint32_t SX126xConvertFreqInHzToPllStep( uint32_t freqInHz )
{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX126X_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX126X_PLL_STEP_SCALED;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	4a0f      	ldr	r2, [pc, #60]	; (800c584 <SX126xConvertFreqInHzToPllStep+0x48>)
 800c548:	fba2 2303 	umull	r2, r3, r2, r3
 800c54c:	0b1b      	lsrs	r3, r3, #12
 800c54e:	60fb      	str	r3, [r7, #12]
    stepsFrac = freqInHz - ( stepsInt * SX126X_PLL_STEP_SCALED );
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f643 5209 	movw	r2, #15625	; 0x3d09
 800c556:	fb02 f303 	mul.w	r3, r2, r3
 800c55a:	687a      	ldr	r2, [r7, #4]
 800c55c:	1ad3      	subs	r3, r2, r3
 800c55e:	60bb      	str	r3, [r7, #8]
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	039a      	lsls	r2, r3, #14
           ( ( ( stepsFrac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	039b      	lsls	r3, r3, #14
 800c568:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800c56c:	3304      	adds	r3, #4
 800c56e:	4905      	ldr	r1, [pc, #20]	; (800c584 <SX126xConvertFreqInHzToPllStep+0x48>)
 800c570:	fba1 1303 	umull	r1, r3, r1, r3
 800c574:	0b1b      	lsrs	r3, r3, #12
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 800c576:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3714      	adds	r7, #20
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr
 800c584:	431bde83 	.word	0x431bde83

0800c588 <Sensor_MX_Process>:
 */
static RadioEvents_t RadioEvents;


void Sensor_MX_Process()
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	af00      	add	r7, sp, #0
	MCU_Exit_Deep_Sleep();
 800c58c:	f001 f874 	bl	800d678 <MCU_Exit_Deep_Sleep>

	Radio_Init();
 800c590:	f000 fb90 	bl	800ccb4 <Radio_Init>

	SX126xAntSwOn();
 800c594:	f7fe fa72 	bl	800aa7c <SX126xAntSwOn>
	// Radio.Sleep();
	MCU_Enter_Shallow_Sleep();
 800c598:	f001 fa7c 	bl	800da94 <MCU_Enter_Shallow_Sleep>
	// Radio.Rx( RX_TIMEOUT_VALUE );
	while(1)
	{
		// Check MCU Power Mode
		if (MCU_State == Shallow_LP)
 800c59c:	4b8d      	ldr	r3, [pc, #564]	; (800c7d4 <Sensor_MX_Process+0x24c>)
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10a      	bne.n	800c5ba <Sensor_MX_Process+0x32>
		{
			MCU_Exit_Shallow_Sleep();
 800c5a4:	f001 fa94 	bl	800dad0 <MCU_Exit_Shallow_Sleep>

			MCU_State = RUN;
 800c5a8:	4b8a      	ldr	r3, [pc, #552]	; (800c7d4 <Sensor_MX_Process+0x24c>)
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	701a      	strb	r2, [r3, #0]
			rxStartTime = HAL_GetTick();
 800c5ae:	f7f5 fedd 	bl	800236c <HAL_GetTick>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	4a88      	ldr	r2, [pc, #544]	; (800c7d8 <Sensor_MX_Process+0x250>)
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	e005      	b.n	800c5c6 <Sensor_MX_Process+0x3e>
		}
		else if(MCU_State == Deep_LP)
 800c5ba:	4b86      	ldr	r3, [pc, #536]	; (800c7d4 <Sensor_MX_Process+0x24c>)
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d101      	bne.n	800c5c6 <Sensor_MX_Process+0x3e>
		{
			MCU_Enter_Deep_Sleep();
 800c5c2:	f001 fa8f 	bl	800dae4 <MCU_Enter_Deep_Sleep>
		}
		switch( MX_State )
 800c5c6:	4b85      	ldr	r3, [pc, #532]	; (800c7dc <Sensor_MX_Process+0x254>)
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	2b04      	cmp	r3, #4
 800c5cc:	f200 80fe 	bhi.w	800c7cc <Sensor_MX_Process+0x244>
 800c5d0:	a201      	add	r2, pc, #4	; (adr r2, 800c5d8 <Sensor_MX_Process+0x50>)
 800c5d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5d6:	bf00      	nop
 800c5d8:	0800c78d 	.word	0x0800c78d
 800c5dc:	0800c7b5 	.word	0x0800c7b5
 800c5e0:	0800c7c5 	.word	0x0800c7c5
 800c5e4:	0800c5ed 	.word	0x0800c5ed
 800c5e8:	0800c7bd 	.word	0x0800c7bd
		{
		case TX:
			if(TX_cmd == CMD_ACK)
 800c5ec:	4b7c      	ldr	r3, [pc, #496]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c5ee:	781b      	ldrb	r3, [r3, #0]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d128      	bne.n	800c646 <Sensor_MX_Process+0xbe>
			{
				TxPkt.PktType = ACK_OK;
 800c5f4:	4b7b      	ldr	r3, [pc, #492]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c5f6:	22c9      	movs	r2, #201	; 0xc9
 800c5f8:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c5fa:	4b7a      	ldr	r3, [pc, #488]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c5fc:	2203      	movs	r2, #3
 800c5fe:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c600:	4b78      	ldr	r3, [pc, #480]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c602:	781a      	ldrb	r2, [r3, #0]
 800c604:	4b78      	ldr	r3, [pc, #480]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c606:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c608:	4b76      	ldr	r3, [pc, #472]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c60a:	785a      	ldrb	r2, [r3, #1]
 800c60c:	4b76      	ldr	r3, [pc, #472]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c60e:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c610:	f000 fea2 	bl	800d358 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c614:	2032      	movs	r0, #50	; 0x32
 800c616:	f7fd ffb7 	bl	800a588 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c61a:	4b74      	ldr	r3, [pc, #464]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c61c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c61e:	2109      	movs	r1, #9
 800c620:	4871      	ldr	r0, [pc, #452]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c622:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c624:	bf00      	nop
 800c626:	f7ff fcf3 	bl	800c010 <SX126xGetIrqStatus>
 800c62a:	4603      	mov	r3, r0
 800c62c:	f003 0301 	and.w	r3, r3, #1
 800c630:	2b01      	cmp	r3, #1
 800c632:	d1f8      	bne.n	800c626 <Sensor_MX_Process+0x9e>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c634:	4b6d      	ldr	r3, [pc, #436]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f000 8099 	beq.w	800c770 <Sensor_MX_Process+0x1e8>
 800c63e:	4b6b      	ldr	r3, [pc, #428]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c642:	4798      	blx	r3
 800c644:	e094      	b.n	800c770 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == TIME_ACK)
 800c646:	4b66      	ldr	r3, [pc, #408]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c648:	781b      	ldrb	r3, [r3, #0]
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d127      	bne.n	800c69e <Sensor_MX_Process+0x116>
			{
				TxPkt.PktType = TIM_CK;
 800c64e:	4b65      	ldr	r3, [pc, #404]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c650:	22ad      	movs	r2, #173	; 0xad
 800c652:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c654:	4b63      	ldr	r3, [pc, #396]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c656:	2203      	movs	r2, #3
 800c658:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c65a:	4b62      	ldr	r3, [pc, #392]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c65c:	781a      	ldrb	r2, [r3, #0]
 800c65e:	4b62      	ldr	r3, [pc, #392]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c660:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c662:	4b60      	ldr	r3, [pc, #384]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c664:	785a      	ldrb	r2, [r3, #1]
 800c666:	4b60      	ldr	r3, [pc, #384]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c668:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c66a:	f000 fe75 	bl	800d358 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c66e:	2032      	movs	r0, #50	; 0x32
 800c670:	f7fd ff8a 	bl	800a588 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c674:	4b5d      	ldr	r3, [pc, #372]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c678:	2109      	movs	r1, #9
 800c67a:	485b      	ldr	r0, [pc, #364]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c67c:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c67e:	bf00      	nop
 800c680:	f7ff fcc6 	bl	800c010 <SX126xGetIrqStatus>
 800c684:	4603      	mov	r3, r0
 800c686:	f003 0301 	and.w	r3, r3, #1
 800c68a:	2b01      	cmp	r3, #1
 800c68c:	d1f8      	bne.n	800c680 <Sensor_MX_Process+0xf8>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c68e:	4b57      	ldr	r3, [pc, #348]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c692:	2b00      	cmp	r3, #0
 800c694:	d06c      	beq.n	800c770 <Sensor_MX_Process+0x1e8>
 800c696:	4b55      	ldr	r3, [pc, #340]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c69a:	4798      	blx	r3
 800c69c:	e068      	b.n	800c770 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == Fre_rqst)
 800c69e:	4b50      	ldr	r3, [pc, #320]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	d127      	bne.n	800c6f6 <Sensor_MX_Process+0x16e>
			{
				TxPkt.PktType = FID_RST;
 800c6a6:	4b4f      	ldr	r3, [pc, #316]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c6a8:	22e8      	movs	r2, #232	; 0xe8
 800c6aa:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c6ac:	4b4d      	ldr	r3, [pc, #308]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c6ae:	2203      	movs	r2, #3
 800c6b0:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c6b2:	4b4c      	ldr	r3, [pc, #304]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c6b4:	781a      	ldrb	r2, [r3, #0]
 800c6b6:	4b4c      	ldr	r3, [pc, #304]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c6b8:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c6ba:	4b4a      	ldr	r3, [pc, #296]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c6bc:	785a      	ldrb	r2, [r3, #1]
 800c6be:	4b4a      	ldr	r3, [pc, #296]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c6c0:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c6c2:	f000 fe49 	bl	800d358 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c6c6:	2032      	movs	r0, #50	; 0x32
 800c6c8:	f7fd ff5e 	bl	800a588 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c6cc:	4b47      	ldr	r3, [pc, #284]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c6ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6d0:	2109      	movs	r1, #9
 800c6d2:	4845      	ldr	r0, [pc, #276]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c6d4:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c6d6:	bf00      	nop
 800c6d8:	f7ff fc9a 	bl	800c010 <SX126xGetIrqStatus>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	f003 0301 	and.w	r3, r3, #1
 800c6e2:	2b01      	cmp	r3, #1
 800c6e4:	d1f8      	bne.n	800c6d8 <Sensor_MX_Process+0x150>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c6e6:	4b41      	ldr	r3, [pc, #260]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c6e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d040      	beq.n	800c770 <Sensor_MX_Process+0x1e8>
 800c6ee:	4b3f      	ldr	r3, [pc, #252]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c6f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6f2:	4798      	blx	r3
 800c6f4:	e03c      	b.n	800c770 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == Fre_Done)
 800c6f6:	4b3a      	ldr	r3, [pc, #232]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	d127      	bne.n	800c74e <Sensor_MX_Process+0x1c6>
			{
				TxPkt.PktType = FID_OK;
 800c6fe:	4b39      	ldr	r3, [pc, #228]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c700:	22d4      	movs	r2, #212	; 0xd4
 800c702:	701a      	strb	r2, [r3, #0]
				TxPkt.Address = SensorID;
 800c704:	4b37      	ldr	r3, [pc, #220]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c706:	2203      	movs	r2, #3
 800c708:	705a      	strb	r2, [r3, #1]
				RadioBuffer[0] = TxPkt.PktType;
 800c70a:	4b36      	ldr	r3, [pc, #216]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c70c:	781a      	ldrb	r2, [r3, #0]
 800c70e:	4b36      	ldr	r3, [pc, #216]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c710:	701a      	strb	r2, [r3, #0]
				RadioBuffer[1] = TxPkt.Address;
 800c712:	4b34      	ldr	r3, [pc, #208]	; (800c7e4 <Sensor_MX_Process+0x25c>)
 800c714:	785a      	ldrb	r2, [r3, #1]
 800c716:	4b34      	ldr	r3, [pc, #208]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c718:	705a      	strb	r2, [r3, #1]

				Current_Time_TX_Format();
 800c71a:	f000 fe1d 	bl	800d358 <Current_Time_TX_Format>

				DelayMs(RX_TIME_MARGIN);
 800c71e:	2032      	movs	r0, #50	; 0x32
 800c720:	f7fd ff32 	bl	800a588 <DelayMs>
				Radio.Send(RadioBuffer, RadioBufferLen);
 800c724:	4b31      	ldr	r3, [pc, #196]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c728:	2109      	movs	r1, #9
 800c72a:	482f      	ldr	r0, [pc, #188]	; (800c7e8 <Sensor_MX_Process+0x260>)
 800c72c:	4798      	blx	r3
				// Wait for completing sending
				while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800c72e:	bf00      	nop
 800c730:	f7ff fc6e 	bl	800c010 <SX126xGetIrqStatus>
 800c734:	4603      	mov	r3, r0
 800c736:	f003 0301 	and.w	r3, r3, #1
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d1f8      	bne.n	800c730 <Sensor_MX_Process+0x1a8>
				if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800c73e:	4b2b      	ldr	r3, [pc, #172]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c742:	2b00      	cmp	r3, #0
 800c744:	d014      	beq.n	800c770 <Sensor_MX_Process+0x1e8>
 800c746:	4b29      	ldr	r3, [pc, #164]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c74a:	4798      	blx	r3
 800c74c:	e010      	b.n	800c770 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == DATA_TX)
 800c74e:	4b24      	ldr	r3, [pc, #144]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	2b04      	cmp	r3, #4
 800c754:	d102      	bne.n	800c75c <Sensor_MX_Process+0x1d4>
			{
				Sensor_TX_Process();
 800c756:	f000 f84f 	bl	800c7f8 <Sensor_TX_Process>
 800c75a:	e009      	b.n	800c770 <Sensor_MX_Process+0x1e8>
			}
			else if(TX_cmd == DATA_RESEND)
 800c75c:	4b20      	ldr	r3, [pc, #128]	; (800c7e0 <Sensor_MX_Process+0x258>)
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	2b05      	cmp	r3, #5
 800c762:	d105      	bne.n	800c770 <Sensor_MX_Process+0x1e8>
			{
				Radio_TX(DatatoRadio, Chosen_Bandlen);
 800c764:	4b22      	ldr	r3, [pc, #136]	; (800c7f0 <Sensor_MX_Process+0x268>)
 800c766:	881b      	ldrh	r3, [r3, #0]
 800c768:	4619      	mov	r1, r3
 800c76a:	4822      	ldr	r0, [pc, #136]	; (800c7f4 <Sensor_MX_Process+0x26c>)
 800c76c:	f000 fb10 	bl	800cd90 <Radio_TX>
			}
			MX_State = RX;
 800c770:	4b1a      	ldr	r3, [pc, #104]	; (800c7dc <Sensor_MX_Process+0x254>)
 800c772:	2200      	movs	r2, #0
 800c774:	701a      	strb	r2, [r3, #0]
			Radio.Rx( RX_TIMEOUT_VALUE );
 800c776:	4b1d      	ldr	r3, [pc, #116]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c77a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c77e:	4798      	blx	r3
			rxStartTime = HAL_GetTick();
 800c780:	f7f5 fdf4 	bl	800236c <HAL_GetTick>
 800c784:	4603      	mov	r3, r0
 800c786:	4a14      	ldr	r2, [pc, #80]	; (800c7d8 <Sensor_MX_Process+0x250>)
 800c788:	6013      	str	r3, [r2, #0]
		    break;
 800c78a:	e022      	b.n	800c7d2 <Sensor_MX_Process+0x24a>
		case RX:
			if(Radio.IrqProcess != NULL) Radio.IrqProcess();
 800c78c:	4b17      	ldr	r3, [pc, #92]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c78e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c790:	2b00      	cmp	r3, #0
 800c792:	d002      	beq.n	800c79a <Sensor_MX_Process+0x212>
 800c794:	4b15      	ldr	r3, [pc, #84]	; (800c7ec <Sensor_MX_Process+0x264>)
 800c796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c798:	4798      	blx	r3
			if((HAL_GetTick() - rxStartTime) > RX_CMD_WAIT_TIME) MCU_Enter_Shallow_Sleep();// 3s timeout
 800c79a:	f7f5 fde7 	bl	800236c <HAL_GetTick>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	4b0d      	ldr	r3, [pc, #52]	; (800c7d8 <Sensor_MX_Process+0x250>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	1ad3      	subs	r3, r2, r3
 800c7a6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c7aa:	4293      	cmp	r3, r2
 800c7ac:	d910      	bls.n	800c7d0 <Sensor_MX_Process+0x248>
 800c7ae:	f001 f971 	bl	800da94 <MCU_Enter_Shallow_Sleep>
		    break;
 800c7b2:	e00d      	b.n	800c7d0 <Sensor_MX_Process+0x248>
		case RX_TIMEOUT:
			MX_State = RX;
 800c7b4:	4b09      	ldr	r3, [pc, #36]	; (800c7dc <Sensor_MX_Process+0x254>)
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	701a      	strb	r2, [r3, #0]
		    break;
 800c7ba:	e00a      	b.n	800c7d2 <Sensor_MX_Process+0x24a>
		case TX_TIMEOUT:
		    MX_State = RX;
 800c7bc:	4b07      	ldr	r3, [pc, #28]	; (800c7dc <Sensor_MX_Process+0x254>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	701a      	strb	r2, [r3, #0]
		    break;
 800c7c2:	e006      	b.n	800c7d2 <Sensor_MX_Process+0x24a>
		case RX_ERROR:
			MX_State = RX;
 800c7c4:	4b05      	ldr	r3, [pc, #20]	; (800c7dc <Sensor_MX_Process+0x254>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	701a      	strb	r2, [r3, #0]
		    break;
 800c7ca:	e002      	b.n	800c7d2 <Sensor_MX_Process+0x24a>
		default:
		   break;
 800c7cc:	bf00      	nop
 800c7ce:	e6e5      	b.n	800c59c <Sensor_MX_Process+0x14>
		    break;
 800c7d0:	bf00      	nop
		if (MCU_State == Shallow_LP)
 800c7d2:	e6e3      	b.n	800c59c <Sensor_MX_Process+0x14>
 800c7d4:	20005957 	.word	0x20005957
 800c7d8:	20005960 	.word	0x20005960
 800c7dc:	20005956 	.word	0x20005956
 800c7e0:	20005955 	.word	0x20005955
 800c7e4:	20005958 	.word	0x20005958
 800c7e8:	2000594c 	.word	0x2000594c
 800c7ec:	080138d4 	.word	0x080138d4
 800c7f0:	20003696 	.word	0x20003696
 800c7f4:	2000369c 	.word	0x2000369c

0800c7f8 <Sensor_TX_Process>:
		  }
	}
}

void Sensor_TX_Process( void )
{
 800c7f8:	b5b0      	push	{r4, r5, r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af06      	add	r7, sp, #24
	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_SET);    //Power On
 800c7fe:	2201      	movs	r2, #1
 800c800:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800c804:	4820      	ldr	r0, [pc, #128]	; (800c888 <Sensor_TX_Process+0x90>)
 800c806:	f7f7 f83f 	bl	8003888 <HAL_GPIO_WritePin>
	Get_FreIDs();
 800c80a:	f000 fd0b 	bl	800d224 <Get_FreIDs>
	if (SDCard_Mount())
 800c80e:	f000 f9ad 	bl	800cb6c <SDCard_Mount>
 800c812:	4603      	mov	r3, r0
 800c814:	2b00      	cmp	r3, #0
 800c816:	d02b      	beq.n	800c870 <Sensor_TX_Process+0x78>
	{
		// HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_SET);
		// Use current date time for SD card file name
		Get_Current_Time();
 800c818:	f001 f84c 	bl	800d8b4 <Get_Current_Time>
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c81c:	4b1b      	ldr	r3, [pc, #108]	; (800c88c <Sensor_TX_Process+0x94>)
 800c81e:	78db      	ldrb	r3, [r3, #3]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c820:	461d      	mov	r5, r3
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c822:	4b1a      	ldr	r3, [pc, #104]	; (800c88c <Sensor_TX_Process+0x94>)
 800c824:	785b      	ldrb	r3, [r3, #1]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c826:	461a      	mov	r2, r3
					 SensorID, sDate.Year, sDate.Month, sDate.Date,
 800c828:	4b18      	ldr	r3, [pc, #96]	; (800c88c <Sensor_TX_Process+0x94>)
 800c82a:	789b      	ldrb	r3, [r3, #2]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c82c:	4619      	mov	r1, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c82e:	4b18      	ldr	r3, [pc, #96]	; (800c890 <Sensor_TX_Process+0x98>)
 800c830:	781b      	ldrb	r3, [r3, #0]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c832:	4618      	mov	r0, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c834:	4b16      	ldr	r3, [pc, #88]	; (800c890 <Sensor_TX_Process+0x98>)
 800c836:	785b      	ldrb	r3, [r3, #1]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c838:	461c      	mov	r4, r3
					 sTime.Hours, sTime.Minutes, sTime.Seconds);
 800c83a:	4b15      	ldr	r3, [pc, #84]	; (800c890 <Sensor_TX_Process+0x98>)
 800c83c:	789b      	ldrb	r3, [r3, #2]
		sprintf(CurrentFileName, "s%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800c83e:	9304      	str	r3, [sp, #16]
 800c840:	9403      	str	r4, [sp, #12]
 800c842:	9002      	str	r0, [sp, #8]
 800c844:	9101      	str	r1, [sp, #4]
 800c846:	9200      	str	r2, [sp, #0]
 800c848:	462b      	mov	r3, r5
 800c84a:	2203      	movs	r2, #3
 800c84c:	4911      	ldr	r1, [pc, #68]	; (800c894 <Sensor_TX_Process+0x9c>)
 800c84e:	4812      	ldr	r0, [pc, #72]	; (800c898 <Sensor_TX_Process+0xa0>)
 800c850:	f002 f83e 	bl	800e8d0 <siprintf>

		f_open(&userFILE, CurrentFileName, FA_WRITE | FA_CREATE_ALWAYS);
 800c854:	220a      	movs	r2, #10
 800c856:	4910      	ldr	r1, [pc, #64]	; (800c898 <Sensor_TX_Process+0xa0>)
 800c858:	4810      	ldr	r0, [pc, #64]	; (800c89c <Sensor_TX_Process+0xa4>)
 800c85a:	f7fd f925 	bl	8009aa8 <f_open>

		Sensor_Collect_Data(Allbands, Option1);
 800c85e:	2101      	movs	r1, #1
 800c860:	2000      	movs	r0, #0
 800c862:	f000 f821 	bl	800c8a8 <Sensor_Collect_Data>

		f_close(&userFILE);
 800c866:	480d      	ldr	r0, [pc, #52]	; (800c89c <Sensor_TX_Process+0xa4>)
 800c868:	f7fd fcfc 	bl	800a264 <f_close>

		// Save UG nodes RX data (packet,RSSI,SNR)
		Save_UG_RX_data();
 800c86c:	f000 fd9c 	bl	800d3a8 <Save_UG_RX_data>
	}

	// Data collection completion
	Shutoff_Data_Collection();
 800c870:	f000 f95c 	bl	800cb2c <Shutoff_Data_Collection>

	Radio_TX(DatatoRadio, Chosen_Bandlen);
 800c874:	4b0a      	ldr	r3, [pc, #40]	; (800c8a0 <Sensor_TX_Process+0xa8>)
 800c876:	881b      	ldrh	r3, [r3, #0]
 800c878:	4619      	mov	r1, r3
 800c87a:	480a      	ldr	r0, [pc, #40]	; (800c8a4 <Sensor_TX_Process+0xac>)
 800c87c:	f000 fa88 	bl	800cd90 <Radio_TX>

	// HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_RESET);
}
 800c880:	bf00      	nop
 800c882:	46bd      	mov	sp, r7
 800c884:	bdb0      	pop	{r4, r5, r7, pc}
 800c886:	bf00      	nop
 800c888:	40021000 	.word	0x40021000
 800c88c:	2000597c 	.word	0x2000597c
 800c890:	20005968 	.word	0x20005968
 800c894:	08013344 	.word	0x08013344
 800c898:	20002618 	.word	0x20002618
 800c89c:	200015e4 	.word	0x200015e4
 800c8a0:	20003696 	.word	0x20003696
 800c8a4:	2000369c 	.word	0x2000369c

0800c8a8 <Sensor_Collect_Data>:

void Sensor_Collect_Data(Band_Selection Generating_band, Band_Selection Sending_band)
{
 800c8a8:	b590      	push	{r4, r7, lr}
 800c8aa:	b08b      	sub	sp, #44	; 0x2c
 800c8ac:	af04      	add	r7, sp, #16
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	460a      	mov	r2, r1
 800c8b2:	71fb      	strb	r3, [r7, #7]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	71bb      	strb	r3, [r7, #6]
	uint16_t Arrayindex = 0;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	82fb      	strh	r3, [r7, #22]
	switch(Generating_band)
 800c8bc:	79fb      	ldrb	r3, [r7, #7]
 800c8be:	2b03      	cmp	r3, #3
 800c8c0:	f200 80dd 	bhi.w	800ca7e <Sensor_Collect_Data+0x1d6>
 800c8c4:	a201      	add	r2, pc, #4	; (adr r2, 800c8cc <Sensor_Collect_Data+0x24>)
 800c8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8ca:	bf00      	nop
 800c8cc:	0800c8dd 	.word	0x0800c8dd
 800c8d0:	0800ca7d 	.word	0x0800ca7d
 800c8d4:	0800ca7d 	.word	0x0800ca7d
 800c8d8:	0800ca7d 	.word	0x0800ca7d
	{
	    case Allbands:
	    {
	    	float fout;

	    	AD9833_Init();
 800c8dc:	f7f5 fb18 	bl	8001f10 <AD9833_Init>
	    	DDS_Choose_Source(AD9833_LOWFREQ);         // generate signals with low frequencies
 800c8e0:	2000      	movs	r0, #0
 800c8e2:	f000 f8f3 	bl	800cacc <DDS_Choose_Source>

	    	for(uint16_t fre_index = 1; fre_index <= Fre_size; fre_index++)
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	81fb      	strh	r3, [r7, #14]
 800c8ea:	e0c0      	b.n	800ca6e <Sensor_Collect_Data+0x1c6>
	    	{
	    		// starting generating signals with high frequencies
	    		if(fre_index == 111)
 800c8ec:	89fb      	ldrh	r3, [r7, #14]
 800c8ee:	2b6f      	cmp	r3, #111	; 0x6f
 800c8f0:	d104      	bne.n	800c8fc <Sensor_Collect_Data+0x54>
	    		{
	    			AD9914_Init();
 800c8f2:	f7f5 fb3d 	bl	8001f70 <AD9914_Init>
	    			DDS_Choose_Source(AD9914_HIGHFREQ);
 800c8f6:	2001      	movs	r0, #1
 800c8f8:	f000 f8e8 	bl	800cacc <DDS_Choose_Source>
	    		}

	    		if(fre_index <= 110)
 800c8fc:	89fb      	ldrh	r3, [r7, #14]
 800c8fe:	2b6e      	cmp	r3, #110	; 0x6e
 800c900:	d837      	bhi.n	800c972 <Sensor_Collect_Data+0xca>
	    		{
	    			//0.1kHz to 1kHz with step size of 0.1kHz (10 points)
	    			if(fre_index <= 10) fout = 0.1*fre_index ; // in kHZ
 800c902:	89fb      	ldrh	r3, [r7, #14]
 800c904:	2b0a      	cmp	r3, #10
 800c906:	d811      	bhi.n	800c92c <Sensor_Collect_Data+0x84>
 800c908:	89fb      	ldrh	r3, [r7, #14]
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7f3 fe0a 	bl	8000524 <__aeabi_i2d>
 800c910:	a368      	add	r3, pc, #416	; (adr r3, 800cab4 <Sensor_Collect_Data+0x20c>)
 800c912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c916:	f7f3 fe6f 	bl	80005f8 <__aeabi_dmul>
 800c91a:	4602      	mov	r2, r0
 800c91c:	460b      	mov	r3, r1
 800c91e:	4610      	mov	r0, r2
 800c920:	4619      	mov	r1, r3
 800c922:	f7f4 f961 	bl	8000be8 <__aeabi_d2f>
 800c926:	4603      	mov	r3, r0
 800c928:	613b      	str	r3, [r7, #16]
 800c92a:	e01d      	b.n	800c968 <Sensor_Collect_Data+0xc0>
	    			//1kHz to 1MHz with log step size (100 points)
	    			else fout = pow(10, 0.03*(fre_index-10)); // in kHz
 800c92c:	89fb      	ldrh	r3, [r7, #14]
 800c92e:	3b0a      	subs	r3, #10
 800c930:	4618      	mov	r0, r3
 800c932:	f7f3 fdf7 	bl	8000524 <__aeabi_i2d>
 800c936:	a361      	add	r3, pc, #388	; (adr r3, 800cabc <Sensor_Collect_Data+0x214>)
 800c938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93c:	f7f3 fe5c 	bl	80005f8 <__aeabi_dmul>
 800c940:	4602      	mov	r2, r0
 800c942:	460b      	mov	r3, r1
 800c944:	ec43 2b17 	vmov	d7, r2, r3
 800c948:	eeb0 1a47 	vmov.f32	s2, s14
 800c94c:	eef0 1a67 	vmov.f32	s3, s15
 800c950:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800ca88 <Sensor_Collect_Data+0x1e0>
 800c954:	f005 fd9c 	bl	8012490 <pow>
 800c958:	ec53 2b10 	vmov	r2, r3, d0
 800c95c:	4610      	mov	r0, r2
 800c95e:	4619      	mov	r1, r3
 800c960:	f7f4 f942 	bl	8000be8 <__aeabi_d2f>
 800c964:	4603      	mov	r3, r0
 800c966:	613b      	str	r3, [r7, #16]

	    			AD9833_Generate_Wave(fout);
 800c968:	ed97 0a04 	vldr	s0, [r7, #16]
 800c96c:	f7f5 faac 	bl	8001ec8 <AD9833_Generate_Wave>
 800c970:	e026      	b.n	800c9c0 <Sensor_Collect_Data+0x118>
	    		}
	    		else
	    		{
	    			fout = pow(10, 0.003*(fre_index-110));  // in MHz
 800c972:	89fb      	ldrh	r3, [r7, #14]
 800c974:	3b6e      	subs	r3, #110	; 0x6e
 800c976:	4618      	mov	r0, r3
 800c978:	f7f3 fdd4 	bl	8000524 <__aeabi_i2d>
 800c97c:	a351      	add	r3, pc, #324	; (adr r3, 800cac4 <Sensor_Collect_Data+0x21c>)
 800c97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c982:	f7f3 fe39 	bl	80005f8 <__aeabi_dmul>
 800c986:	4602      	mov	r2, r0
 800c988:	460b      	mov	r3, r1
 800c98a:	ec43 2b17 	vmov	d7, r2, r3
 800c98e:	eeb0 1a47 	vmov.f32	s2, s14
 800c992:	eef0 1a67 	vmov.f32	s3, s15
 800c996:	ed9f 0b3c 	vldr	d0, [pc, #240]	; 800ca88 <Sensor_Collect_Data+0x1e0>
 800c99a:	f005 fd79 	bl	8012490 <pow>
 800c99e:	ec53 2b10 	vmov	r2, r3, d0
 800c9a2:	4610      	mov	r0, r2
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	f7f4 f91f 	bl	8000be8 <__aeabi_d2f>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	613b      	str	r3, [r7, #16]
	    			AD9914_Generate_Wave(fout);
 800c9ae:	6938      	ldr	r0, [r7, #16]
 800c9b0:	f7f3 fdca 	bl	8000548 <__aeabi_f2d>
 800c9b4:	4602      	mov	r2, r0
 800c9b6:	460b      	mov	r3, r1
 800c9b8:	ec43 2b10 	vmov	d0, r2, r3
 800c9bc:	f7f5 fb96 	bl	80020ec <AD9914_Generate_Wave>
	    		}
	    		HAL_Delay(20);   //wait for generating signal
 800c9c0:	2014      	movs	r0, #20
 800c9c2:	f7f5 fcdf 	bl	8002384 <HAL_Delay>

	    		Sensor_ADC_Process();
 800c9c6:	f000 f947 	bl	800cc58 <Sensor_ADC_Process>

	    		sprintf(Data_To_SDCard, "%4d %11.6f %4lu %4lu\r\n", fre_index, fout, Mag, Phs);
 800c9ca:	89fc      	ldrh	r4, [r7, #14]
 800c9cc:	6938      	ldr	r0, [r7, #16]
 800c9ce:	f7f3 fdbb 	bl	8000548 <__aeabi_f2d>
 800c9d2:	4602      	mov	r2, r0
 800c9d4:	460b      	mov	r3, r1
 800c9d6:	492e      	ldr	r1, [pc, #184]	; (800ca90 <Sensor_Collect_Data+0x1e8>)
 800c9d8:	6809      	ldr	r1, [r1, #0]
 800c9da:	482e      	ldr	r0, [pc, #184]	; (800ca94 <Sensor_Collect_Data+0x1ec>)
 800c9dc:	6800      	ldr	r0, [r0, #0]
 800c9de:	9003      	str	r0, [sp, #12]
 800c9e0:	9102      	str	r1, [sp, #8]
 800c9e2:	e9cd 2300 	strd	r2, r3, [sp]
 800c9e6:	4622      	mov	r2, r4
 800c9e8:	492b      	ldr	r1, [pc, #172]	; (800ca98 <Sensor_Collect_Data+0x1f0>)
 800c9ea:	482c      	ldr	r0, [pc, #176]	; (800ca9c <Sensor_Collect_Data+0x1f4>)
 800c9ec:	f001 ff70 	bl	800e8d0 <siprintf>
	    		f_write(&userFILE, Data_To_SDCard, strlen(Data_To_SDCard), &userBytes);
 800c9f0:	482a      	ldr	r0, [pc, #168]	; (800ca9c <Sensor_Collect_Data+0x1f4>)
 800c9f2:	f7f3 fbed 	bl	80001d0 <strlen>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	4b29      	ldr	r3, [pc, #164]	; (800caa0 <Sensor_Collect_Data+0x1f8>)
 800c9fa:	4928      	ldr	r1, [pc, #160]	; (800ca9c <Sensor_Collect_Data+0x1f4>)
 800c9fc:	4829      	ldr	r0, [pc, #164]	; (800caa4 <Sensor_Collect_Data+0x1fc>)
 800c9fe:	f7fd fa1f 	bl	8009e40 <f_write>

	    		for(uint16_t i=0; i < Chosen_Bandlen; i++)
 800ca02:	2300      	movs	r3, #0
 800ca04:	81bb      	strh	r3, [r7, #12]
 800ca06:	e02a      	b.n	800ca5e <Sensor_Collect_Data+0x1b6>
	    		{
	    			if(FreID[i] == fre_index)
 800ca08:	89bb      	ldrh	r3, [r7, #12]
 800ca0a:	4a27      	ldr	r2, [pc, #156]	; (800caa8 <Sensor_Collect_Data+0x200>)
 800ca0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ca10:	89fa      	ldrh	r2, [r7, #14]
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d120      	bne.n	800ca58 <Sensor_Collect_Data+0x1b0>
	    			{
	    				DatatoRadio[3*Arrayindex] = fre_index;
 800ca16:	8afa      	ldrh	r2, [r7, #22]
 800ca18:	4613      	mov	r3, r2
 800ca1a:	005b      	lsls	r3, r3, #1
 800ca1c:	4413      	add	r3, r2
 800ca1e:	4923      	ldr	r1, [pc, #140]	; (800caac <Sensor_Collect_Data+0x204>)
 800ca20:	89fa      	ldrh	r2, [r7, #14]
 800ca22:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	    				DatatoRadio[3*Arrayindex+1] = Mag;
 800ca26:	4b1a      	ldr	r3, [pc, #104]	; (800ca90 <Sensor_Collect_Data+0x1e8>)
 800ca28:	6819      	ldr	r1, [r3, #0]
 800ca2a:	8afa      	ldrh	r2, [r7, #22]
 800ca2c:	4613      	mov	r3, r2
 800ca2e:	005b      	lsls	r3, r3, #1
 800ca30:	4413      	add	r3, r2
 800ca32:	3301      	adds	r3, #1
 800ca34:	b289      	uxth	r1, r1
 800ca36:	4a1d      	ldr	r2, [pc, #116]	; (800caac <Sensor_Collect_Data+0x204>)
 800ca38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    				DatatoRadio[3*Arrayindex+2] = Phs;
 800ca3c:	4b15      	ldr	r3, [pc, #84]	; (800ca94 <Sensor_Collect_Data+0x1ec>)
 800ca3e:	6819      	ldr	r1, [r3, #0]
 800ca40:	8afa      	ldrh	r2, [r7, #22]
 800ca42:	4613      	mov	r3, r2
 800ca44:	005b      	lsls	r3, r3, #1
 800ca46:	4413      	add	r3, r2
 800ca48:	3302      	adds	r3, #2
 800ca4a:	b289      	uxth	r1, r1
 800ca4c:	4a17      	ldr	r2, [pc, #92]	; (800caac <Sensor_Collect_Data+0x204>)
 800ca4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    				Arrayindex++;
 800ca52:	8afb      	ldrh	r3, [r7, #22]
 800ca54:	3301      	adds	r3, #1
 800ca56:	82fb      	strh	r3, [r7, #22]
	    		for(uint16_t i=0; i < Chosen_Bandlen; i++)
 800ca58:	89bb      	ldrh	r3, [r7, #12]
 800ca5a:	3301      	adds	r3, #1
 800ca5c:	81bb      	strh	r3, [r7, #12]
 800ca5e:	4b14      	ldr	r3, [pc, #80]	; (800cab0 <Sensor_Collect_Data+0x208>)
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	89ba      	ldrh	r2, [r7, #12]
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d3cf      	bcc.n	800ca08 <Sensor_Collect_Data+0x160>
	    	for(uint16_t fre_index = 1; fre_index <= Fre_size; fre_index++)
 800ca68:	89fb      	ldrh	r3, [r7, #14]
 800ca6a:	3301      	adds	r3, #1
 800ca6c:	81fb      	strh	r3, [r7, #14]
 800ca6e:	89fb      	ldrh	r3, [r7, #14]
 800ca70:	f240 4256 	movw	r2, #1110	; 0x456
 800ca74:	4293      	cmp	r3, r2
 800ca76:	f67f af39 	bls.w	800c8ec <Sensor_Collect_Data+0x44>
	    			}
	    		}
	    	}
	    }
	    break;
 800ca7a:	e000      	b.n	800ca7e <Sensor_Collect_Data+0x1d6>
	    case Option1:

	    break;
 800ca7c:	bf00      	nop
	    case Option3:

	    break;
	}

}
 800ca7e:	bf00      	nop
 800ca80:	371c      	adds	r7, #28
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd90      	pop	{r4, r7, pc}
 800ca86:	bf00      	nop
 800ca88:	00000000 	.word	0x00000000
 800ca8c:	40240000 	.word	0x40240000
 800ca90:	2000267c 	.word	0x2000267c
 800ca94:	20002680 	.word	0x20002680
 800ca98:	08013368 	.word	0x08013368
 800ca9c:	20002634 	.word	0x20002634
 800caa0:	20002614 	.word	0x20002614
 800caa4:	200015e4 	.word	0x200015e4
 800caa8:	200050a0 	.word	0x200050a0
 800caac:	2000369c 	.word	0x2000369c
 800cab0:	20003696 	.word	0x20003696
 800cab4:	9999999a 	.word	0x9999999a
 800cab8:	3fb99999 	.word	0x3fb99999
 800cabc:	eb851eb8 	.word	0xeb851eb8
 800cac0:	3f9eb851 	.word	0x3f9eb851
 800cac4:	bc6a7efa 	.word	0xbc6a7efa
 800cac8:	3f689374 	.word	0x3f689374

0800cacc <DDS_Choose_Source>:


void DDS_Choose_Source(DDS_type s_type)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b082      	sub	sp, #8
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	71fb      	strb	r3, [r7, #7]
	switch(s_type)
 800cad6:	79fb      	ldrb	r3, [r7, #7]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d002      	beq.n	800cae2 <DDS_Choose_Source+0x16>
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d00d      	beq.n	800cafc <DDS_Choose_Source+0x30>
		     HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_SET);
		     HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
	     }
	     break;
	}
}
 800cae0:	e01c      	b.n	800cb1c <DDS_Choose_Source+0x50>
	    	 HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_RESET);
 800cae2:	2200      	movs	r2, #0
 800cae4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cae8:	480e      	ldr	r0, [pc, #56]	; (800cb24 <DDS_Choose_Source+0x58>)
 800caea:	f7f6 fecd 	bl	8003888 <HAL_GPIO_WritePin>
	    	 HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_SET);
 800caee:	2201      	movs	r2, #1
 800caf0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800caf4:	480c      	ldr	r0, [pc, #48]	; (800cb28 <DDS_Choose_Source+0x5c>)
 800caf6:	f7f6 fec7 	bl	8003888 <HAL_GPIO_WritePin>
	     break;
 800cafa:	e00f      	b.n	800cb1c <DDS_Choose_Source+0x50>
	    	 AD9833_Power_Down(true);
 800cafc:	2001      	movs	r0, #1
 800cafe:	f7f5 f9b3 	bl	8001e68 <AD9833_Power_Down>
		     HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_SET);
 800cb02:	2201      	movs	r2, #1
 800cb04:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cb08:	4806      	ldr	r0, [pc, #24]	; (800cb24 <DDS_Choose_Source+0x58>)
 800cb0a:	f7f6 febd 	bl	8003888 <HAL_GPIO_WritePin>
		     HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
 800cb0e:	2200      	movs	r2, #0
 800cb10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cb14:	4804      	ldr	r0, [pc, #16]	; (800cb28 <DDS_Choose_Source+0x5c>)
 800cb16:	f7f6 feb7 	bl	8003888 <HAL_GPIO_WritePin>
	     break;
 800cb1a:	bf00      	nop
}
 800cb1c:	bf00      	nop
 800cb1e:	3708      	adds	r7, #8
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}
 800cb24:	40020c00 	.word	0x40020c00
 800cb28:	40020400 	.word	0x40020400

0800cb2c <Shutoff_Data_Collection>:

void Shutoff_Data_Collection()
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	af00      	add	r7, sp, #0
	AD9914_Power_Down(true);
 800cb30:	2001      	movs	r0, #1
 800cb32:	f7f5 fabb 	bl	80020ac <AD9914_Power_Down>
	AD9914_IO_LOW();
 800cb36:	f7f5 fb8f 	bl	8002258 <AD9914_IO_LOW>

	AD9833_Power_Down(true);
 800cb3a:	2001      	movs	r0, #1
 800cb3c:	f7f5 f994 	bl	8001e68 <AD9833_Power_Down>
	AD9833_IO_LOW();
 800cb40:	f7f5 f9fe 	bl	8001f40 <AD9833_IO_LOW>

	LOWPOWER_GPIO_DeInit();
 800cb44:	f7f4 fd1a 	bl	800157c <LOWPOWER_GPIO_DeInit>
	// HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin|POWER_EN2_Pin|POWER_EN3_Pin, GPIO_PIN_RESET); //Power Off

	HAL_GPIO_WritePin(RF_SWA_GPIO_Port,RF_SWA_Pin,GPIO_PIN_RESET);
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cb4e:	4805      	ldr	r0, [pc, #20]	; (800cb64 <Shutoff_Data_Collection+0x38>)
 800cb50:	f7f6 fe9a 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_SWB_GPIO_Port,RF_SWB_Pin,GPIO_PIN_RESET);
 800cb54:	2200      	movs	r2, #0
 800cb56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cb5a:	4803      	ldr	r0, [pc, #12]	; (800cb68 <Shutoff_Data_Collection+0x3c>)
 800cb5c:	f7f6 fe94 	bl	8003888 <HAL_GPIO_WritePin>
}
 800cb60:	bf00      	nop
 800cb62:	bd80      	pop	{r7, pc}
 800cb64:	40020c00 	.word	0x40020c00
 800cb68:	40020400 	.word	0x40020400

0800cb6c <SDCard_Mount>:


bool SDCard_Mount()
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	af00      	add	r7, sp, #0
	// Unlink first in case SD card is removed
	FATFS_UnLinkDriver(SDPath);
 800cb70:	4811      	ldr	r0, [pc, #68]	; (800cbb8 <SDCard_Mount+0x4c>)
 800cb72:	f7fd fc35 	bl	800a3e0 <FATFS_UnLinkDriver>
	MX_FATFS_Init();
 800cb76:	f7fa fbd1 	bl	800731c <MX_FATFS_Init>

	if (HAL_GPIO_ReadPin(uSD_Det_GPIO_Port, uSD_Det_Pin) != GPIO_PIN_RESET)
 800cb7a:	2180      	movs	r1, #128	; 0x80
 800cb7c:	480f      	ldr	r0, [pc, #60]	; (800cbbc <SDCard_Mount+0x50>)
 800cb7e:	f7f6 fe6b 	bl	8003858 <HAL_GPIO_ReadPin>
 800cb82:	4603      	mov	r3, r0
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d001      	beq.n	800cb8c <SDCard_Mount+0x20>
	{
		return false;    // SD Card does not exist
 800cb88:	2300      	movs	r3, #0
 800cb8a:	e012      	b.n	800cbb2 <SDCard_Mount+0x46>
	}

	// mount sd card using 1-bit mode (There are bugs of the code generated by CUBEIDE using 4-bit mode)
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800cb8c:	4b0c      	ldr	r3, [pc, #48]	; (800cbc0 <SDCard_Mount+0x54>)
 800cb8e:	2200      	movs	r2, #0
 800cb90:	611a      	str	r2, [r3, #16]


	if (f_mount(&userFATFS, SDPath, 1) != FR_OK)
 800cb92:	2201      	movs	r2, #1
 800cb94:	4908      	ldr	r1, [pc, #32]	; (800cbb8 <SDCard_Mount+0x4c>)
 800cb96:	480b      	ldr	r0, [pc, #44]	; (800cbc4 <SDCard_Mount+0x58>)
 800cb98:	f7fc ff40 	bl	8009a1c <f_mount>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d001      	beq.n	800cba6 <SDCard_Mount+0x3a>
	{
		return false;    // Mounting SD Card fails
 800cba2:	2300      	movs	r3, #0
 800cba4:	e005      	b.n	800cbb2 <SDCard_Mount+0x46>
	}

	// configure back to 4-bit mode for reading/ writing data
	HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B);
 800cba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cbaa:	4805      	ldr	r0, [pc, #20]	; (800cbc0 <SDCard_Mount+0x54>)
 800cbac:	f7f9 f80c 	bl	8005bc8 <HAL_SD_ConfigWideBusOperation>

	return true;
 800cbb0:	2301      	movs	r3, #1
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	200003c0 	.word	0x200003c0
 800cbbc:	40020800 	.word	0x40020800
 800cbc0:	200002c8 	.word	0x200002c8
 800cbc4:	200005ac 	.word	0x200005ac

0800cbc8 <Sensor_ADC_Data_Average>:


void Sensor_ADC_Data_Average()
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b083      	sub	sp, #12
 800cbcc:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i=0, Mag=0, Phs=0; i<20;)
 800cbce:	2300      	movs	r3, #0
 800cbd0:	71fb      	strb	r3, [r7, #7]
 800cbd2:	4b1d      	ldr	r3, [pc, #116]	; (800cc48 <Sensor_ADC_Data_Average+0x80>)
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	601a      	str	r2, [r3, #0]
 800cbd8:	4b1c      	ldr	r3, [pc, #112]	; (800cc4c <Sensor_ADC_Data_Average+0x84>)
 800cbda:	2200      	movs	r2, #0
 800cbdc:	601a      	str	r2, [r3, #0]
 800cbde:	e019      	b.n	800cc14 <Sensor_ADC_Data_Average+0x4c>
	{
		Mag += ADC_Value[i++];
 800cbe0:	79fb      	ldrb	r3, [r7, #7]
 800cbe2:	1c5a      	adds	r2, r3, #1
 800cbe4:	71fa      	strb	r2, [r7, #7]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	4b19      	ldr	r3, [pc, #100]	; (800cc50 <Sensor_ADC_Data_Average+0x88>)
 800cbea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cbee:	461a      	mov	r2, r3
 800cbf0:	4b15      	ldr	r3, [pc, #84]	; (800cc48 <Sensor_ADC_Data_Average+0x80>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4413      	add	r3, r2
 800cbf6:	4a14      	ldr	r2, [pc, #80]	; (800cc48 <Sensor_ADC_Data_Average+0x80>)
 800cbf8:	6013      	str	r3, [r2, #0]
		Phs += ADC_Value[i++];
 800cbfa:	79fb      	ldrb	r3, [r7, #7]
 800cbfc:	1c5a      	adds	r2, r3, #1
 800cbfe:	71fa      	strb	r2, [r7, #7]
 800cc00:	461a      	mov	r2, r3
 800cc02:	4b13      	ldr	r3, [pc, #76]	; (800cc50 <Sensor_ADC_Data_Average+0x88>)
 800cc04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	4b10      	ldr	r3, [pc, #64]	; (800cc4c <Sensor_ADC_Data_Average+0x84>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4413      	add	r3, r2
 800cc10:	4a0e      	ldr	r2, [pc, #56]	; (800cc4c <Sensor_ADC_Data_Average+0x84>)
 800cc12:	6013      	str	r3, [r2, #0]
	for (i=0, Mag=0, Phs=0; i<20;)
 800cc14:	79fb      	ldrb	r3, [r7, #7]
 800cc16:	2b13      	cmp	r3, #19
 800cc18:	d9e2      	bls.n	800cbe0 <Sensor_ADC_Data_Average+0x18>
	}
	Mag /= 10;
 800cc1a:	4b0b      	ldr	r3, [pc, #44]	; (800cc48 <Sensor_ADC_Data_Average+0x80>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	4a0d      	ldr	r2, [pc, #52]	; (800cc54 <Sensor_ADC_Data_Average+0x8c>)
 800cc20:	fba2 2303 	umull	r2, r3, r2, r3
 800cc24:	08db      	lsrs	r3, r3, #3
 800cc26:	4a08      	ldr	r2, [pc, #32]	; (800cc48 <Sensor_ADC_Data_Average+0x80>)
 800cc28:	6013      	str	r3, [r2, #0]
	Phs /= 10;
 800cc2a:	4b08      	ldr	r3, [pc, #32]	; (800cc4c <Sensor_ADC_Data_Average+0x84>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	4a09      	ldr	r2, [pc, #36]	; (800cc54 <Sensor_ADC_Data_Average+0x8c>)
 800cc30:	fba2 2303 	umull	r2, r3, r2, r3
 800cc34:	08db      	lsrs	r3, r3, #3
 800cc36:	4a05      	ldr	r2, [pc, #20]	; (800cc4c <Sensor_ADC_Data_Average+0x84>)
 800cc38:	6013      	str	r3, [r2, #0]
}
 800cc3a:	bf00      	nop
 800cc3c:	370c      	adds	r7, #12
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc44:	4770      	bx	lr
 800cc46:	bf00      	nop
 800cc48:	2000267c 	.word	0x2000267c
 800cc4c:	20002680 	.word	0x20002680
 800cc50:	20002654 	.word	0x20002654
 800cc54:	cccccccd 	.word	0xcccccccd

0800cc58 <Sensor_ADC_Process>:


void Sensor_ADC_Process()
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, 20);   // Start ADC
 800cc5c:	2214      	movs	r2, #20
 800cc5e:	490a      	ldr	r1, [pc, #40]	; (800cc88 <Sensor_ADC_Process+0x30>)
 800cc60:	480a      	ldr	r0, [pc, #40]	; (800cc8c <Sensor_ADC_Process+0x34>)
 800cc62:	f7f5 fc17 	bl	8002494 <HAL_ADC_Start_DMA>
	while(!adcConversionComplete);                          // Wait ADC to complete
 800cc66:	bf00      	nop
 800cc68:	4b09      	ldr	r3, [pc, #36]	; (800cc90 <Sensor_ADC_Process+0x38>)
 800cc6a:	781b      	ldrb	r3, [r3, #0]
 800cc6c:	b2db      	uxtb	r3, r3
 800cc6e:	f083 0301 	eor.w	r3, r3, #1
 800cc72:	b2db      	uxtb	r3, r3
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1f7      	bne.n	800cc68 <Sensor_ADC_Process+0x10>
	Sensor_ADC_Data_Average();                              // ADC Data
 800cc78:	f7ff ffa6 	bl	800cbc8 <Sensor_ADC_Data_Average>
	adcConversionComplete = false;                          // Reset flag
 800cc7c:	4b04      	ldr	r3, [pc, #16]	; (800cc90 <Sensor_ADC_Process+0x38>)
 800cc7e:	2200      	movs	r2, #0
 800cc80:	701a      	strb	r2, [r3, #0]
}
 800cc82:	bf00      	nop
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	bf00      	nop
 800cc88:	20002654 	.word	0x20002654
 800cc8c:	20000200 	.word	0x20000200
 800cc90:	20002684 	.word	0x20002684

0800cc94 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b083      	sub	sp, #12
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
	adcConversionComplete = true;          // ADC Conversion Callback: Set the flag to start collect data
 800cc9c:	4b04      	ldr	r3, [pc, #16]	; (800ccb0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800cc9e:	2201      	movs	r2, #1
 800cca0:	701a      	strb	r2, [r3, #0]
}
 800cca2:	bf00      	nop
 800cca4:	370c      	adds	r7, #12
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	20002684 	.word	0x20002684

0800ccb4 <Radio_Init>:


void Radio_Init( void )
{
 800ccb4:	b590      	push	{r4, r7, lr}
 800ccb6:	b08b      	sub	sp, #44	; 0x2c
 800ccb8:	af0a      	add	r7, sp, #40	; 0x28
	// Radio initialization
	RadioEvents.TxDone = OnTxDone;
 800ccba:	4b2d      	ldr	r3, [pc, #180]	; (800cd70 <Radio_Init+0xbc>)
 800ccbc:	4a2d      	ldr	r2, [pc, #180]	; (800cd74 <Radio_Init+0xc0>)
 800ccbe:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 800ccc0:	4b2b      	ldr	r3, [pc, #172]	; (800cd70 <Radio_Init+0xbc>)
 800ccc2:	4a2d      	ldr	r2, [pc, #180]	; (800cd78 <Radio_Init+0xc4>)
 800ccc4:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 800ccc6:	4b2a      	ldr	r3, [pc, #168]	; (800cd70 <Radio_Init+0xbc>)
 800ccc8:	4a2c      	ldr	r2, [pc, #176]	; (800cd7c <Radio_Init+0xc8>)
 800ccca:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 800cccc:	4b28      	ldr	r3, [pc, #160]	; (800cd70 <Radio_Init+0xbc>)
 800ccce:	4a2c      	ldr	r2, [pc, #176]	; (800cd80 <Radio_Init+0xcc>)
 800ccd0:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 800ccd2:	4b27      	ldr	r3, [pc, #156]	; (800cd70 <Radio_Init+0xbc>)
 800ccd4:	4a2b      	ldr	r2, [pc, #172]	; (800cd84 <Radio_Init+0xd0>)
 800ccd6:	611a      	str	r2, [r3, #16]

	Radio.Init( &RadioEvents );
 800ccd8:	4b2b      	ldr	r3, [pc, #172]	; (800cd88 <Radio_Init+0xd4>)
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	4824      	ldr	r0, [pc, #144]	; (800cd70 <Radio_Init+0xbc>)
 800ccde:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY );
 800cce0:	4b29      	ldr	r3, [pc, #164]	; (800cd88 <Radio_Init+0xd4>)
 800cce2:	68db      	ldr	r3, [r3, #12]
 800cce4:	4829      	ldr	r0, [pc, #164]	; (800cd8c <Radio_Init+0xd8>)
 800cce6:	4798      	blx	r3

	Radio.SetTxConfig( MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800cce8:	4b27      	ldr	r3, [pc, #156]	; (800cd88 <Radio_Init+0xd4>)
 800ccea:	69dc      	ldr	r4, [r3, #28]
 800ccec:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ccf0:	9308      	str	r3, [sp, #32]
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	9307      	str	r3, [sp, #28]
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	9306      	str	r3, [sp, #24]
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	9305      	str	r3, [sp, #20]
 800ccfe:	2301      	movs	r3, #1
 800cd00:	9304      	str	r3, [sp, #16]
 800cd02:	2300      	movs	r3, #0
 800cd04:	9303      	str	r3, [sp, #12]
 800cd06:	2308      	movs	r3, #8
 800cd08:	9302      	str	r3, [sp, #8]
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	9301      	str	r3, [sp, #4]
 800cd0e:	2309      	movs	r3, #9
 800cd10:	9300      	str	r3, [sp, #0]
 800cd12:	2301      	movs	r3, #1
 800cd14:	2200      	movs	r2, #0
 800cd16:	2116      	movs	r1, #22
 800cd18:	2001      	movs	r0, #1
 800cd1a:	47a0      	blx	r4
	                               LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	                               LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               true, 0, 0, LORA_IQ_INVERSION_ON, 3000 );

	Radio.SetRxConfig( MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800cd1c:	4b1a      	ldr	r3, [pc, #104]	; (800cd88 <Radio_Init+0xd4>)
 800cd1e:	699c      	ldr	r4, [r3, #24]
 800cd20:	2301      	movs	r3, #1
 800cd22:	9309      	str	r3, [sp, #36]	; 0x24
 800cd24:	2300      	movs	r3, #0
 800cd26:	9308      	str	r3, [sp, #32]
 800cd28:	2300      	movs	r3, #0
 800cd2a:	9307      	str	r3, [sp, #28]
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	9306      	str	r3, [sp, #24]
 800cd30:	2301      	movs	r3, #1
 800cd32:	9305      	str	r3, [sp, #20]
 800cd34:	2300      	movs	r3, #0
 800cd36:	9304      	str	r3, [sp, #16]
 800cd38:	2300      	movs	r3, #0
 800cd3a:	9303      	str	r3, [sp, #12]
 800cd3c:	2305      	movs	r3, #5
 800cd3e:	9302      	str	r3, [sp, #8]
 800cd40:	2308      	movs	r3, #8
 800cd42:	9301      	str	r3, [sp, #4]
 800cd44:	2300      	movs	r3, #0
 800cd46:	9300      	str	r3, [sp, #0]
 800cd48:	2301      	movs	r3, #1
 800cd4a:	2209      	movs	r2, #9
 800cd4c:	2101      	movs	r1, #1
 800cd4e:	2001      	movs	r0, #1
 800cd50:	47a0      	blx	r4
	                               LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
	                               LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               0, true, 0, 0, LORA_IQ_INVERSION_ON, true );

	Radio.SetMaxPayloadLength( MODEM_LORA, RadioBufferLen );
 800cd52:	4b0d      	ldr	r3, [pc, #52]	; (800cd88 <Radio_Init+0xd4>)
 800cd54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd56:	2109      	movs	r1, #9
 800cd58:	2001      	movs	r0, #1
 800cd5a:	4798      	blx	r3

	Radio.Rx( RX_TIMEOUT_VALUE );
 800cd5c:	4b0a      	ldr	r3, [pc, #40]	; (800cd88 <Radio_Init+0xd4>)
 800cd5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cd64:	4798      	blx	r3
}
 800cd66:	bf00      	nop
 800cd68:	3704      	adds	r7, #4
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd90      	pop	{r4, r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	20005980 	.word	0x20005980
 800cd74:	0800cf8d 	.word	0x0800cf8d
 800cd78:	0800cfa5 	.word	0x0800cfa5
 800cd7c:	0800d1c5 	.word	0x0800d1c5
 800cd80:	0800d1dd 	.word	0x0800d1dd
 800cd84:	0800d1f5 	.word	0x0800d1f5
 800cd88:	080138d4 	.word	0x080138d4
 800cd8c:	3689cac0 	.word	0x3689cac0

0800cd90 <Radio_TX>:

void Radio_TX( uint16_t *buffer, uint16_t Bandlen )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b084      	sub	sp, #16
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	460b      	mov	r3, r1
 800cd9a:	807b      	strh	r3, [r7, #2]
	uint16_t i = 0;
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	81fb      	strh	r3, [r7, #14]

	// Data streaming
    TxPkt.PktType = CLI_DATA;
 800cda0:	4b54      	ldr	r3, [pc, #336]	; (800cef4 <Radio_TX+0x164>)
 800cda2:	22ff      	movs	r2, #255	; 0xff
 800cda4:	701a      	strb	r2, [r3, #0]
    TxPkt.Address = SensorID;
 800cda6:	4b53      	ldr	r3, [pc, #332]	; (800cef4 <Radio_TX+0x164>)
 800cda8:	2203      	movs	r2, #3
 800cdaa:	705a      	strb	r2, [r3, #1]

    while(i < Bandlen)
 800cdac:	e076      	b.n	800ce9c <Radio_TX+0x10c>
    {
    	RadioBuffer[0] = TxPkt.PktType;
 800cdae:	4b51      	ldr	r3, [pc, #324]	; (800cef4 <Radio_TX+0x164>)
 800cdb0:	781a      	ldrb	r2, [r3, #0]
 800cdb2:	4b51      	ldr	r3, [pc, #324]	; (800cef8 <Radio_TX+0x168>)
 800cdb4:	701a      	strb	r2, [r3, #0]
    	RadioBuffer[1] = TxPkt.Address;
 800cdb6:	4b4f      	ldr	r3, [pc, #316]	; (800cef4 <Radio_TX+0x164>)
 800cdb8:	785a      	ldrb	r2, [r3, #1]
 800cdba:	4b4f      	ldr	r3, [pc, #316]	; (800cef8 <Radio_TX+0x168>)
 800cdbc:	705a      	strb	r2, [r3, #1]

    	// Frequency Index
    	RadioBuffer[2] = (uint8_t)(buffer[3*i] & 0xFF);       // Lower 8 bits
 800cdbe:	89fa      	ldrh	r2, [r7, #14]
 800cdc0:	4613      	mov	r3, r2
 800cdc2:	005b      	lsls	r3, r3, #1
 800cdc4:	4413      	add	r3, r2
 800cdc6:	005b      	lsls	r3, r3, #1
 800cdc8:	461a      	mov	r2, r3
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	4413      	add	r3, r2
 800cdce:	881b      	ldrh	r3, [r3, #0]
 800cdd0:	b2da      	uxtb	r2, r3
 800cdd2:	4b49      	ldr	r3, [pc, #292]	; (800cef8 <Radio_TX+0x168>)
 800cdd4:	709a      	strb	r2, [r3, #2]
    	RadioBuffer[3] = (uint8_t)((buffer[3*i] >> 8) & 0xFF); // Upper 8 bits
 800cdd6:	89fa      	ldrh	r2, [r7, #14]
 800cdd8:	4613      	mov	r3, r2
 800cdda:	005b      	lsls	r3, r3, #1
 800cddc:	4413      	add	r3, r2
 800cdde:	005b      	lsls	r3, r3, #1
 800cde0:	461a      	mov	r2, r3
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	4413      	add	r3, r2
 800cde6:	881b      	ldrh	r3, [r3, #0]
 800cde8:	0a1b      	lsrs	r3, r3, #8
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	b2da      	uxtb	r2, r3
 800cdee:	4b42      	ldr	r3, [pc, #264]	; (800cef8 <Radio_TX+0x168>)
 800cdf0:	70da      	strb	r2, [r3, #3]

    	// Phase Data
    	RadioBuffer[4] = (uint8_t)(buffer[3*i+1] & 0xFF);       // Lower 8 bits
 800cdf2:	89fa      	ldrh	r2, [r7, #14]
 800cdf4:	4613      	mov	r3, r2
 800cdf6:	005b      	lsls	r3, r3, #1
 800cdf8:	4413      	add	r3, r2
 800cdfa:	005b      	lsls	r3, r3, #1
 800cdfc:	3302      	adds	r3, #2
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	4413      	add	r3, r2
 800ce02:	881b      	ldrh	r3, [r3, #0]
 800ce04:	b2da      	uxtb	r2, r3
 800ce06:	4b3c      	ldr	r3, [pc, #240]	; (800cef8 <Radio_TX+0x168>)
 800ce08:	711a      	strb	r2, [r3, #4]
    	RadioBuffer[5] = (uint8_t)((buffer[3*i+1] >> 8) & 0xFF); // Upper 8 bits
 800ce0a:	89fa      	ldrh	r2, [r7, #14]
 800ce0c:	4613      	mov	r3, r2
 800ce0e:	005b      	lsls	r3, r3, #1
 800ce10:	4413      	add	r3, r2
 800ce12:	005b      	lsls	r3, r3, #1
 800ce14:	3302      	adds	r3, #2
 800ce16:	687a      	ldr	r2, [r7, #4]
 800ce18:	4413      	add	r3, r2
 800ce1a:	881b      	ldrh	r3, [r3, #0]
 800ce1c:	0a1b      	lsrs	r3, r3, #8
 800ce1e:	b29b      	uxth	r3, r3
 800ce20:	b2da      	uxtb	r2, r3
 800ce22:	4b35      	ldr	r3, [pc, #212]	; (800cef8 <Radio_TX+0x168>)
 800ce24:	715a      	strb	r2, [r3, #5]

    	//Magnitude Data
    	RadioBuffer[6] = (uint8_t)(buffer[3*i+2] & 0xFF);       // Lower 8 bits
 800ce26:	89fa      	ldrh	r2, [r7, #14]
 800ce28:	4613      	mov	r3, r2
 800ce2a:	005b      	lsls	r3, r3, #1
 800ce2c:	4413      	add	r3, r2
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	3304      	adds	r3, #4
 800ce32:	687a      	ldr	r2, [r7, #4]
 800ce34:	4413      	add	r3, r2
 800ce36:	881b      	ldrh	r3, [r3, #0]
 800ce38:	b2da      	uxtb	r2, r3
 800ce3a:	4b2f      	ldr	r3, [pc, #188]	; (800cef8 <Radio_TX+0x168>)
 800ce3c:	719a      	strb	r2, [r3, #6]
    	RadioBuffer[7] = (uint8_t)((buffer[3*i+2] >> 8) & 0xFF); // Upper 8 bits
 800ce3e:	89fa      	ldrh	r2, [r7, #14]
 800ce40:	4613      	mov	r3, r2
 800ce42:	005b      	lsls	r3, r3, #1
 800ce44:	4413      	add	r3, r2
 800ce46:	005b      	lsls	r3, r3, #1
 800ce48:	3304      	adds	r3, #4
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	4413      	add	r3, r2
 800ce4e:	881b      	ldrh	r3, [r3, #0]
 800ce50:	0a1b      	lsrs	r3, r3, #8
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	b2da      	uxtb	r2, r3
 800ce56:	4b28      	ldr	r3, [pc, #160]	; (800cef8 <Radio_TX+0x168>)
 800ce58:	71da      	strb	r2, [r3, #7]

    	//Parity for RadioBuffer[2]-[7]
    	RadioBuffer[8] = combine_parities(RadioBuffer);
 800ce5a:	4827      	ldr	r0, [pc, #156]	; (800cef8 <Radio_TX+0x168>)
 800ce5c:	f000 f86f 	bl	800cf3e <combine_parities>
 800ce60:	4603      	mov	r3, r0
 800ce62:	461a      	mov	r2, r3
 800ce64:	4b24      	ldr	r3, [pc, #144]	; (800cef8 <Radio_TX+0x168>)
 800ce66:	721a      	strb	r2, [r3, #8]

    	DelayMs(10);
 800ce68:	200a      	movs	r0, #10
 800ce6a:	f7fd fb8d 	bl	800a588 <DelayMs>
    	Radio.Send(RadioBuffer, RadioBufferLen);
 800ce6e:	4b23      	ldr	r3, [pc, #140]	; (800cefc <Radio_TX+0x16c>)
 800ce70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce72:	2109      	movs	r1, #9
 800ce74:	4820      	ldr	r0, [pc, #128]	; (800cef8 <Radio_TX+0x168>)
 800ce76:	4798      	blx	r3
    	// Wait for completing sending
    	while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800ce78:	bf00      	nop
 800ce7a:	f7ff f8c9 	bl	800c010 <SX126xGetIrqStatus>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	f003 0301 	and.w	r3, r3, #1
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d1f8      	bne.n	800ce7a <Radio_TX+0xea>
    	if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800ce88:	4b1c      	ldr	r3, [pc, #112]	; (800cefc <Radio_TX+0x16c>)
 800ce8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d002      	beq.n	800ce96 <Radio_TX+0x106>
 800ce90:	4b1a      	ldr	r3, [pc, #104]	; (800cefc <Radio_TX+0x16c>)
 800ce92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce94:	4798      	blx	r3
    	i++;
 800ce96:	89fb      	ldrh	r3, [r7, #14]
 800ce98:	3301      	adds	r3, #1
 800ce9a:	81fb      	strh	r3, [r7, #14]
    while(i < Bandlen)
 800ce9c:	89fa      	ldrh	r2, [r7, #14]
 800ce9e:	887b      	ldrh	r3, [r7, #2]
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d384      	bcc.n	800cdae <Radio_TX+0x1e>
    }

    // Data streaming stop command
    TxPkt.PktType = DATA_STOP;
 800cea4:	4b13      	ldr	r3, [pc, #76]	; (800cef4 <Radio_TX+0x164>)
 800cea6:	2276      	movs	r2, #118	; 0x76
 800cea8:	701a      	strb	r2, [r3, #0]
    TxPkt.Address = SensorID;
 800ceaa:	4b12      	ldr	r3, [pc, #72]	; (800cef4 <Radio_TX+0x164>)
 800ceac:	2203      	movs	r2, #3
 800ceae:	705a      	strb	r2, [r3, #1]
    RadioBuffer[0] = TxPkt.PktType;
 800ceb0:	4b10      	ldr	r3, [pc, #64]	; (800cef4 <Radio_TX+0x164>)
 800ceb2:	781a      	ldrb	r2, [r3, #0]
 800ceb4:	4b10      	ldr	r3, [pc, #64]	; (800cef8 <Radio_TX+0x168>)
 800ceb6:	701a      	strb	r2, [r3, #0]
    RadioBuffer[1] = TxPkt.Address;
 800ceb8:	4b0e      	ldr	r3, [pc, #56]	; (800cef4 <Radio_TX+0x164>)
 800ceba:	785a      	ldrb	r2, [r3, #1]
 800cebc:	4b0e      	ldr	r3, [pc, #56]	; (800cef8 <Radio_TX+0x168>)
 800cebe:	705a      	strb	r2, [r3, #1]
    Current_Time_TX_Format();
 800cec0:	f000 fa4a 	bl	800d358 <Current_Time_TX_Format>

    Radio.Send(RadioBuffer, RadioBufferLen);
 800cec4:	4b0d      	ldr	r3, [pc, #52]	; (800cefc <Radio_TX+0x16c>)
 800cec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cec8:	2109      	movs	r1, #9
 800ceca:	480b      	ldr	r0, [pc, #44]	; (800cef8 <Radio_TX+0x168>)
 800cecc:	4798      	blx	r3
    while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 800cece:	bf00      	nop
 800ced0:	f7ff f89e 	bl	800c010 <SX126xGetIrqStatus>
 800ced4:	4603      	mov	r3, r0
 800ced6:	f003 0301 	and.w	r3, r3, #1
 800ceda:	2b01      	cmp	r3, #1
 800cedc:	d1f8      	bne.n	800ced0 <Radio_TX+0x140>
    if(Radio.IrqProcess != NULL) Radio.IrqProcess( );
 800cede:	4b07      	ldr	r3, [pc, #28]	; (800cefc <Radio_TX+0x16c>)
 800cee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d002      	beq.n	800ceec <Radio_TX+0x15c>
 800cee6:	4b05      	ldr	r3, [pc, #20]	; (800cefc <Radio_TX+0x16c>)
 800cee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ceea:	4798      	blx	r3
}
 800ceec:	bf00      	nop
 800ceee:	3710      	adds	r7, #16
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	20005958 	.word	0x20005958
 800cef8:	2000594c 	.word	0x2000594c
 800cefc:	080138d4 	.word	0x080138d4

0800cf00 <calculate_parity>:


uint8_t calculate_parity(uint8_t value)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	4603      	mov	r3, r0
 800cf08:	71fb      	strb	r3, [r7, #7]
    uint8_t parity = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	73fb      	strb	r3, [r7, #15]
    while (value)
 800cf0e:	e00c      	b.n	800cf2a <calculate_parity+0x2a>
    {
        parity ^= 1;
 800cf10:	7bfb      	ldrb	r3, [r7, #15]
 800cf12:	f083 0301 	eor.w	r3, r3, #1
 800cf16:	73fb      	strb	r3, [r7, #15]
        value &= (value - 1);
 800cf18:	79fb      	ldrb	r3, [r7, #7]
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	b2db      	uxtb	r3, r3
 800cf1e:	b25a      	sxtb	r2, r3
 800cf20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf24:	4013      	ands	r3, r2
 800cf26:	b25b      	sxtb	r3, r3
 800cf28:	71fb      	strb	r3, [r7, #7]
    while (value)
 800cf2a:	79fb      	ldrb	r3, [r7, #7]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d1ef      	bne.n	800cf10 <calculate_parity+0x10>
    }
    return parity;
 800cf30:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3714      	adds	r7, #20
 800cf36:	46bd      	mov	sp, r7
 800cf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3c:	4770      	bx	lr

0800cf3e <combine_parities>:


uint8_t combine_parities(uint8_t *values)
{
 800cf3e:	b580      	push	{r7, lr}
 800cf40:	b084      	sub	sp, #16
 800cf42:	af00      	add	r7, sp, #0
 800cf44:	6078      	str	r0, [r7, #4]
    uint8_t parity_byte = 0;
 800cf46:	2300      	movs	r3, #0
 800cf48:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++)
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	73bb      	strb	r3, [r7, #14]
 800cf4e:	e015      	b.n	800cf7c <combine_parities+0x3e>
    {
        uint8_t parity_bit = calculate_parity(values[i]);
 800cf50:	7bbb      	ldrb	r3, [r7, #14]
 800cf52:	687a      	ldr	r2, [r7, #4]
 800cf54:	4413      	add	r3, r2
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f7ff ffd1 	bl	800cf00 <calculate_parity>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	737b      	strb	r3, [r7, #13]
        parity_byte |= (parity_bit << i);
 800cf62:	7b7a      	ldrb	r2, [r7, #13]
 800cf64:	7bbb      	ldrb	r3, [r7, #14]
 800cf66:	fa02 f303 	lsl.w	r3, r2, r3
 800cf6a:	b25a      	sxtb	r2, r3
 800cf6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf70:	4313      	orrs	r3, r2
 800cf72:	b25b      	sxtb	r3, r3
 800cf74:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++)
 800cf76:	7bbb      	ldrb	r3, [r7, #14]
 800cf78:	3301      	adds	r3, #1
 800cf7a:	73bb      	strb	r3, [r7, #14]
 800cf7c:	7bbb      	ldrb	r3, [r7, #14]
 800cf7e:	2b07      	cmp	r3, #7
 800cf80:	d9e6      	bls.n	800cf50 <combine_parities+0x12>
    }
    return parity_byte;
 800cf82:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	3710      	adds	r7, #16
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <OnTxDone>:


void OnTxDone( void )
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	af00      	add	r7, sp, #0
	memset(RadioBuffer, 0, sizeof(RadioBuffer)); // Clear buffer by setting all elements to 0
 800cf90:	2209      	movs	r2, #9
 800cf92:	2100      	movs	r1, #0
 800cf94:	4802      	ldr	r0, [pc, #8]	; (800cfa0 <OnTxDone+0x14>)
 800cf96:	f000 fe13 	bl	800dbc0 <memset>
}
 800cf9a:	bf00      	nop
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	2000594c 	.word	0x2000594c

0800cfa4 <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b084      	sub	sp, #16
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	4608      	mov	r0, r1
 800cfae:	4611      	mov	r1, r2
 800cfb0:	461a      	mov	r2, r3
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	817b      	strh	r3, [r7, #10]
 800cfb6:	460b      	mov	r3, r1
 800cfb8:	813b      	strh	r3, [r7, #8]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	71fb      	strb	r3, [r7, #7]
	BufferSize = size;
 800cfbe:	4a73      	ldr	r2, [pc, #460]	; (800d18c <OnRxDone+0x1e8>)
 800cfc0:	897b      	ldrh	r3, [r7, #10]
 800cfc2:	8013      	strh	r3, [r2, #0]
	memcpy( RadioBuffer, payload, BufferSize );
 800cfc4:	4b71      	ldr	r3, [pc, #452]	; (800d18c <OnRxDone+0x1e8>)
 800cfc6:	881b      	ldrh	r3, [r3, #0]
 800cfc8:	461a      	mov	r2, r3
 800cfca:	68f9      	ldr	r1, [r7, #12]
 800cfcc:	4870      	ldr	r0, [pc, #448]	; (800d190 <OnRxDone+0x1ec>)
 800cfce:	f000 fde9 	bl	800dba4 <memcpy>
	RxPkt.PktType = RadioBuffer[0];
 800cfd2:	4b6f      	ldr	r3, [pc, #444]	; (800d190 <OnRxDone+0x1ec>)
 800cfd4:	781a      	ldrb	r2, [r3, #0]
 800cfd6:	4b6f      	ldr	r3, [pc, #444]	; (800d194 <OnRxDone+0x1f0>)
 800cfd8:	701a      	strb	r2, [r3, #0]
	RxPkt.Address = RadioBuffer[1];
 800cfda:	4b6d      	ldr	r3, [pc, #436]	; (800d190 <OnRxDone+0x1ec>)
 800cfdc:	785a      	ldrb	r2, [r3, #1]
 800cfde:	4b6d      	ldr	r3, [pc, #436]	; (800d194 <OnRxDone+0x1f0>)
 800cfe0:	705a      	strb	r2, [r3, #1]

	if(RxPkt.Address == SensorID) // Talking to correct sensor
 800cfe2:	4b6c      	ldr	r3, [pc, #432]	; (800d194 <OnRxDone+0x1f0>)
 800cfe4:	785b      	ldrb	r3, [r3, #1]
 800cfe6:	2b03      	cmp	r3, #3
 800cfe8:	f040 80c7 	bne.w	800d17a <OnRxDone+0x1d6>
	{
		if(RxPkt.PktType == CLI_WKUP)
 800cfec:	4b69      	ldr	r3, [pc, #420]	; (800d194 <OnRxDone+0x1f0>)
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	d116      	bne.n	800d022 <OnRxDone+0x7e>
		{
		    MX_State = TX;
 800cff4:	4b68      	ldr	r3, [pc, #416]	; (800d198 <OnRxDone+0x1f4>)
 800cff6:	2203      	movs	r2, #3
 800cff8:	701a      	strb	r2, [r3, #0]
		    TX_cmd = CMD_ACK;
 800cffa:	4b68      	ldr	r3, [pc, #416]	; (800d19c <OnRxDone+0x1f8>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	701a      	strb	r2, [r3, #0]

		    // Save wireless communication data
		    memcpy( UG_RX_Data[UG_RX_Num-3], payload, BufferSize );
 800d000:	4b62      	ldr	r3, [pc, #392]	; (800d18c <OnRxDone+0x1e8>)
 800d002:	881b      	ldrh	r3, [r3, #0]
 800d004:	461a      	mov	r2, r3
 800d006:	68f9      	ldr	r1, [r7, #12]
 800d008:	4865      	ldr	r0, [pc, #404]	; (800d1a0 <OnRxDone+0x1fc>)
 800d00a:	f000 fdcb 	bl	800dba4 <memcpy>
		    UG_RssiValue[UG_RX_Num-3] = rssi;
 800d00e:	893b      	ldrh	r3, [r7, #8]
 800d010:	b25a      	sxtb	r2, r3
 800d012:	4b64      	ldr	r3, [pc, #400]	; (800d1a4 <OnRxDone+0x200>)
 800d014:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
		    UG_SnrValue[UG_RX_Num-3] = snr;
 800d018:	4a63      	ldr	r2, [pc, #396]	; (800d1a8 <OnRxDone+0x204>)
 800d01a:	79fb      	ldrb	r3, [r7, #7]
 800d01c:	f882 3172 	strb.w	r3, [r2, #370]	; 0x172
 800d020:	e0ab      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == TIM_CAL)
 800d022:	4b5c      	ldr	r3, [pc, #368]	; (800d194 <OnRxDone+0x1f0>)
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	2b3e      	cmp	r3, #62	; 0x3e
 800d028:	d118      	bne.n	800d05c <OnRxDone+0xb8>
		{
			Set_RTC_Time();    // Calibrate real time
 800d02a:	f000 fbc7 	bl	800d7bc <Set_RTC_Time>
			MX_State = TX;
 800d02e:	4b5a      	ldr	r3, [pc, #360]	; (800d198 <OnRxDone+0x1f4>)
 800d030:	2203      	movs	r2, #3
 800d032:	701a      	strb	r2, [r3, #0]
			TX_cmd = TIME_ACK;
 800d034:	4b59      	ldr	r3, [pc, #356]	; (800d19c <OnRxDone+0x1f8>)
 800d036:	2201      	movs	r2, #1
 800d038:	701a      	strb	r2, [r3, #0]
			memcpy( UG_RX_Data[UG_RX_Num-2], payload, BufferSize );
 800d03a:	4b54      	ldr	r3, [pc, #336]	; (800d18c <OnRxDone+0x1e8>)
 800d03c:	881b      	ldrh	r3, [r3, #0]
 800d03e:	461a      	mov	r2, r3
 800d040:	68f9      	ldr	r1, [r7, #12]
 800d042:	485a      	ldr	r0, [pc, #360]	; (800d1ac <OnRxDone+0x208>)
 800d044:	f000 fdae 	bl	800dba4 <memcpy>
			UG_RssiValue[UG_RX_Num-2] = rssi;
 800d048:	893b      	ldrh	r3, [r7, #8]
 800d04a:	b25a      	sxtb	r2, r3
 800d04c:	4b55      	ldr	r3, [pc, #340]	; (800d1a4 <OnRxDone+0x200>)
 800d04e:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
			UG_SnrValue[UG_RX_Num-2] = snr;
 800d052:	4a55      	ldr	r2, [pc, #340]	; (800d1a8 <OnRxDone+0x204>)
 800d054:	79fb      	ldrb	r3, [r7, #7]
 800d056:	f882 3173 	strb.w	r3, [r2, #371]	; 0x173
 800d05a:	e08e      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_ST)
 800d05c:	4b4d      	ldr	r3, [pc, #308]	; (800d194 <OnRxDone+0x1f0>)
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	2b13      	cmp	r3, #19
 800d062:	d112      	bne.n	800d08a <OnRxDone+0xe6>
		{

			Chosen_Bandlen = (RadioBuffer[2] << 8) + RadioBuffer[3];
 800d064:	4b4a      	ldr	r3, [pc, #296]	; (800d190 <OnRxDone+0x1ec>)
 800d066:	789b      	ldrb	r3, [r3, #2]
 800d068:	b29b      	uxth	r3, r3
 800d06a:	021b      	lsls	r3, r3, #8
 800d06c:	b29a      	uxth	r2, r3
 800d06e:	4b48      	ldr	r3, [pc, #288]	; (800d190 <OnRxDone+0x1ec>)
 800d070:	78db      	ldrb	r3, [r3, #3]
 800d072:	b29b      	uxth	r3, r3
 800d074:	4413      	add	r3, r2
 800d076:	b29a      	uxth	r2, r3
 800d078:	4b4d      	ldr	r3, [pc, #308]	; (800d1b0 <OnRxDone+0x20c>)
 800d07a:	801a      	strh	r2, [r3, #0]
			FreID_cnt = 0;
 800d07c:	4b4d      	ldr	r3, [pc, #308]	; (800d1b4 <OnRxDone+0x210>)
 800d07e:	2200      	movs	r2, #0
 800d080:	801a      	strh	r2, [r3, #0]
			FreID_rec_cnt = 0;
 800d082:	4b4d      	ldr	r3, [pc, #308]	; (800d1b8 <OnRxDone+0x214>)
 800d084:	2200      	movs	r2, #0
 800d086:	801a      	strh	r2, [r3, #0]
 800d088:	e077      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_DA)
 800d08a:	4b42      	ldr	r3, [pc, #264]	; (800d194 <OnRxDone+0x1f0>)
 800d08c:	781b      	ldrb	r3, [r3, #0]
 800d08e:	2b25      	cmp	r3, #37	; 0x25
 800d090:	d12f      	bne.n	800d0f2 <OnRxDone+0x14e>
		{
			if(FreID_rec_cnt < UG_RX_Num)
 800d092:	4b49      	ldr	r3, [pc, #292]	; (800d1b8 <OnRxDone+0x214>)
 800d094:	881b      	ldrh	r3, [r3, #0]
 800d096:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
 800d09a:	d820      	bhi.n	800d0de <OnRxDone+0x13a>
			{
				memcpy( UG_RX_Data[FreID_rec_cnt], payload, BufferSize );
 800d09c:	4b46      	ldr	r3, [pc, #280]	; (800d1b8 <OnRxDone+0x214>)
 800d09e:	881b      	ldrh	r3, [r3, #0]
 800d0a0:	461a      	mov	r2, r3
 800d0a2:	4613      	mov	r3, r2
 800d0a4:	00db      	lsls	r3, r3, #3
 800d0a6:	4413      	add	r3, r2
 800d0a8:	4a44      	ldr	r2, [pc, #272]	; (800d1bc <OnRxDone+0x218>)
 800d0aa:	4413      	add	r3, r2
 800d0ac:	4a37      	ldr	r2, [pc, #220]	; (800d18c <OnRxDone+0x1e8>)
 800d0ae:	8812      	ldrh	r2, [r2, #0]
 800d0b0:	68f9      	ldr	r1, [r7, #12]
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f000 fd76 	bl	800dba4 <memcpy>
				UG_RssiValue[FreID_rec_cnt] = rssi;
 800d0b8:	4b3f      	ldr	r3, [pc, #252]	; (800d1b8 <OnRxDone+0x214>)
 800d0ba:	881b      	ldrh	r3, [r3, #0]
 800d0bc:	461a      	mov	r2, r3
 800d0be:	893b      	ldrh	r3, [r7, #8]
 800d0c0:	b259      	sxtb	r1, r3
 800d0c2:	4b38      	ldr	r3, [pc, #224]	; (800d1a4 <OnRxDone+0x200>)
 800d0c4:	5499      	strb	r1, [r3, r2]
				UG_SnrValue[FreID_rec_cnt] = snr;
 800d0c6:	4b3c      	ldr	r3, [pc, #240]	; (800d1b8 <OnRxDone+0x214>)
 800d0c8:	881b      	ldrh	r3, [r3, #0]
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	4a36      	ldr	r2, [pc, #216]	; (800d1a8 <OnRxDone+0x204>)
 800d0ce:	79fb      	ldrb	r3, [r7, #7]
 800d0d0:	5453      	strb	r3, [r2, r1]
				FreID_rec_cnt++;
 800d0d2:	4b39      	ldr	r3, [pc, #228]	; (800d1b8 <OnRxDone+0x214>)
 800d0d4:	881b      	ldrh	r3, [r3, #0]
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	b29a      	uxth	r2, r3
 800d0da:	4b37      	ldr	r3, [pc, #220]	; (800d1b8 <OnRxDone+0x214>)
 800d0dc:	801a      	strh	r2, [r3, #0]
			}
			FreID_cnt += RadioBuffer[8];
 800d0de:	4b2c      	ldr	r3, [pc, #176]	; (800d190 <OnRxDone+0x1ec>)
 800d0e0:	7a1b      	ldrb	r3, [r3, #8]
 800d0e2:	b29a      	uxth	r2, r3
 800d0e4:	4b33      	ldr	r3, [pc, #204]	; (800d1b4 <OnRxDone+0x210>)
 800d0e6:	881b      	ldrh	r3, [r3, #0]
 800d0e8:	4413      	add	r3, r2
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	4b31      	ldr	r3, [pc, #196]	; (800d1b4 <OnRxDone+0x210>)
 800d0ee:	801a      	strh	r2, [r3, #0]
 800d0f0:	e043      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == FID_STOP)
 800d0f2:	4b28      	ldr	r3, [pc, #160]	; (800d194 <OnRxDone+0x1f0>)
 800d0f4:	781b      	ldrb	r3, [r3, #0]
 800d0f6:	2b57      	cmp	r3, #87	; 0x57
 800d0f8:	d113      	bne.n	800d122 <OnRxDone+0x17e>
		{
			if(FreID_cnt == Chosen_Bandlen)
 800d0fa:	4b2e      	ldr	r3, [pc, #184]	; (800d1b4 <OnRxDone+0x210>)
 800d0fc:	881a      	ldrh	r2, [r3, #0]
 800d0fe:	4b2c      	ldr	r3, [pc, #176]	; (800d1b0 <OnRxDone+0x20c>)
 800d100:	881b      	ldrh	r3, [r3, #0]
 800d102:	429a      	cmp	r2, r3
 800d104:	d106      	bne.n	800d114 <OnRxDone+0x170>
			{
				MX_State = TX;
 800d106:	4b24      	ldr	r3, [pc, #144]	; (800d198 <OnRxDone+0x1f4>)
 800d108:	2203      	movs	r2, #3
 800d10a:	701a      	strb	r2, [r3, #0]
				TX_cmd = Fre_Done;
 800d10c:	4b23      	ldr	r3, [pc, #140]	; (800d19c <OnRxDone+0x1f8>)
 800d10e:	2202      	movs	r2, #2
 800d110:	701a      	strb	r2, [r3, #0]
 800d112:	e032      	b.n	800d17a <OnRxDone+0x1d6>
			}
			else
			{
				MX_State = TX;
 800d114:	4b20      	ldr	r3, [pc, #128]	; (800d198 <OnRxDone+0x1f4>)
 800d116:	2203      	movs	r2, #3
 800d118:	701a      	strb	r2, [r3, #0]
				TX_cmd = Fre_rqst;
 800d11a:	4b20      	ldr	r3, [pc, #128]	; (800d19c <OnRxDone+0x1f8>)
 800d11c:	2203      	movs	r2, #3
 800d11e:	701a      	strb	r2, [r3, #0]
 800d120:	e02b      	b.n	800d17a <OnRxDone+0x1d6>
			}
		}
		else if(RxPkt.PktType == ST_DATA )
 800d122:	4b1c      	ldr	r3, [pc, #112]	; (800d194 <OnRxDone+0x1f0>)
 800d124:	781b      	ldrb	r3, [r3, #0]
 800d126:	2b42      	cmp	r3, #66	; 0x42
 800d128:	d116      	bne.n	800d158 <OnRxDone+0x1b4>
		{
			MX_State = TX;
 800d12a:	4b1b      	ldr	r3, [pc, #108]	; (800d198 <OnRxDone+0x1f4>)
 800d12c:	2203      	movs	r2, #3
 800d12e:	701a      	strb	r2, [r3, #0]
		    TX_cmd = DATA_TX;
 800d130:	4b1a      	ldr	r3, [pc, #104]	; (800d19c <OnRxDone+0x1f8>)
 800d132:	2204      	movs	r2, #4
 800d134:	701a      	strb	r2, [r3, #0]

		    // Save wireless communication data
		    memcpy( UG_RX_Data[UG_RX_Num-1], payload, BufferSize );
 800d136:	4b15      	ldr	r3, [pc, #84]	; (800d18c <OnRxDone+0x1e8>)
 800d138:	881b      	ldrh	r3, [r3, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	68f9      	ldr	r1, [r7, #12]
 800d13e:	4820      	ldr	r0, [pc, #128]	; (800d1c0 <OnRxDone+0x21c>)
 800d140:	f000 fd30 	bl	800dba4 <memcpy>
		    UG_RssiValue[UG_RX_Num-1] = rssi;
 800d144:	893b      	ldrh	r3, [r7, #8]
 800d146:	b25a      	sxtb	r2, r3
 800d148:	4b16      	ldr	r3, [pc, #88]	; (800d1a4 <OnRxDone+0x200>)
 800d14a:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
		    UG_SnrValue[UG_RX_Num-1] = snr;
 800d14e:	4a16      	ldr	r2, [pc, #88]	; (800d1a8 <OnRxDone+0x204>)
 800d150:	79fb      	ldrb	r3, [r7, #7]
 800d152:	f882 3174 	strb.w	r3, [r2, #372]	; 0x174
 800d156:	e010      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if (RxPkt.PktType == RST_DATA)
 800d158:	4b0e      	ldr	r3, [pc, #56]	; (800d194 <OnRxDone+0x1f0>)
 800d15a:	781b      	ldrb	r3, [r3, #0]
 800d15c:	2bb3      	cmp	r3, #179	; 0xb3
 800d15e:	d106      	bne.n	800d16e <OnRxDone+0x1ca>
		{
			MX_State = TX;
 800d160:	4b0d      	ldr	r3, [pc, #52]	; (800d198 <OnRxDone+0x1f4>)
 800d162:	2203      	movs	r2, #3
 800d164:	701a      	strb	r2, [r3, #0]
			TX_cmd = DATA_RESEND;
 800d166:	4b0d      	ldr	r3, [pc, #52]	; (800d19c <OnRxDone+0x1f8>)
 800d168:	2205      	movs	r2, #5
 800d16a:	701a      	strb	r2, [r3, #0]
 800d16c:	e005      	b.n	800d17a <OnRxDone+0x1d6>
		}
		else if(RxPkt.PktType == DONE_DATA )
 800d16e:	4b09      	ldr	r3, [pc, #36]	; (800d194 <OnRxDone+0x1f0>)
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	2b85      	cmp	r3, #133	; 0x85
 800d174:	d101      	bne.n	800d17a <OnRxDone+0x1d6>
		{
			MCU_Enter_Shallow_Sleep();
 800d176:	f000 fc8d 	bl	800da94 <MCU_Enter_Shallow_Sleep>
	}

	// the other condition: ID not matched
	// Enter Low Power Mode if no incoming packets in 3s.

    memset(RadioBuffer, 0, sizeof(RadioBuffer)); // Clear buffer by setting all elements to 0
 800d17a:	2209      	movs	r2, #9
 800d17c:	2100      	movs	r1, #0
 800d17e:	4804      	ldr	r0, [pc, #16]	; (800d190 <OnRxDone+0x1ec>)
 800d180:	f000 fd1e 	bl	800dbc0 <memset>
}
 800d184:	bf00      	nop
 800d186:	3710      	adds	r7, #16
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}
 800d18c:	2000000c 	.word	0x2000000c
 800d190:	2000594c 	.word	0x2000594c
 800d194:	2000595c 	.word	0x2000595c
 800d198:	20005956 	.word	0x20005956
 800d19c:	20005955 	.word	0x20005955
 800d1a0:	2000338a 	.word	0x2000338a
 800d1a4:	200033a8 	.word	0x200033a8
 800d1a8:	20003520 	.word	0x20003520
 800d1ac:	20003393 	.word	0x20003393
 800d1b0:	20003696 	.word	0x20003696
 800d1b4:	20003698 	.word	0x20003698
 800d1b8:	2000369a 	.word	0x2000369a
 800d1bc:	20002688 	.word	0x20002688
 800d1c0:	2000339c 	.word	0x2000339c

0800d1c4 <OnTxTimeout>:

void OnTxTimeout( void )
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	af00      	add	r7, sp, #0
    MX_State = TX_TIMEOUT;
 800d1c8:	4b03      	ldr	r3, [pc, #12]	; (800d1d8 <OnTxTimeout+0x14>)
 800d1ca:	2204      	movs	r2, #4
 800d1cc:	701a      	strb	r2, [r3, #0]
}
 800d1ce:	bf00      	nop
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr
 800d1d8:	20005956 	.word	0x20005956

0800d1dc <OnRxTimeout>:

void OnRxTimeout( void )
{
 800d1dc:	b480      	push	{r7}
 800d1de:	af00      	add	r7, sp, #0
    MX_State = RX_TIMEOUT;
 800d1e0:	4b03      	ldr	r3, [pc, #12]	; (800d1f0 <OnRxTimeout+0x14>)
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	701a      	strb	r2, [r3, #0]
}
 800d1e6:	bf00      	nop
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr
 800d1f0:	20005956 	.word	0x20005956

0800d1f4 <OnRxError>:

void OnRxError( void )
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	af00      	add	r7, sp, #0
    MX_State = RX_ERROR;
 800d1f8:	4b03      	ldr	r3, [pc, #12]	; (800d208 <OnRxError+0x14>)
 800d1fa:	2202      	movs	r2, #2
 800d1fc:	701a      	strb	r2, [r3, #0]
}
 800d1fe:	bf00      	nop
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr
 800d208:	20005956 	.word	0x20005956

0800d20c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b082      	sub	sp, #8
 800d210:	af00      	add	r7, sp, #0
 800d212:	4603      	mov	r3, r0
 800d214:	80fb      	strh	r3, [r7, #6]
	RadioOnDioIrq();
 800d216:	f7fe fadb 	bl	800b7d0 <RadioOnDioIrq>
}
 800d21a:	bf00      	nop
 800d21c:	3708      	adds	r7, #8
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}
	...

0800d224 <Get_FreIDs>:

void Get_FreIDs( void )
{
 800d224:	b480      	push	{r7}
 800d226:	b083      	sub	sp, #12
 800d228:	af00      	add	r7, sp, #0
	if(UG_RX_Data[0][3] == 'a' &&
 800d22a:	4b47      	ldr	r3, [pc, #284]	; (800d348 <Get_FreIDs+0x124>)
 800d22c:	78db      	ldrb	r3, [r3, #3]
 800d22e:	2b61      	cmp	r3, #97	; 0x61
 800d230:	d11e      	bne.n	800d270 <Get_FreIDs+0x4c>
	   UG_RX_Data[0][5] == 'l' &&
 800d232:	4b45      	ldr	r3, [pc, #276]	; (800d348 <Get_FreIDs+0x124>)
 800d234:	795b      	ldrb	r3, [r3, #5]
	if(UG_RX_Data[0][3] == 'a' &&
 800d236:	2b6c      	cmp	r3, #108	; 0x6c
 800d238:	d11a      	bne.n	800d270 <Get_FreIDs+0x4c>
	   UG_RX_Data[0][7] == 'f')
 800d23a:	4b43      	ldr	r3, [pc, #268]	; (800d348 <Get_FreIDs+0x124>)
 800d23c:	79db      	ldrb	r3, [r3, #7]
	   UG_RX_Data[0][5] == 'l' &&
 800d23e:	2b66      	cmp	r3, #102	; 0x66
 800d240:	d116      	bne.n	800d270 <Get_FreIDs+0x4c>
	{
		for(uint16_t i=0; i<Fre_size; i++) FreID[i] = i+1;
 800d242:	2300      	movs	r3, #0
 800d244:	80fb      	strh	r3, [r7, #6]
 800d246:	e009      	b.n	800d25c <Get_FreIDs+0x38>
 800d248:	88fb      	ldrh	r3, [r7, #6]
 800d24a:	88fa      	ldrh	r2, [r7, #6]
 800d24c:	3201      	adds	r2, #1
 800d24e:	b291      	uxth	r1, r2
 800d250:	4a3e      	ldr	r2, [pc, #248]	; (800d34c <Get_FreIDs+0x128>)
 800d252:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800d256:	88fb      	ldrh	r3, [r7, #6]
 800d258:	3301      	adds	r3, #1
 800d25a:	80fb      	strh	r3, [r7, #6]
 800d25c:	88fb      	ldrh	r3, [r7, #6]
 800d25e:	f240 4255 	movw	r2, #1109	; 0x455
 800d262:	4293      	cmp	r3, r2
 800d264:	d9f0      	bls.n	800d248 <Get_FreIDs+0x24>
		Chosen_Bandlen = Fre_size;
 800d266:	4b3a      	ldr	r3, [pc, #232]	; (800d350 <Get_FreIDs+0x12c>)
 800d268:	f240 4256 	movw	r2, #1110	; 0x456
 800d26c:	801a      	strh	r2, [r3, #0]
 800d26e:	e064      	b.n	800d33a <Get_FreIDs+0x116>
	}
	else
	{
		for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d270:	2300      	movs	r3, #0
 800d272:	80bb      	strh	r3, [r7, #4]
 800d274:	e05b      	b.n	800d32e <Get_FreIDs+0x10a>
		{
			FreID[3*i] = (UG_RX_Data[i][2] << 8) + UG_RX_Data[i][3];
 800d276:	88ba      	ldrh	r2, [r7, #4]
 800d278:	4933      	ldr	r1, [pc, #204]	; (800d348 <Get_FreIDs+0x124>)
 800d27a:	4613      	mov	r3, r2
 800d27c:	00db      	lsls	r3, r3, #3
 800d27e:	4413      	add	r3, r2
 800d280:	440b      	add	r3, r1
 800d282:	3302      	adds	r3, #2
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	b29b      	uxth	r3, r3
 800d288:	021b      	lsls	r3, r3, #8
 800d28a:	b298      	uxth	r0, r3
 800d28c:	88ba      	ldrh	r2, [r7, #4]
 800d28e:	492e      	ldr	r1, [pc, #184]	; (800d348 <Get_FreIDs+0x124>)
 800d290:	4613      	mov	r3, r2
 800d292:	00db      	lsls	r3, r3, #3
 800d294:	4413      	add	r3, r2
 800d296:	440b      	add	r3, r1
 800d298:	3303      	adds	r3, #3
 800d29a:	781b      	ldrb	r3, [r3, #0]
 800d29c:	b299      	uxth	r1, r3
 800d29e:	88ba      	ldrh	r2, [r7, #4]
 800d2a0:	4613      	mov	r3, r2
 800d2a2:	005b      	lsls	r3, r3, #1
 800d2a4:	4413      	add	r3, r2
 800d2a6:	1842      	adds	r2, r0, r1
 800d2a8:	b291      	uxth	r1, r2
 800d2aa:	4a28      	ldr	r2, [pc, #160]	; (800d34c <Get_FreIDs+0x128>)
 800d2ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			FreID[3*i+1] = (UG_RX_Data[i][4] << 8) + UG_RX_Data[i][5];
 800d2b0:	88ba      	ldrh	r2, [r7, #4]
 800d2b2:	4925      	ldr	r1, [pc, #148]	; (800d348 <Get_FreIDs+0x124>)
 800d2b4:	4613      	mov	r3, r2
 800d2b6:	00db      	lsls	r3, r3, #3
 800d2b8:	4413      	add	r3, r2
 800d2ba:	440b      	add	r3, r1
 800d2bc:	3304      	adds	r3, #4
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	021b      	lsls	r3, r3, #8
 800d2c4:	b298      	uxth	r0, r3
 800d2c6:	88ba      	ldrh	r2, [r7, #4]
 800d2c8:	491f      	ldr	r1, [pc, #124]	; (800d348 <Get_FreIDs+0x124>)
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	00db      	lsls	r3, r3, #3
 800d2ce:	4413      	add	r3, r2
 800d2d0:	440b      	add	r3, r1
 800d2d2:	3305      	adds	r3, #5
 800d2d4:	781b      	ldrb	r3, [r3, #0]
 800d2d6:	b299      	uxth	r1, r3
 800d2d8:	88ba      	ldrh	r2, [r7, #4]
 800d2da:	4613      	mov	r3, r2
 800d2dc:	005b      	lsls	r3, r3, #1
 800d2de:	4413      	add	r3, r2
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	1842      	adds	r2, r0, r1
 800d2e4:	b291      	uxth	r1, r2
 800d2e6:	4a19      	ldr	r2, [pc, #100]	; (800d34c <Get_FreIDs+0x128>)
 800d2e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			FreID[3*i+2] = (UG_RX_Data[i][6] << 8) + UG_RX_Data[i][7];
 800d2ec:	88ba      	ldrh	r2, [r7, #4]
 800d2ee:	4916      	ldr	r1, [pc, #88]	; (800d348 <Get_FreIDs+0x124>)
 800d2f0:	4613      	mov	r3, r2
 800d2f2:	00db      	lsls	r3, r3, #3
 800d2f4:	4413      	add	r3, r2
 800d2f6:	440b      	add	r3, r1
 800d2f8:	3306      	adds	r3, #6
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	021b      	lsls	r3, r3, #8
 800d300:	b298      	uxth	r0, r3
 800d302:	88ba      	ldrh	r2, [r7, #4]
 800d304:	4910      	ldr	r1, [pc, #64]	; (800d348 <Get_FreIDs+0x124>)
 800d306:	4613      	mov	r3, r2
 800d308:	00db      	lsls	r3, r3, #3
 800d30a:	4413      	add	r3, r2
 800d30c:	440b      	add	r3, r1
 800d30e:	3307      	adds	r3, #7
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	b299      	uxth	r1, r3
 800d314:	88ba      	ldrh	r2, [r7, #4]
 800d316:	4613      	mov	r3, r2
 800d318:	005b      	lsls	r3, r3, #1
 800d31a:	4413      	add	r3, r2
 800d31c:	3302      	adds	r3, #2
 800d31e:	1842      	adds	r2, r0, r1
 800d320:	b291      	uxth	r1, r2
 800d322:	4a0a      	ldr	r2, [pc, #40]	; (800d34c <Get_FreIDs+0x128>)
 800d324:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d328:	88bb      	ldrh	r3, [r7, #4]
 800d32a:	3301      	adds	r3, #1
 800d32c:	80bb      	strh	r3, [r7, #4]
 800d32e:	4b09      	ldr	r3, [pc, #36]	; (800d354 <Get_FreIDs+0x130>)
 800d330:	881b      	ldrh	r3, [r3, #0]
 800d332:	88ba      	ldrh	r2, [r7, #4]
 800d334:	429a      	cmp	r2, r3
 800d336:	d39e      	bcc.n	800d276 <Get_FreIDs+0x52>
		}
	}
}
 800d338:	bf00      	nop
 800d33a:	bf00      	nop
 800d33c:	370c      	adds	r7, #12
 800d33e:	46bd      	mov	sp, r7
 800d340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d344:	4770      	bx	lr
 800d346:	bf00      	nop
 800d348:	20002688 	.word	0x20002688
 800d34c:	200050a0 	.word	0x200050a0
 800d350:	20003696 	.word	0x20003696
 800d354:	2000369a 	.word	0x2000369a

0800d358 <Current_Time_TX_Format>:

void Current_Time_TX_Format( void )
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	af00      	add	r7, sp, #0
	Get_Current_Time();
 800d35c:	f000 faaa 	bl	800d8b4 <Get_Current_Time>

	RadioBuffer[2] = sDate.Year;
 800d360:	4b0e      	ldr	r3, [pc, #56]	; (800d39c <Current_Time_TX_Format+0x44>)
 800d362:	78da      	ldrb	r2, [r3, #3]
 800d364:	4b0e      	ldr	r3, [pc, #56]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d366:	709a      	strb	r2, [r3, #2]
	RadioBuffer[3] = sDate.Month;
 800d368:	4b0c      	ldr	r3, [pc, #48]	; (800d39c <Current_Time_TX_Format+0x44>)
 800d36a:	785a      	ldrb	r2, [r3, #1]
 800d36c:	4b0c      	ldr	r3, [pc, #48]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d36e:	70da      	strb	r2, [r3, #3]
	RadioBuffer[4] = sDate.Date;
 800d370:	4b0a      	ldr	r3, [pc, #40]	; (800d39c <Current_Time_TX_Format+0x44>)
 800d372:	789a      	ldrb	r2, [r3, #2]
 800d374:	4b0a      	ldr	r3, [pc, #40]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d376:	711a      	strb	r2, [r3, #4]
	RadioBuffer[5] = sDate.WeekDay;
 800d378:	4b08      	ldr	r3, [pc, #32]	; (800d39c <Current_Time_TX_Format+0x44>)
 800d37a:	781a      	ldrb	r2, [r3, #0]
 800d37c:	4b08      	ldr	r3, [pc, #32]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d37e:	715a      	strb	r2, [r3, #5]
	RadioBuffer[6] = sTime.Hours;
 800d380:	4b08      	ldr	r3, [pc, #32]	; (800d3a4 <Current_Time_TX_Format+0x4c>)
 800d382:	781a      	ldrb	r2, [r3, #0]
 800d384:	4b06      	ldr	r3, [pc, #24]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d386:	719a      	strb	r2, [r3, #6]
	RadioBuffer[7] = sTime.Minutes;
 800d388:	4b06      	ldr	r3, [pc, #24]	; (800d3a4 <Current_Time_TX_Format+0x4c>)
 800d38a:	785a      	ldrb	r2, [r3, #1]
 800d38c:	4b04      	ldr	r3, [pc, #16]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d38e:	71da      	strb	r2, [r3, #7]
	RadioBuffer[8] = sTime.Seconds;
 800d390:	4b04      	ldr	r3, [pc, #16]	; (800d3a4 <Current_Time_TX_Format+0x4c>)
 800d392:	789a      	ldrb	r2, [r3, #2]
 800d394:	4b02      	ldr	r3, [pc, #8]	; (800d3a0 <Current_Time_TX_Format+0x48>)
 800d396:	721a      	strb	r2, [r3, #8]
}
 800d398:	bf00      	nop
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	2000597c 	.word	0x2000597c
 800d3a0:	2000594c 	.word	0x2000594c
 800d3a4:	20005968 	.word	0x20005968

0800d3a8 <Save_UG_RX_data>:

void Save_UG_RX_data( void )
{
 800d3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3aa:	b09d      	sub	sp, #116	; 0x74
 800d3ac:	af0a      	add	r7, sp, #40	; 0x28
	Get_Current_Time();
 800d3ae:	f000 fa81 	bl	800d8b4 <Get_Current_Time>
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3b2:	4ba6      	ldr	r3, [pc, #664]	; (800d64c <Save_UG_RX_data+0x2a4>)
 800d3b4:	78db      	ldrb	r3, [r3, #3]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3b6:	461d      	mov	r5, r3
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3b8:	4ba4      	ldr	r3, [pc, #656]	; (800d64c <Save_UG_RX_data+0x2a4>)
 800d3ba:	785b      	ldrb	r3, [r3, #1]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3bc:	461a      	mov	r2, r3
			SensorID, sDate.Year, sDate.Month, sDate.Date,
 800d3be:	4ba3      	ldr	r3, [pc, #652]	; (800d64c <Save_UG_RX_data+0x2a4>)
 800d3c0:	789b      	ldrb	r3, [r3, #2]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3c2:	4619      	mov	r1, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3c4:	4ba2      	ldr	r3, [pc, #648]	; (800d650 <Save_UG_RX_data+0x2a8>)
 800d3c6:	781b      	ldrb	r3, [r3, #0]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3c8:	4618      	mov	r0, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3ca:	4ba1      	ldr	r3, [pc, #644]	; (800d650 <Save_UG_RX_data+0x2a8>)
 800d3cc:	785b      	ldrb	r3, [r3, #1]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3ce:	461c      	mov	r4, r3
			sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d3d0:	4b9f      	ldr	r3, [pc, #636]	; (800d650 <Save_UG_RX_data+0x2a8>)
 800d3d2:	789b      	ldrb	r3, [r3, #2]
	sprintf(CurrentFileName, "w%03d_%02d%02d%02d_%02d%02d%02d.txt",
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	9403      	str	r4, [sp, #12]
 800d3d8:	9002      	str	r0, [sp, #8]
 800d3da:	9101      	str	r1, [sp, #4]
 800d3dc:	9200      	str	r2, [sp, #0]
 800d3de:	462b      	mov	r3, r5
 800d3e0:	2203      	movs	r2, #3
 800d3e2:	499c      	ldr	r1, [pc, #624]	; (800d654 <Save_UG_RX_data+0x2ac>)
 800d3e4:	489c      	ldr	r0, [pc, #624]	; (800d658 <Save_UG_RX_data+0x2b0>)
 800d3e6:	f001 fa73 	bl	800e8d0 <siprintf>

	f_open(&userFILE, CurrentFileName, FA_WRITE | FA_CREATE_ALWAYS);
 800d3ea:	220a      	movs	r2, #10
 800d3ec:	499a      	ldr	r1, [pc, #616]	; (800d658 <Save_UG_RX_data+0x2b0>)
 800d3ee:	489b      	ldr	r0, [pc, #620]	; (800d65c <Save_UG_RX_data+0x2b4>)
 800d3f0:	f7fc fb5a 	bl	8009aa8 <f_open>

	char outputform[50];

	for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800d3fa:	e086      	b.n	800d50a <Save_UG_RX_data+0x162>
	{

		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d3fc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d400:	4997      	ldr	r1, [pc, #604]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d402:	4613      	mov	r3, r2
 800d404:	00db      	lsls	r3, r3, #3
 800d406:	4413      	add	r3, r2
 800d408:	440b      	add	r3, r1
 800d40a:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d40c:	469c      	mov	ip, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d40e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d412:	4993      	ldr	r1, [pc, #588]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d414:	4613      	mov	r3, r2
 800d416:	00db      	lsls	r3, r3, #3
 800d418:	4413      	add	r3, r2
 800d41a:	440b      	add	r3, r1
 800d41c:	3301      	adds	r3, #1
 800d41e:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d420:	469e      	mov	lr, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d422:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d426:	498e      	ldr	r1, [pc, #568]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d428:	4613      	mov	r3, r2
 800d42a:	00db      	lsls	r3, r3, #3
 800d42c:	4413      	add	r3, r2
 800d42e:	440b      	add	r3, r1
 800d430:	3302      	adds	r3, #2
 800d432:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d434:	461c      	mov	r4, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d436:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d43a:	4989      	ldr	r1, [pc, #548]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d43c:	4613      	mov	r3, r2
 800d43e:	00db      	lsls	r3, r3, #3
 800d440:	4413      	add	r3, r2
 800d442:	440b      	add	r3, r1
 800d444:	3303      	adds	r3, #3
 800d446:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d448:	461d      	mov	r5, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d44a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d44e:	4984      	ldr	r1, [pc, #528]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d450:	4613      	mov	r3, r2
 800d452:	00db      	lsls	r3, r3, #3
 800d454:	4413      	add	r3, r2
 800d456:	440b      	add	r3, r1
 800d458:	3304      	adds	r3, #4
 800d45a:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d45c:	461e      	mov	r6, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d45e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d462:	497f      	ldr	r1, [pc, #508]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d464:	4613      	mov	r3, r2
 800d466:	00db      	lsls	r3, r3, #3
 800d468:	4413      	add	r3, r2
 800d46a:	440b      	add	r3, r1
 800d46c:	3305      	adds	r3, #5
 800d46e:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d470:	60fb      	str	r3, [r7, #12]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d472:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d476:	497a      	ldr	r1, [pc, #488]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d478:	4613      	mov	r3, r2
 800d47a:	00db      	lsls	r3, r3, #3
 800d47c:	4413      	add	r3, r2
 800d47e:	440b      	add	r3, r1
 800d480:	3306      	adds	r3, #6
 800d482:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d484:	60bb      	str	r3, [r7, #8]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d486:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d48a:	4975      	ldr	r1, [pc, #468]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d48c:	4613      	mov	r3, r2
 800d48e:	00db      	lsls	r3, r3, #3
 800d490:	4413      	add	r3, r2
 800d492:	440b      	add	r3, r1
 800d494:	3307      	adds	r3, #7
 800d496:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d498:	607b      	str	r3, [r7, #4]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d49a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d49e:	4970      	ldr	r1, [pc, #448]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d4a0:	4613      	mov	r3, r2
 800d4a2:	00db      	lsls	r3, r3, #3
 800d4a4:	4413      	add	r3, r2
 800d4a6:	440b      	add	r3, r1
 800d4a8:	3308      	adds	r3, #8
 800d4aa:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4ac:	4619      	mov	r1, r3
				UG_RssiValue[i], UG_SnrValue[i]);
 800d4ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d4b2:	4a6c      	ldr	r2, [pc, #432]	; (800d664 <Save_UG_RX_data+0x2bc>)
 800d4b4:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4b6:	603b      	str	r3, [r7, #0]
				UG_RssiValue[i], UG_SnrValue[i]);
 800d4b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d4bc:	4a6a      	ldr	r2, [pc, #424]	; (800d668 <Save_UG_RX_data+0x2c0>)
 800d4be:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d4c0:	f107 0010 	add.w	r0, r7, #16
 800d4c4:	9308      	str	r3, [sp, #32]
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	9207      	str	r2, [sp, #28]
 800d4ca:	9106      	str	r1, [sp, #24]
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	9205      	str	r2, [sp, #20]
 800d4d0:	68ba      	ldr	r2, [r7, #8]
 800d4d2:	9204      	str	r2, [sp, #16]
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	9303      	str	r3, [sp, #12]
 800d4d8:	9602      	str	r6, [sp, #8]
 800d4da:	9501      	str	r5, [sp, #4]
 800d4dc:	9400      	str	r4, [sp, #0]
 800d4de:	4673      	mov	r3, lr
 800d4e0:	4662      	mov	r2, ip
 800d4e2:	4962      	ldr	r1, [pc, #392]	; (800d66c <Save_UG_RX_data+0x2c4>)
 800d4e4:	f001 f9f4 	bl	800e8d0 <siprintf>

		f_write(&userFILE, outputform, strlen(outputform), &userBytes);
 800d4e8:	f107 0310 	add.w	r3, r7, #16
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	f7f2 fe6f 	bl	80001d0 <strlen>
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	f107 0110 	add.w	r1, r7, #16
 800d4f8:	4b5d      	ldr	r3, [pc, #372]	; (800d670 <Save_UG_RX_data+0x2c8>)
 800d4fa:	4858      	ldr	r0, [pc, #352]	; (800d65c <Save_UG_RX_data+0x2b4>)
 800d4fc:	f7fc fca0 	bl	8009e40 <f_write>
	for(uint16_t i=0; i<FreID_rec_cnt; i++)
 800d500:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d504:	3301      	adds	r3, #1
 800d506:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800d50a:	4b5a      	ldr	r3, [pc, #360]	; (800d674 <Save_UG_RX_data+0x2cc>)
 800d50c:	881b      	ldrh	r3, [r3, #0]
 800d50e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800d512:	429a      	cmp	r2, r3
 800d514:	f4ff af72 	bcc.w	800d3fc <Save_UG_RX_data+0x54>

	}
	for(uint16_t i=UG_RX_Num-3; i<UG_RX_Num; i++)
 800d518:	f44f 73b9 	mov.w	r3, #370	; 0x172
 800d51c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800d520:	e086      	b.n	800d630 <Save_UG_RX_data+0x288>
	{
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d522:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d526:	494e      	ldr	r1, [pc, #312]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d528:	4613      	mov	r3, r2
 800d52a:	00db      	lsls	r3, r3, #3
 800d52c:	4413      	add	r3, r2
 800d52e:	440b      	add	r3, r1
 800d530:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d532:	469c      	mov	ip, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d534:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d538:	4949      	ldr	r1, [pc, #292]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d53a:	4613      	mov	r3, r2
 800d53c:	00db      	lsls	r3, r3, #3
 800d53e:	4413      	add	r3, r2
 800d540:	440b      	add	r3, r1
 800d542:	3301      	adds	r3, #1
 800d544:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d546:	469e      	mov	lr, r3
				UG_RX_Data[i][0], UG_RX_Data[i][1], UG_RX_Data[i][2],
 800d548:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d54c:	4944      	ldr	r1, [pc, #272]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d54e:	4613      	mov	r3, r2
 800d550:	00db      	lsls	r3, r3, #3
 800d552:	4413      	add	r3, r2
 800d554:	440b      	add	r3, r1
 800d556:	3302      	adds	r3, #2
 800d558:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d55a:	461c      	mov	r4, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d55c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d560:	493f      	ldr	r1, [pc, #252]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d562:	4613      	mov	r3, r2
 800d564:	00db      	lsls	r3, r3, #3
 800d566:	4413      	add	r3, r2
 800d568:	440b      	add	r3, r1
 800d56a:	3303      	adds	r3, #3
 800d56c:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d56e:	461d      	mov	r5, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d570:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d574:	493a      	ldr	r1, [pc, #232]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d576:	4613      	mov	r3, r2
 800d578:	00db      	lsls	r3, r3, #3
 800d57a:	4413      	add	r3, r2
 800d57c:	440b      	add	r3, r1
 800d57e:	3304      	adds	r3, #4
 800d580:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d582:	461e      	mov	r6, r3
				UG_RX_Data[i][3], UG_RX_Data[i][4], UG_RX_Data[i][5],
 800d584:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d588:	4935      	ldr	r1, [pc, #212]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d58a:	4613      	mov	r3, r2
 800d58c:	00db      	lsls	r3, r3, #3
 800d58e:	4413      	add	r3, r2
 800d590:	440b      	add	r3, r1
 800d592:	3305      	adds	r3, #5
 800d594:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d596:	60fb      	str	r3, [r7, #12]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d598:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d59c:	4930      	ldr	r1, [pc, #192]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d59e:	4613      	mov	r3, r2
 800d5a0:	00db      	lsls	r3, r3, #3
 800d5a2:	4413      	add	r3, r2
 800d5a4:	440b      	add	r3, r1
 800d5a6:	3306      	adds	r3, #6
 800d5a8:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5aa:	60bb      	str	r3, [r7, #8]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d5ac:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d5b0:	492b      	ldr	r1, [pc, #172]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d5b2:	4613      	mov	r3, r2
 800d5b4:	00db      	lsls	r3, r3, #3
 800d5b6:	4413      	add	r3, r2
 800d5b8:	440b      	add	r3, r1
 800d5ba:	3307      	adds	r3, #7
 800d5bc:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5be:	607b      	str	r3, [r7, #4]
				UG_RX_Data[i][6], UG_RX_Data[i][7], UG_RX_Data[i][8],
 800d5c0:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800d5c4:	4926      	ldr	r1, [pc, #152]	; (800d660 <Save_UG_RX_data+0x2b8>)
 800d5c6:	4613      	mov	r3, r2
 800d5c8:	00db      	lsls	r3, r3, #3
 800d5ca:	4413      	add	r3, r2
 800d5cc:	440b      	add	r3, r1
 800d5ce:	3308      	adds	r3, #8
 800d5d0:	781b      	ldrb	r3, [r3, #0]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5d2:	4619      	mov	r1, r3
				UG_RssiValue[i], UG_SnrValue[i]);
 800d5d4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d5d8:	4a22      	ldr	r2, [pc, #136]	; (800d664 <Save_UG_RX_data+0x2bc>)
 800d5da:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5dc:	603b      	str	r3, [r7, #0]
				UG_RssiValue[i], UG_SnrValue[i]);
 800d5de:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d5e2:	4a21      	ldr	r2, [pc, #132]	; (800d668 <Save_UG_RX_data+0x2c0>)
 800d5e4:	56d3      	ldrsb	r3, [r2, r3]
		sprintf(outputform, "%3d %3d %3d %3d %3d %3d %3d %3d %3d %4d %4d\r\n",
 800d5e6:	f107 0010 	add.w	r0, r7, #16
 800d5ea:	9308      	str	r3, [sp, #32]
 800d5ec:	683a      	ldr	r2, [r7, #0]
 800d5ee:	9207      	str	r2, [sp, #28]
 800d5f0:	9106      	str	r1, [sp, #24]
 800d5f2:	687a      	ldr	r2, [r7, #4]
 800d5f4:	9205      	str	r2, [sp, #20]
 800d5f6:	68ba      	ldr	r2, [r7, #8]
 800d5f8:	9204      	str	r2, [sp, #16]
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	9303      	str	r3, [sp, #12]
 800d5fe:	9602      	str	r6, [sp, #8]
 800d600:	9501      	str	r5, [sp, #4]
 800d602:	9400      	str	r4, [sp, #0]
 800d604:	4673      	mov	r3, lr
 800d606:	4662      	mov	r2, ip
 800d608:	4918      	ldr	r1, [pc, #96]	; (800d66c <Save_UG_RX_data+0x2c4>)
 800d60a:	f001 f961 	bl	800e8d0 <siprintf>
		f_write(&userFILE, outputform, strlen(outputform), &userBytes);
 800d60e:	f107 0310 	add.w	r3, r7, #16
 800d612:	4618      	mov	r0, r3
 800d614:	f7f2 fddc 	bl	80001d0 <strlen>
 800d618:	4602      	mov	r2, r0
 800d61a:	f107 0110 	add.w	r1, r7, #16
 800d61e:	4b14      	ldr	r3, [pc, #80]	; (800d670 <Save_UG_RX_data+0x2c8>)
 800d620:	480e      	ldr	r0, [pc, #56]	; (800d65c <Save_UG_RX_data+0x2b4>)
 800d622:	f7fc fc0d 	bl	8009e40 <f_write>
	for(uint16_t i=UG_RX_Num-3; i<UG_RX_Num; i++)
 800d626:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d62a:	3301      	adds	r3, #1
 800d62c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800d630:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d634:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
 800d638:	f67f af73 	bls.w	800d522 <Save_UG_RX_data+0x17a>
	}
	f_close(&userFILE);
 800d63c:	4807      	ldr	r0, [pc, #28]	; (800d65c <Save_UG_RX_data+0x2b4>)
 800d63e:	f7fc fe11 	bl	800a264 <f_close>
}
 800d642:	bf00      	nop
 800d644:	374c      	adds	r7, #76	; 0x4c
 800d646:	46bd      	mov	sp, r7
 800d648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d64a:	bf00      	nop
 800d64c:	2000597c 	.word	0x2000597c
 800d650:	20005968 	.word	0x20005968
 800d654:	08013380 	.word	0x08013380
 800d658:	20002618 	.word	0x20002618
 800d65c:	200015e4 	.word	0x200015e4
 800d660:	20002688 	.word	0x20002688
 800d664:	200033a8 	.word	0x200033a8
 800d668:	20003520 	.word	0x20003520
 800d66c:	080133a4 	.word	0x080133a4
 800d670:	20002614 	.word	0x20002614
 800d674:	2000369a 	.word	0x2000369a

0800d678 <MCU_Exit_Deep_Sleep>:

void MCU_Exit_Deep_Sleep( void )
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	af00      	add	r7, sp, #0
	// Check if the MCU wakes up from Standby mode
	// The SB flag is set
	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 800d67c:	4b09      	ldr	r3, [pc, #36]	; (800d6a4 <MCU_Exit_Deep_Sleep+0x2c>)
 800d67e:	685b      	ldr	r3, [r3, #4]
 800d680:	f003 0302 	and.w	r3, r3, #2
 800d684:	2b02      	cmp	r3, #2
 800d686:	d10b      	bne.n	800d6a0 <MCU_Exit_Deep_Sleep+0x28>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);   // Clear the flag
 800d688:	4b06      	ldr	r3, [pc, #24]	; (800d6a4 <MCU_Exit_Deep_Sleep+0x2c>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	4a05      	ldr	r2, [pc, #20]	; (800d6a4 <MCU_Exit_Deep_Sleep+0x2c>)
 800d68e:	f043 0308 	orr.w	r3, r3, #8
 800d692:	6013      	str	r3, [r2, #0]

	  	// Deactivate the RTC wakeup
	  	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800d694:	4804      	ldr	r0, [pc, #16]	; (800d6a8 <MCU_Exit_Deep_Sleep+0x30>)
 800d696:	f7f7 fbfb 	bl	8004e90 <HAL_RTCEx_DeactivateWakeUpTimer>

	  	Time_Track( true );
 800d69a:	2001      	movs	r0, #1
 800d69c:	f000 f91e 	bl	800d8dc <Time_Track>
	}
}
 800d6a0:	bf00      	nop
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	40007000 	.word	0x40007000
 800d6a8:	200002a8 	.word	0x200002a8

0800d6ac <RTC_Time_Setup>:

void RTC_Time_Setup( void )
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	af00      	add	r7, sp, #0
	if((HAL_RTCEx_BKUPRead(&hrtc, FLAG_ADDRESS) != FLAG_VALUE))
 800d6b0:	2101      	movs	r1, #1
 800d6b2:	481b      	ldr	r0, [pc, #108]	; (800d720 <RTC_Time_Setup+0x74>)
 800d6b4:	f7f7 fc8c 	bl	8004fd0 <HAL_RTCEx_BKUPRead>
 800d6b8:	4603      	mov	r3, r0
 800d6ba:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	d02b      	beq.n	800d71a <RTC_Time_Setup+0x6e>
	{
		//Initialize RTC and set the Time and Date
		sTime.Hours = userHour;
 800d6c2:	4b18      	ldr	r3, [pc, #96]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6c4:	220f      	movs	r2, #15
 800d6c6:	701a      	strb	r2, [r3, #0]
		sTime.Minutes = userMinute;
 800d6c8:	4b16      	ldr	r3, [pc, #88]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	705a      	strb	r2, [r3, #1]
		sTime.Seconds = userSecond;
 800d6ce:	4b15      	ldr	r3, [pc, #84]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	709a      	strb	r2, [r3, #2]
		sTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d6d4:	4b13      	ldr	r3, [pc, #76]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d6da:	60da      	str	r2, [r3, #12]
		sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d6dc:	4b11      	ldr	r3, [pc, #68]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6de:	2200      	movs	r2, #0
 800d6e0:	611a      	str	r2, [r3, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	490f      	ldr	r1, [pc, #60]	; (800d724 <RTC_Time_Setup+0x78>)
 800d6e6:	480e      	ldr	r0, [pc, #56]	; (800d720 <RTC_Time_Setup+0x74>)
 800d6e8:	f7f6 ff00 	bl	80044ec <HAL_RTC_SetTime>

		sDate.WeekDay = userWeekday;
 800d6ec:	4b0e      	ldr	r3, [pc, #56]	; (800d728 <RTC_Time_Setup+0x7c>)
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	701a      	strb	r2, [r3, #0]
		sDate.Month = userMonth;
 800d6f2:	4b0d      	ldr	r3, [pc, #52]	; (800d728 <RTC_Time_Setup+0x7c>)
 800d6f4:	2206      	movs	r2, #6
 800d6f6:	705a      	strb	r2, [r3, #1]
		sDate.Date = userDate;
 800d6f8:	4b0b      	ldr	r3, [pc, #44]	; (800d728 <RTC_Time_Setup+0x7c>)
 800d6fa:	220a      	movs	r2, #10
 800d6fc:	709a      	strb	r2, [r3, #2]
		sDate.Year = userYear;
 800d6fe:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <RTC_Time_Setup+0x7c>)
 800d700:	2218      	movs	r2, #24
 800d702:	70da      	strb	r2, [r3, #3]
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d704:	2200      	movs	r2, #0
 800d706:	4908      	ldr	r1, [pc, #32]	; (800d728 <RTC_Time_Setup+0x7c>)
 800d708:	4805      	ldr	r0, [pc, #20]	; (800d720 <RTC_Time_Setup+0x74>)
 800d70a:	f7f6 ffe7 	bl	80046dc <HAL_RTC_SetDate>

		// Writes a data in a RTC Backup data Register 1
		HAL_RTCEx_BKUPWrite(&hrtc, FLAG_ADDRESS, FLAG_VALUE);
 800d70e:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d712:	2101      	movs	r1, #1
 800d714:	4802      	ldr	r0, [pc, #8]	; (800d720 <RTC_Time_Setup+0x74>)
 800d716:	f7f7 fc41 	bl	8004f9c <HAL_RTCEx_BKUPWrite>
	}
}
 800d71a:	bf00      	nop
 800d71c:	bd80      	pop	{r7, pc}
 800d71e:	bf00      	nop
 800d720:	200002a8 	.word	0x200002a8
 800d724:	20005968 	.word	0x20005968
 800d728:	2000597c 	.word	0x2000597c

0800d72c <Alarms_Setup>:


void Alarms_Setup( void )
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b08a      	sub	sp, #40	; 0x28
 800d730:	af00      	add	r7, sp, #0
	RTC_AlarmTypeDef sAlarm = {0};
 800d732:	463b      	mov	r3, r7
 800d734:	2228      	movs	r2, #40	; 0x28
 800d736:	2100      	movs	r1, #0
 800d738:	4618      	mov	r0, r3
 800d73a:	f000 fa41 	bl	800dbc0 <memset>

	sAlarm.AlarmTime.Hours =  DSleepHourAm;
 800d73e:	230b      	movs	r3, #11
 800d740:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 59;
 800d742:	233b      	movs	r3, #59	; 0x3b
 800d744:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 30;
 800d746:	231e      	movs	r3, #30
 800d748:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0;
 800d74a:	2300      	movs	r3, #0
 800d74c:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d74e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d752:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d754:	2300      	movs	r3, #0
 800d756:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800d758:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d75c:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800d75e:	2300      	movs	r3, #0
 800d760:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800d762:	2300      	movs	r3, #0
 800d764:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 1;
 800d766:	2301      	movs	r3, #1
 800d768:	f887 3020 	strb.w	r3, [r7, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 800d76c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d770:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800d772:	463b      	mov	r3, r7
 800d774:	2200      	movs	r2, #0
 800d776:	4619      	mov	r1, r3
 800d778:	480f      	ldr	r0, [pc, #60]	; (800d7b8 <Alarms_Setup+0x8c>)
 800d77a:	f7f7 f883 	bl	8004884 <HAL_RTC_SetAlarm_IT>
 800d77e:	4603      	mov	r3, r0
 800d780:	2b00      	cmp	r3, #0
 800d782:	d001      	beq.n	800d788 <Alarms_Setup+0x5c>
	{
		Error_Handler();
 800d784:	f7f3 ffc4 	bl	8001710 <Error_Handler>
	}

	// Enable Alarm B
	sAlarm.AlarmTime.Hours = DSleepHourPm;
 800d788:	2317      	movs	r3, #23
 800d78a:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 59;
 800d78c:	233b      	movs	r3, #59	; 0x3b
 800d78e:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 30;
 800d790:	231e      	movs	r3, #30
 800d792:	70bb      	strb	r3, [r7, #2]
	sAlarm.Alarm = RTC_ALARM_B;
 800d794:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d798:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800d79a:	463b      	mov	r3, r7
 800d79c:	2200      	movs	r2, #0
 800d79e:	4619      	mov	r1, r3
 800d7a0:	4805      	ldr	r0, [pc, #20]	; (800d7b8 <Alarms_Setup+0x8c>)
 800d7a2:	f7f7 f86f 	bl	8004884 <HAL_RTC_SetAlarm_IT>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d001      	beq.n	800d7b0 <Alarms_Setup+0x84>
	{
		Error_Handler();
 800d7ac:	f7f3 ffb0 	bl	8001710 <Error_Handler>
	}
}
 800d7b0:	bf00      	nop
 800d7b2:	3728      	adds	r7, #40	; 0x28
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	200002a8 	.word	0x200002a8

0800d7bc <Set_RTC_Time>:


void Set_RTC_Time( void )
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	af00      	add	r7, sp, #0
	 * RadioBuffer[4] <-> date      RadioBuffer[4] <-> weekday
	 * RadioBuffer[5] <-> hours     RadioBuffer[6] <-> minutes
	 * RadioBuffer[7] <-> seconds
	 */

	sDate.Year = RadioBuffer[2];
 800d7c0:	4b38      	ldr	r3, [pc, #224]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7c2:	789a      	ldrb	r2, [r3, #2]
 800d7c4:	4b38      	ldr	r3, [pc, #224]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d7c6:	70da      	strb	r2, [r3, #3]
	sDate.Month = RadioBuffer[3];
 800d7c8:	4b36      	ldr	r3, [pc, #216]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7ca:	78da      	ldrb	r2, [r3, #3]
 800d7cc:	4b36      	ldr	r3, [pc, #216]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d7ce:	705a      	strb	r2, [r3, #1]
	sDate.Date = RadioBuffer[4];
 800d7d0:	4b34      	ldr	r3, [pc, #208]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7d2:	791a      	ldrb	r2, [r3, #4]
 800d7d4:	4b34      	ldr	r3, [pc, #208]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d7d6:	709a      	strb	r2, [r3, #2]
	sDate.WeekDay = RadioBuffer[5];
 800d7d8:	4b32      	ldr	r3, [pc, #200]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7da:	795a      	ldrb	r2, [r3, #5]
 800d7dc:	4b32      	ldr	r3, [pc, #200]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d7de:	701a      	strb	r2, [r3, #0]

	sTime.Hours = RadioBuffer[6];
 800d7e0:	4b30      	ldr	r3, [pc, #192]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7e2:	799a      	ldrb	r2, [r3, #6]
 800d7e4:	4b31      	ldr	r3, [pc, #196]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d7e6:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = RadioBuffer[7];
 800d7e8:	4b2e      	ldr	r3, [pc, #184]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7ea:	79da      	ldrb	r2, [r3, #7]
 800d7ec:	4b2f      	ldr	r3, [pc, #188]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d7ee:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = RadioBuffer[8];
 800d7f0:	4b2c      	ldr	r3, [pc, #176]	; (800d8a4 <Set_RTC_Time+0xe8>)
 800d7f2:	7a1a      	ldrb	r2, [r3, #8]
 800d7f4:	4b2d      	ldr	r3, [pc, #180]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d7f6:	709a      	strb	r2, [r3, #2]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_SUB1H;
 800d7f8:	4b2c      	ldr	r3, [pc, #176]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d7fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d7fe:	60da      	str	r2, [r3, #12]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d800:	4b2a      	ldr	r3, [pc, #168]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d802:	2200      	movs	r2, #0
 800d804:	611a      	str	r2, [r3, #16]


	// Make sure a valid date and time
	if(IS_RTC_WEEKDAY(sDate.WeekDay) && IS_RTC_YEAR(sDate.Year) &&
 800d806:	4b28      	ldr	r3, [pc, #160]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	2b01      	cmp	r3, #1
 800d80c:	d017      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d80e:	4b26      	ldr	r3, [pc, #152]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	2b02      	cmp	r3, #2
 800d814:	d013      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d816:	4b24      	ldr	r3, [pc, #144]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d818:	781b      	ldrb	r3, [r3, #0]
 800d81a:	2b03      	cmp	r3, #3
 800d81c:	d00f      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d81e:	4b22      	ldr	r3, [pc, #136]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	2b04      	cmp	r3, #4
 800d824:	d00b      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d826:	4b20      	ldr	r3, [pc, #128]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d828:	781b      	ldrb	r3, [r3, #0]
 800d82a:	2b05      	cmp	r3, #5
 800d82c:	d007      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d82e:	4b1e      	ldr	r3, [pc, #120]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	2b06      	cmp	r3, #6
 800d834:	d003      	beq.n	800d83e <Set_RTC_Time+0x82>
 800d836:	4b1c      	ldr	r3, [pc, #112]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d838:	781b      	ldrb	r3, [r3, #0]
 800d83a:	2b07      	cmp	r3, #7
 800d83c:	d12f      	bne.n	800d89e <Set_RTC_Time+0xe2>
 800d83e:	4b1a      	ldr	r3, [pc, #104]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d840:	78db      	ldrb	r3, [r3, #3]
 800d842:	2b63      	cmp	r3, #99	; 0x63
 800d844:	d82b      	bhi.n	800d89e <Set_RTC_Time+0xe2>
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d846:	4b18      	ldr	r3, [pc, #96]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d848:	785b      	ldrb	r3, [r3, #1]
	if(IS_RTC_WEEKDAY(sDate.WeekDay) && IS_RTC_YEAR(sDate.Year) &&
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d027      	beq.n	800d89e <Set_RTC_Time+0xe2>
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d84e:	4b16      	ldr	r3, [pc, #88]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d850:	785b      	ldrb	r3, [r3, #1]
 800d852:	2b0c      	cmp	r3, #12
 800d854:	d823      	bhi.n	800d89e <Set_RTC_Time+0xe2>
 800d856:	4b14      	ldr	r3, [pc, #80]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d858:	789b      	ldrb	r3, [r3, #2]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d01f      	beq.n	800d89e <Set_RTC_Time+0xe2>
 800d85e:	4b12      	ldr	r3, [pc, #72]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d860:	789b      	ldrb	r3, [r3, #2]
 800d862:	2b1f      	cmp	r3, #31
 800d864:	d81b      	bhi.n	800d89e <Set_RTC_Time+0xe2>
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d866:	4b11      	ldr	r3, [pc, #68]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d868:	781b      	ldrb	r3, [r3, #0]
	   IS_RTC_MONTH(sDate.Month)     && IS_RTC_DATE(sDate.Date) &&
 800d86a:	2b17      	cmp	r3, #23
 800d86c:	d817      	bhi.n	800d89e <Set_RTC_Time+0xe2>
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d86e:	4b0f      	ldr	r3, [pc, #60]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d870:	785b      	ldrb	r3, [r3, #1]
 800d872:	2b3b      	cmp	r3, #59	; 0x3b
 800d874:	d813      	bhi.n	800d89e <Set_RTC_Time+0xe2>
	   IS_RTC_SECONDS(sTime.Seconds))
 800d876:	4b0d      	ldr	r3, [pc, #52]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d878:	789b      	ldrb	r3, [r3, #2]
	   IS_RTC_HOUR24(sTime.Hours)    && IS_RTC_MINUTES(sTime.Minutes) &&
 800d87a:	2b3b      	cmp	r3, #59	; 0x3b
 800d87c:	d80f      	bhi.n	800d89e <Set_RTC_Time+0xe2>
	{
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d87e:	2200      	movs	r2, #0
 800d880:	490a      	ldr	r1, [pc, #40]	; (800d8ac <Set_RTC_Time+0xf0>)
 800d882:	480b      	ldr	r0, [pc, #44]	; (800d8b0 <Set_RTC_Time+0xf4>)
 800d884:	f7f6 fe32 	bl	80044ec <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d888:	2200      	movs	r2, #0
 800d88a:	4907      	ldr	r1, [pc, #28]	; (800d8a8 <Set_RTC_Time+0xec>)
 800d88c:	4808      	ldr	r0, [pc, #32]	; (800d8b0 <Set_RTC_Time+0xf4>)
 800d88e:	f7f6 ff25 	bl	80046dc <HAL_RTC_SetDate>
		// Writes a data in a RTC Backup data Register 1
		HAL_RTCEx_BKUPWrite(&hrtc, FLAG_ADDRESS, FLAG_VALUE);
 800d892:	f24a 52a5 	movw	r2, #42405	; 0xa5a5
 800d896:	2101      	movs	r1, #1
 800d898:	4805      	ldr	r0, [pc, #20]	; (800d8b0 <Set_RTC_Time+0xf4>)
 800d89a:	f7f7 fb7f 	bl	8004f9c <HAL_RTCEx_BKUPWrite>
	}
}
 800d89e:	bf00      	nop
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	2000594c 	.word	0x2000594c
 800d8a8:	2000597c 	.word	0x2000597c
 800d8ac:	20005968 	.word	0x20005968
 800d8b0:	200002a8 	.word	0x200002a8

0800d8b4 <Get_Current_Time>:


void Get_Current_Time( void )
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	af00      	add	r7, sp, #0
	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	4905      	ldr	r1, [pc, #20]	; (800d8d0 <Get_Current_Time+0x1c>)
 800d8bc:	4805      	ldr	r0, [pc, #20]	; (800d8d4 <Get_Current_Time+0x20>)
 800d8be:	f7f6 feaf 	bl	8004620 <HAL_RTC_GetTime>
	// Get the RTC current Date
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	4904      	ldr	r1, [pc, #16]	; (800d8d8 <Get_Current_Time+0x24>)
 800d8c6:	4803      	ldr	r0, [pc, #12]	; (800d8d4 <Get_Current_Time+0x20>)
 800d8c8:	f7f6 ff8c 	bl	80047e4 <HAL_RTC_GetDate>
}
 800d8cc:	bf00      	nop
 800d8ce:	bd80      	pop	{r7, pc}
 800d8d0:	20005968 	.word	0x20005968
 800d8d4:	200002a8 	.word	0x200002a8
 800d8d8:	2000597c 	.word	0x2000597c

0800d8dc <Time_Track>:

void Time_Track( bool Exit_LP )
{
 800d8dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8de:	b099      	sub	sp, #100	; 0x64
 800d8e0:	af06      	add	r7, sp, #24
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	71fb      	strb	r3, [r7, #7]
	char Str_buff[64];

	Get_Current_Time();
 800d8e6:	f7ff ffe5 	bl	800d8b4 <Get_Current_Time>

	if(Exit_LP)
 800d8ea:	79fb      	ldrb	r3, [r7, #7]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d01d      	beq.n	800d92c <Time_Track+0x50>
	{
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8f0:	4b30      	ldr	r3, [pc, #192]	; (800d9b4 <Time_Track+0xd8>)
 800d8f2:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8f4:	461e      	mov	r6, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8f6:	4b2f      	ldr	r3, [pc, #188]	; (800d9b4 <Time_Track+0xd8>)
 800d8f8:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d8fa:	461a      	mov	r2, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d8fc:	4b2d      	ldr	r3, [pc, #180]	; (800d9b4 <Time_Track+0xd8>)
 800d8fe:	78db      	ldrb	r3, [r3, #3]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d900:	4619      	mov	r1, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d902:	4b2d      	ldr	r3, [pc, #180]	; (800d9b8 <Time_Track+0xdc>)
 800d904:	781b      	ldrb	r3, [r3, #0]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d906:	461c      	mov	r4, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d908:	4b2b      	ldr	r3, [pc, #172]	; (800d9b8 <Time_Track+0xdc>)
 800d90a:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d90c:	461d      	mov	r5, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d90e:	4b2a      	ldr	r3, [pc, #168]	; (800d9b8 <Time_Track+0xdc>)
 800d910:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Waking up  (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d912:	f107 0008 	add.w	r0, r7, #8
 800d916:	9304      	str	r3, [sp, #16]
 800d918:	9503      	str	r5, [sp, #12]
 800d91a:	9402      	str	r4, [sp, #8]
 800d91c:	9101      	str	r1, [sp, #4]
 800d91e:	9200      	str	r2, [sp, #0]
 800d920:	4633      	mov	r3, r6
 800d922:	2203      	movs	r2, #3
 800d924:	4925      	ldr	r1, [pc, #148]	; (800d9bc <Time_Track+0xe0>)
 800d926:	f000 ffd3 	bl	800e8d0 <siprintf>
 800d92a:	e01c      	b.n	800d966 <Time_Track+0x8a>
	}
	else
	{
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d92c:	4b21      	ldr	r3, [pc, #132]	; (800d9b4 <Time_Track+0xd8>)
 800d92e:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d930:	461e      	mov	r6, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d932:	4b20      	ldr	r3, [pc, #128]	; (800d9b4 <Time_Track+0xd8>)
 800d934:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d936:	461a      	mov	r2, r3
				SensorID, sDate.Month, sDate.Date, sDate.Year,
 800d938:	4b1e      	ldr	r3, [pc, #120]	; (800d9b4 <Time_Track+0xd8>)
 800d93a:	78db      	ldrb	r3, [r3, #3]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d93c:	4619      	mov	r1, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d93e:	4b1e      	ldr	r3, [pc, #120]	; (800d9b8 <Time_Track+0xdc>)
 800d940:	781b      	ldrb	r3, [r3, #0]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d942:	461c      	mov	r4, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d944:	4b1c      	ldr	r3, [pc, #112]	; (800d9b8 <Time_Track+0xdc>)
 800d946:	785b      	ldrb	r3, [r3, #1]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d948:	461d      	mov	r5, r3
				sTime.Hours, sTime.Minutes, sTime.Seconds);
 800d94a:	4b1b      	ldr	r3, [pc, #108]	; (800d9b8 <Time_Track+0xdc>)
 800d94c:	789b      	ldrb	r3, [r3, #2]
		sprintf(Str_buff, "Node %3d Etring DLP (%02d/%02d/%02d %02d:%02d:%02d)\r\n",
 800d94e:	f107 0008 	add.w	r0, r7, #8
 800d952:	9304      	str	r3, [sp, #16]
 800d954:	9503      	str	r5, [sp, #12]
 800d956:	9402      	str	r4, [sp, #8]
 800d958:	9101      	str	r1, [sp, #4]
 800d95a:	9200      	str	r2, [sp, #0]
 800d95c:	4633      	mov	r3, r6
 800d95e:	2203      	movs	r2, #3
 800d960:	4917      	ldr	r1, [pc, #92]	; (800d9c0 <Time_Track+0xe4>)
 800d962:	f000 ffb5 	bl	800e8d0 <siprintf>

	}

	HAL_GPIO_WritePin(GPIOE, POWER_EN1_Pin, GPIO_PIN_SET);    //3.3V On
 800d966:	2201      	movs	r2, #1
 800d968:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d96c:	4815      	ldr	r0, [pc, #84]	; (800d9c4 <Time_Track+0xe8>)
 800d96e:	f7f5 ff8b 	bl	8003888 <HAL_GPIO_WritePin>
	HAL_Delay(20);   //wait for a stable power
 800d972:	2014      	movs	r0, #20
 800d974:	f7f4 fd06 	bl	8002384 <HAL_Delay>

	if (SDCard_Mount())
 800d978:	f7ff f8f8 	bl	800cb6c <SDCard_Mount>
 800d97c:	4603      	mov	r3, r0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d013      	beq.n	800d9aa <Time_Track+0xce>
	{

		f_open(&userFILE, "logger.txt", FA_OPEN_APPEND | FA_WRITE);
 800d982:	2232      	movs	r2, #50	; 0x32
 800d984:	4910      	ldr	r1, [pc, #64]	; (800d9c8 <Time_Track+0xec>)
 800d986:	4811      	ldr	r0, [pc, #68]	; (800d9cc <Time_Track+0xf0>)
 800d988:	f7fc f88e 	bl	8009aa8 <f_open>
	    f_write(&userFILE, Str_buff, strlen(Str_buff), &userBytes);
 800d98c:	f107 0308 	add.w	r3, r7, #8
 800d990:	4618      	mov	r0, r3
 800d992:	f7f2 fc1d 	bl	80001d0 <strlen>
 800d996:	4602      	mov	r2, r0
 800d998:	f107 0108 	add.w	r1, r7, #8
 800d99c:	4b0c      	ldr	r3, [pc, #48]	; (800d9d0 <Time_Track+0xf4>)
 800d99e:	480b      	ldr	r0, [pc, #44]	; (800d9cc <Time_Track+0xf0>)
 800d9a0:	f7fc fa4e 	bl	8009e40 <f_write>
	    f_close(&userFILE);
 800d9a4:	4809      	ldr	r0, [pc, #36]	; (800d9cc <Time_Track+0xf0>)
 800d9a6:	f7fc fc5d 	bl	800a264 <f_close>
	}
}
 800d9aa:	bf00      	nop
 800d9ac:	374c      	adds	r7, #76	; 0x4c
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9b2:	bf00      	nop
 800d9b4:	2000597c 	.word	0x2000597c
 800d9b8:	20005968 	.word	0x20005968
 800d9bc:	080133d4 	.word	0x080133d4
 800d9c0:	0801340c 	.word	0x0801340c
 800d9c4:	40021000 	.word	0x40021000
 800d9c8:	08013444 	.word	0x08013444
 800d9cc:	200015e4 	.word	0x200015e4
 800d9d0:	20002614 	.word	0x20002614

0800d9d4 <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *myhrtc)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b082      	sub	sp, #8
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
	// Resume systick
	// Reconfigure system clock
	if (MCU_State == Shallow_LP)
 800d9dc:	4b12      	ldr	r3, [pc, #72]	; (800da28 <HAL_RTC_AlarmAEventCallback+0x54>)
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d106      	bne.n	800d9f2 <HAL_RTC_AlarmAEventCallback+0x1e>
	{
		MCU_Exit_Shallow_Sleep();
 800d9e4:	f000 f874 	bl	800dad0 <MCU_Exit_Shallow_Sleep>
		rxStartTime = HAL_GetTick();
 800d9e8:	f7f4 fcc0 	bl	800236c <HAL_GetTick>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	4a0f      	ldr	r2, [pc, #60]	; (800da2c <HAL_RTC_AlarmAEventCallback+0x58>)
 800d9f0:	6013      	str	r3, [r2, #0]
	}

	// Check if Alarm A triggered the callback
	if (__HAL_RTC_ALARM_GET_FLAG(myhrtc, RTC_FLAG_ALRAF))
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	68db      	ldr	r3, [r3, #12]
 800d9f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d00b      	beq.n	800da18 <HAL_RTC_AlarmAEventCallback+0x44>
	{
		__HAL_RTC_ALARM_CLEAR_FLAG(myhrtc, RTC_FLAG_ALRAF); // Clear the Alarm A flag
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	68db      	ldr	r3, [r3, #12]
 800da06:	b2da      	uxtb	r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800da10:	60da      	str	r2, [r3, #12]
		// Handle Alarm A event
		Deep_LP_AlarmA = true;
 800da12:	4b07      	ldr	r3, [pc, #28]	; (800da30 <HAL_RTC_AlarmAEventCallback+0x5c>)
 800da14:	2201      	movs	r2, #1
 800da16:	701a      	strb	r2, [r3, #0]
	}
	// Deep sleep mode
	MCU_State = Deep_LP;
 800da18:	4b03      	ldr	r3, [pc, #12]	; (800da28 <HAL_RTC_AlarmAEventCallback+0x54>)
 800da1a:	2201      	movs	r2, #1
 800da1c:	701a      	strb	r2, [r3, #0]
}
 800da1e:	bf00      	nop
 800da20:	3708      	adds	r7, #8
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}
 800da26:	bf00      	nop
 800da28:	20005957 	.word	0x20005957
 800da2c:	20005960 	.word	0x20005960
 800da30:	20005964 	.word	0x20005964

0800da34 <HAL_RTCEx_AlarmBEventCallback>:


void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *myhrtc)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b082      	sub	sp, #8
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
	// Resume systick
	// Reconfigure system clock
	if (MCU_State == Shallow_LP)
 800da3c:	4b12      	ldr	r3, [pc, #72]	; (800da88 <HAL_RTCEx_AlarmBEventCallback+0x54>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d106      	bne.n	800da52 <HAL_RTCEx_AlarmBEventCallback+0x1e>
	{
		MCU_Exit_Shallow_Sleep();
 800da44:	f000 f844 	bl	800dad0 <MCU_Exit_Shallow_Sleep>
		rxStartTime = HAL_GetTick();
 800da48:	f7f4 fc90 	bl	800236c <HAL_GetTick>
 800da4c:	4603      	mov	r3, r0
 800da4e:	4a0f      	ldr	r2, [pc, #60]	; (800da8c <HAL_RTCEx_AlarmBEventCallback+0x58>)
 800da50:	6013      	str	r3, [r2, #0]
	}

	// Check if Alarm B triggered the callback
	if (__HAL_RTC_ALARM_GET_FLAG(myhrtc, RTC_FLAG_ALRBF))
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	68db      	ldr	r3, [r3, #12]
 800da58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00b      	beq.n	800da78 <HAL_RTCEx_AlarmBEventCallback+0x44>
	{
		__HAL_RTC_ALARM_CLEAR_FLAG(myhrtc, RTC_FLAG_ALRBF); // Clear the Alarm B flag
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	68db      	ldr	r3, [r3, #12]
 800da66:	b2da      	uxtb	r2, r3
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	f462 7220 	orn	r2, r2, #640	; 0x280
 800da70:	60da      	str	r2, [r3, #12]
		// Handle Alarm B event
		Deep_LP_AlarmA = false;
 800da72:	4b07      	ldr	r3, [pc, #28]	; (800da90 <HAL_RTCEx_AlarmBEventCallback+0x5c>)
 800da74:	2200      	movs	r2, #0
 800da76:	701a      	strb	r2, [r3, #0]
	}
	// Deep sleep mode
	MCU_State = Deep_LP;
 800da78:	4b03      	ldr	r3, [pc, #12]	; (800da88 <HAL_RTCEx_AlarmBEventCallback+0x54>)
 800da7a:	2201      	movs	r2, #1
 800da7c:	701a      	strb	r2, [r3, #0]
}
 800da7e:	bf00      	nop
 800da80:	3708      	adds	r7, #8
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
 800da86:	bf00      	nop
 800da88:	20005957 	.word	0x20005957
 800da8c:	20005960 	.word	0x20005960
 800da90:	20005964 	.word	0x20005964

0800da94 <MCU_Enter_Shallow_Sleep>:

void MCU_Enter_Shallow_Sleep( void )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	af00      	add	r7, sp, #0
	// Enter STOP mode
	MX_State = RX;
 800da98:	4b0a      	ldr	r3, [pc, #40]	; (800dac4 <MCU_Enter_Shallow_Sleep+0x30>)
 800da9a:	2200      	movs	r2, #0
 800da9c:	701a      	strb	r2, [r3, #0]
	Radio.Rx( RX_TIMEOUT_VALUE );
 800da9e:	4b0a      	ldr	r3, [pc, #40]	; (800dac8 <MCU_Enter_Shallow_Sleep+0x34>)
 800daa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800daa2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800daa6:	4798      	blx	r3

	MCU_State = Shallow_LP;
 800daa8:	4b08      	ldr	r3, [pc, #32]	; (800dacc <MCU_Enter_Shallow_Sleep+0x38>)
 800daaa:	2200      	movs	r2, #0
 800daac:	701a      	strb	r2, [r3, #0]

	LOWPOWER_GPIO_DeInit();
 800daae:	f7f3 fd65 	bl	800157c <LOWPOWER_GPIO_DeInit>

	HAL_SuspendTick();
 800dab2:	f7f4 fc8b 	bl	80023cc <HAL_SuspendTick>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800dab6:	2101      	movs	r1, #1
 800dab8:	2001      	movs	r0, #1
 800daba:	f7f5 ff17 	bl	80038ec <HAL_PWR_EnterSTOPMode>
}
 800dabe:	bf00      	nop
 800dac0:	bd80      	pop	{r7, pc}
 800dac2:	bf00      	nop
 800dac4:	20005956 	.word	0x20005956
 800dac8:	080138d4 	.word	0x080138d4
 800dacc:	20005957 	.word	0x20005957

0800dad0 <MCU_Exit_Shallow_Sleep>:

void MCU_Exit_Shallow_Sleep( void )
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	af00      	add	r7, sp, #0
	// Exit STOP Mode
	SystemClock_Config();
 800dad4:	f7f3 fdb0 	bl	8001638 <SystemClock_Config>
	HAL_ResumeTick();
 800dad8:	f7f4 fc88 	bl	80023ec <HAL_ResumeTick>
	LOWPOWER_GPIO_Init();
 800dadc:	f7f3 fcfc 	bl	80014d8 <LOWPOWER_GPIO_Init>
}
 800dae0:	bf00      	nop
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <MCU_Enter_Deep_Sleep>:

void MCU_Enter_Deep_Sleep( void )
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	af00      	add	r7, sp, #0
	// MCU enters Standby Mode
	// Radio enters SLEEP Mode before MCU enters Standby mode
	SX126xAntSwOff();
 800dae8:	f7fc ffd4 	bl	800aa94 <SX126xAntSwOff>
	Radio.Sleep();
 800daec:	4b14      	ldr	r3, [pc, #80]	; (800db40 <MCU_Enter_Deep_Sleep+0x5c>)
 800daee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daf0:	4798      	blx	r3

	Time_Track(false);
 800daf2:	2000      	movs	r0, #0
 800daf4:	f7ff fef2 	bl	800d8dc <Time_Track>

	// clear the WU flag
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800daf8:	4b12      	ldr	r3, [pc, #72]	; (800db44 <MCU_Enter_Deep_Sleep+0x60>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4a11      	ldr	r2, [pc, #68]	; (800db44 <MCU_Enter_Deep_Sleep+0x60>)
 800dafe:	f043 0304 	orr.w	r3, r3, #4
 800db02:	6013      	str	r3, [r2, #0]
	// clear the RTC Wake UP flag
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 800db04:	4b10      	ldr	r3, [pc, #64]	; (800db48 <MCU_Enter_Deep_Sleep+0x64>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	68db      	ldr	r3, [r3, #12]
 800db0a:	b2da      	uxtb	r2, r3
 800db0c:	4b0e      	ldr	r3, [pc, #56]	; (800db48 <MCU_Enter_Deep_Sleep+0x64>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800db14:	60da      	str	r2, [r3, #12]

	// Enable the WakeUp
	if(Deep_LP_AlarmA)
 800db16:	4b0d      	ldr	r3, [pc, #52]	; (800db4c <MCU_Enter_Deep_Sleep+0x68>)
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d006      	beq.n	800db2c <MCU_Enter_Deep_Sleep+0x48>
	{
		HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, DsleepDurAm*60*60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 800db1e:	2204      	movs	r2, #4
 800db20:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800db24:	4808      	ldr	r0, [pc, #32]	; (800db48 <MCU_Enter_Deep_Sleep+0x64>)
 800db26:	f7f7 f8f3 	bl	8004d10 <HAL_RTCEx_SetWakeUpTimer_IT>
 800db2a:	e005      	b.n	800db38 <MCU_Enter_Deep_Sleep+0x54>
	}
	else
	{
		HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, DsleepDurPm*60*60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 800db2c:	2204      	movs	r2, #4
 800db2e:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800db32:	4805      	ldr	r0, [pc, #20]	; (800db48 <MCU_Enter_Deep_Sleep+0x64>)
 800db34:	f7f7 f8ec 	bl	8004d10 <HAL_RTCEx_SetWakeUpTimer_IT>
	}

	// Finally enter the standby mode
	HAL_PWR_EnterSTANDBYMode();
 800db38:	f7f5 ff04 	bl	8003944 <HAL_PWR_EnterSTANDBYMode>
}
 800db3c:	bf00      	nop
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	080138d4 	.word	0x080138d4
 800db44:	40007000 	.word	0x40007000
 800db48:	200002a8 	.word	0x200002a8
 800db4c:	20005964 	.word	0x20005964

0800db50 <__errno>:
 800db50:	4b01      	ldr	r3, [pc, #4]	; (800db58 <__errno+0x8>)
 800db52:	6818      	ldr	r0, [r3, #0]
 800db54:	4770      	bx	lr
 800db56:	bf00      	nop
 800db58:	20000010 	.word	0x20000010

0800db5c <__libc_init_array>:
 800db5c:	b570      	push	{r4, r5, r6, lr}
 800db5e:	4d0d      	ldr	r5, [pc, #52]	; (800db94 <__libc_init_array+0x38>)
 800db60:	4c0d      	ldr	r4, [pc, #52]	; (800db98 <__libc_init_array+0x3c>)
 800db62:	1b64      	subs	r4, r4, r5
 800db64:	10a4      	asrs	r4, r4, #2
 800db66:	2600      	movs	r6, #0
 800db68:	42a6      	cmp	r6, r4
 800db6a:	d109      	bne.n	800db80 <__libc_init_array+0x24>
 800db6c:	4d0b      	ldr	r5, [pc, #44]	; (800db9c <__libc_init_array+0x40>)
 800db6e:	4c0c      	ldr	r4, [pc, #48]	; (800dba0 <__libc_init_array+0x44>)
 800db70:	f005 fba8 	bl	80132c4 <_init>
 800db74:	1b64      	subs	r4, r4, r5
 800db76:	10a4      	asrs	r4, r4, #2
 800db78:	2600      	movs	r6, #0
 800db7a:	42a6      	cmp	r6, r4
 800db7c:	d105      	bne.n	800db8a <__libc_init_array+0x2e>
 800db7e:	bd70      	pop	{r4, r5, r6, pc}
 800db80:	f855 3b04 	ldr.w	r3, [r5], #4
 800db84:	4798      	blx	r3
 800db86:	3601      	adds	r6, #1
 800db88:	e7ee      	b.n	800db68 <__libc_init_array+0xc>
 800db8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800db8e:	4798      	blx	r3
 800db90:	3601      	adds	r6, #1
 800db92:	e7f2      	b.n	800db7a <__libc_init_array+0x1e>
 800db94:	08013ed8 	.word	0x08013ed8
 800db98:	08013ed8 	.word	0x08013ed8
 800db9c:	08013ed8 	.word	0x08013ed8
 800dba0:	08013edc 	.word	0x08013edc

0800dba4 <memcpy>:
 800dba4:	440a      	add	r2, r1
 800dba6:	4291      	cmp	r1, r2
 800dba8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbac:	d100      	bne.n	800dbb0 <memcpy+0xc>
 800dbae:	4770      	bx	lr
 800dbb0:	b510      	push	{r4, lr}
 800dbb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbba:	4291      	cmp	r1, r2
 800dbbc:	d1f9      	bne.n	800dbb2 <memcpy+0xe>
 800dbbe:	bd10      	pop	{r4, pc}

0800dbc0 <memset>:
 800dbc0:	4402      	add	r2, r0
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d100      	bne.n	800dbca <memset+0xa>
 800dbc8:	4770      	bx	lr
 800dbca:	f803 1b01 	strb.w	r1, [r3], #1
 800dbce:	e7f9      	b.n	800dbc4 <memset+0x4>

0800dbd0 <__cvt>:
 800dbd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbd4:	ec55 4b10 	vmov	r4, r5, d0
 800dbd8:	2d00      	cmp	r5, #0
 800dbda:	460e      	mov	r6, r1
 800dbdc:	4619      	mov	r1, r3
 800dbde:	462b      	mov	r3, r5
 800dbe0:	bfbb      	ittet	lt
 800dbe2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dbe6:	461d      	movlt	r5, r3
 800dbe8:	2300      	movge	r3, #0
 800dbea:	232d      	movlt	r3, #45	; 0x2d
 800dbec:	700b      	strb	r3, [r1, #0]
 800dbee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbf0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dbf4:	4691      	mov	r9, r2
 800dbf6:	f023 0820 	bic.w	r8, r3, #32
 800dbfa:	bfbc      	itt	lt
 800dbfc:	4622      	movlt	r2, r4
 800dbfe:	4614      	movlt	r4, r2
 800dc00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dc04:	d005      	beq.n	800dc12 <__cvt+0x42>
 800dc06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dc0a:	d100      	bne.n	800dc0e <__cvt+0x3e>
 800dc0c:	3601      	adds	r6, #1
 800dc0e:	2102      	movs	r1, #2
 800dc10:	e000      	b.n	800dc14 <__cvt+0x44>
 800dc12:	2103      	movs	r1, #3
 800dc14:	ab03      	add	r3, sp, #12
 800dc16:	9301      	str	r3, [sp, #4]
 800dc18:	ab02      	add	r3, sp, #8
 800dc1a:	9300      	str	r3, [sp, #0]
 800dc1c:	ec45 4b10 	vmov	d0, r4, r5
 800dc20:	4653      	mov	r3, sl
 800dc22:	4632      	mov	r2, r6
 800dc24:	f001 fdac 	bl	800f780 <_dtoa_r>
 800dc28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dc2c:	4607      	mov	r7, r0
 800dc2e:	d102      	bne.n	800dc36 <__cvt+0x66>
 800dc30:	f019 0f01 	tst.w	r9, #1
 800dc34:	d022      	beq.n	800dc7c <__cvt+0xac>
 800dc36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dc3a:	eb07 0906 	add.w	r9, r7, r6
 800dc3e:	d110      	bne.n	800dc62 <__cvt+0x92>
 800dc40:	783b      	ldrb	r3, [r7, #0]
 800dc42:	2b30      	cmp	r3, #48	; 0x30
 800dc44:	d10a      	bne.n	800dc5c <__cvt+0x8c>
 800dc46:	2200      	movs	r2, #0
 800dc48:	2300      	movs	r3, #0
 800dc4a:	4620      	mov	r0, r4
 800dc4c:	4629      	mov	r1, r5
 800dc4e:	f7f2 ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc52:	b918      	cbnz	r0, 800dc5c <__cvt+0x8c>
 800dc54:	f1c6 0601 	rsb	r6, r6, #1
 800dc58:	f8ca 6000 	str.w	r6, [sl]
 800dc5c:	f8da 3000 	ldr.w	r3, [sl]
 800dc60:	4499      	add	r9, r3
 800dc62:	2200      	movs	r2, #0
 800dc64:	2300      	movs	r3, #0
 800dc66:	4620      	mov	r0, r4
 800dc68:	4629      	mov	r1, r5
 800dc6a:	f7f2 ff2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc6e:	b108      	cbz	r0, 800dc74 <__cvt+0xa4>
 800dc70:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc74:	2230      	movs	r2, #48	; 0x30
 800dc76:	9b03      	ldr	r3, [sp, #12]
 800dc78:	454b      	cmp	r3, r9
 800dc7a:	d307      	bcc.n	800dc8c <__cvt+0xbc>
 800dc7c:	9b03      	ldr	r3, [sp, #12]
 800dc7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc80:	1bdb      	subs	r3, r3, r7
 800dc82:	4638      	mov	r0, r7
 800dc84:	6013      	str	r3, [r2, #0]
 800dc86:	b004      	add	sp, #16
 800dc88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc8c:	1c59      	adds	r1, r3, #1
 800dc8e:	9103      	str	r1, [sp, #12]
 800dc90:	701a      	strb	r2, [r3, #0]
 800dc92:	e7f0      	b.n	800dc76 <__cvt+0xa6>

0800dc94 <__exponent>:
 800dc94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc96:	4603      	mov	r3, r0
 800dc98:	2900      	cmp	r1, #0
 800dc9a:	bfb8      	it	lt
 800dc9c:	4249      	neglt	r1, r1
 800dc9e:	f803 2b02 	strb.w	r2, [r3], #2
 800dca2:	bfb4      	ite	lt
 800dca4:	222d      	movlt	r2, #45	; 0x2d
 800dca6:	222b      	movge	r2, #43	; 0x2b
 800dca8:	2909      	cmp	r1, #9
 800dcaa:	7042      	strb	r2, [r0, #1]
 800dcac:	dd2a      	ble.n	800dd04 <__exponent+0x70>
 800dcae:	f10d 0407 	add.w	r4, sp, #7
 800dcb2:	46a4      	mov	ip, r4
 800dcb4:	270a      	movs	r7, #10
 800dcb6:	46a6      	mov	lr, r4
 800dcb8:	460a      	mov	r2, r1
 800dcba:	fb91 f6f7 	sdiv	r6, r1, r7
 800dcbe:	fb07 1516 	mls	r5, r7, r6, r1
 800dcc2:	3530      	adds	r5, #48	; 0x30
 800dcc4:	2a63      	cmp	r2, #99	; 0x63
 800dcc6:	f104 34ff 	add.w	r4, r4, #4294967295
 800dcca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dcce:	4631      	mov	r1, r6
 800dcd0:	dcf1      	bgt.n	800dcb6 <__exponent+0x22>
 800dcd2:	3130      	adds	r1, #48	; 0x30
 800dcd4:	f1ae 0502 	sub.w	r5, lr, #2
 800dcd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dcdc:	1c44      	adds	r4, r0, #1
 800dcde:	4629      	mov	r1, r5
 800dce0:	4561      	cmp	r1, ip
 800dce2:	d30a      	bcc.n	800dcfa <__exponent+0x66>
 800dce4:	f10d 0209 	add.w	r2, sp, #9
 800dce8:	eba2 020e 	sub.w	r2, r2, lr
 800dcec:	4565      	cmp	r5, ip
 800dcee:	bf88      	it	hi
 800dcf0:	2200      	movhi	r2, #0
 800dcf2:	4413      	add	r3, r2
 800dcf4:	1a18      	subs	r0, r3, r0
 800dcf6:	b003      	add	sp, #12
 800dcf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcfe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dd02:	e7ed      	b.n	800dce0 <__exponent+0x4c>
 800dd04:	2330      	movs	r3, #48	; 0x30
 800dd06:	3130      	adds	r1, #48	; 0x30
 800dd08:	7083      	strb	r3, [r0, #2]
 800dd0a:	70c1      	strb	r1, [r0, #3]
 800dd0c:	1d03      	adds	r3, r0, #4
 800dd0e:	e7f1      	b.n	800dcf4 <__exponent+0x60>

0800dd10 <_printf_float>:
 800dd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd14:	ed2d 8b02 	vpush	{d8}
 800dd18:	b08d      	sub	sp, #52	; 0x34
 800dd1a:	460c      	mov	r4, r1
 800dd1c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dd20:	4616      	mov	r6, r2
 800dd22:	461f      	mov	r7, r3
 800dd24:	4605      	mov	r5, r0
 800dd26:	f002 fe89 	bl	8010a3c <_localeconv_r>
 800dd2a:	f8d0 a000 	ldr.w	sl, [r0]
 800dd2e:	4650      	mov	r0, sl
 800dd30:	f7f2 fa4e 	bl	80001d0 <strlen>
 800dd34:	2300      	movs	r3, #0
 800dd36:	930a      	str	r3, [sp, #40]	; 0x28
 800dd38:	6823      	ldr	r3, [r4, #0]
 800dd3a:	9305      	str	r3, [sp, #20]
 800dd3c:	f8d8 3000 	ldr.w	r3, [r8]
 800dd40:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dd44:	3307      	adds	r3, #7
 800dd46:	f023 0307 	bic.w	r3, r3, #7
 800dd4a:	f103 0208 	add.w	r2, r3, #8
 800dd4e:	f8c8 2000 	str.w	r2, [r8]
 800dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd56:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dd5a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dd5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd62:	9307      	str	r3, [sp, #28]
 800dd64:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd68:	ee08 0a10 	vmov	s16, r0
 800dd6c:	4b9f      	ldr	r3, [pc, #636]	; (800dfec <_printf_float+0x2dc>)
 800dd6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd72:	f04f 32ff 	mov.w	r2, #4294967295
 800dd76:	f7f2 fed9 	bl	8000b2c <__aeabi_dcmpun>
 800dd7a:	bb88      	cbnz	r0, 800dde0 <_printf_float+0xd0>
 800dd7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd80:	4b9a      	ldr	r3, [pc, #616]	; (800dfec <_printf_float+0x2dc>)
 800dd82:	f04f 32ff 	mov.w	r2, #4294967295
 800dd86:	f7f2 feb3 	bl	8000af0 <__aeabi_dcmple>
 800dd8a:	bb48      	cbnz	r0, 800dde0 <_printf_float+0xd0>
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	4640      	mov	r0, r8
 800dd92:	4649      	mov	r1, r9
 800dd94:	f7f2 fea2 	bl	8000adc <__aeabi_dcmplt>
 800dd98:	b110      	cbz	r0, 800dda0 <_printf_float+0x90>
 800dd9a:	232d      	movs	r3, #45	; 0x2d
 800dd9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dda0:	4b93      	ldr	r3, [pc, #588]	; (800dff0 <_printf_float+0x2e0>)
 800dda2:	4894      	ldr	r0, [pc, #592]	; (800dff4 <_printf_float+0x2e4>)
 800dda4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dda8:	bf94      	ite	ls
 800ddaa:	4698      	movls	r8, r3
 800ddac:	4680      	movhi	r8, r0
 800ddae:	2303      	movs	r3, #3
 800ddb0:	6123      	str	r3, [r4, #16]
 800ddb2:	9b05      	ldr	r3, [sp, #20]
 800ddb4:	f023 0204 	bic.w	r2, r3, #4
 800ddb8:	6022      	str	r2, [r4, #0]
 800ddba:	f04f 0900 	mov.w	r9, #0
 800ddbe:	9700      	str	r7, [sp, #0]
 800ddc0:	4633      	mov	r3, r6
 800ddc2:	aa0b      	add	r2, sp, #44	; 0x2c
 800ddc4:	4621      	mov	r1, r4
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	f000 f9d8 	bl	800e17c <_printf_common>
 800ddcc:	3001      	adds	r0, #1
 800ddce:	f040 8090 	bne.w	800def2 <_printf_float+0x1e2>
 800ddd2:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd6:	b00d      	add	sp, #52	; 0x34
 800ddd8:	ecbd 8b02 	vpop	{d8}
 800dddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde0:	4642      	mov	r2, r8
 800dde2:	464b      	mov	r3, r9
 800dde4:	4640      	mov	r0, r8
 800dde6:	4649      	mov	r1, r9
 800dde8:	f7f2 fea0 	bl	8000b2c <__aeabi_dcmpun>
 800ddec:	b140      	cbz	r0, 800de00 <_printf_float+0xf0>
 800ddee:	464b      	mov	r3, r9
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	bfbc      	itt	lt
 800ddf4:	232d      	movlt	r3, #45	; 0x2d
 800ddf6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ddfa:	487f      	ldr	r0, [pc, #508]	; (800dff8 <_printf_float+0x2e8>)
 800ddfc:	4b7f      	ldr	r3, [pc, #508]	; (800dffc <_printf_float+0x2ec>)
 800ddfe:	e7d1      	b.n	800dda4 <_printf_float+0x94>
 800de00:	6863      	ldr	r3, [r4, #4]
 800de02:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800de06:	9206      	str	r2, [sp, #24]
 800de08:	1c5a      	adds	r2, r3, #1
 800de0a:	d13f      	bne.n	800de8c <_printf_float+0x17c>
 800de0c:	2306      	movs	r3, #6
 800de0e:	6063      	str	r3, [r4, #4]
 800de10:	9b05      	ldr	r3, [sp, #20]
 800de12:	6861      	ldr	r1, [r4, #4]
 800de14:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800de18:	2300      	movs	r3, #0
 800de1a:	9303      	str	r3, [sp, #12]
 800de1c:	ab0a      	add	r3, sp, #40	; 0x28
 800de1e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800de22:	ab09      	add	r3, sp, #36	; 0x24
 800de24:	ec49 8b10 	vmov	d0, r8, r9
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	6022      	str	r2, [r4, #0]
 800de2c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de30:	4628      	mov	r0, r5
 800de32:	f7ff fecd 	bl	800dbd0 <__cvt>
 800de36:	9b06      	ldr	r3, [sp, #24]
 800de38:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de3a:	2b47      	cmp	r3, #71	; 0x47
 800de3c:	4680      	mov	r8, r0
 800de3e:	d108      	bne.n	800de52 <_printf_float+0x142>
 800de40:	1cc8      	adds	r0, r1, #3
 800de42:	db02      	blt.n	800de4a <_printf_float+0x13a>
 800de44:	6863      	ldr	r3, [r4, #4]
 800de46:	4299      	cmp	r1, r3
 800de48:	dd41      	ble.n	800dece <_printf_float+0x1be>
 800de4a:	f1ab 0b02 	sub.w	fp, fp, #2
 800de4e:	fa5f fb8b 	uxtb.w	fp, fp
 800de52:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800de56:	d820      	bhi.n	800de9a <_printf_float+0x18a>
 800de58:	3901      	subs	r1, #1
 800de5a:	465a      	mov	r2, fp
 800de5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de60:	9109      	str	r1, [sp, #36]	; 0x24
 800de62:	f7ff ff17 	bl	800dc94 <__exponent>
 800de66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de68:	1813      	adds	r3, r2, r0
 800de6a:	2a01      	cmp	r2, #1
 800de6c:	4681      	mov	r9, r0
 800de6e:	6123      	str	r3, [r4, #16]
 800de70:	dc02      	bgt.n	800de78 <_printf_float+0x168>
 800de72:	6822      	ldr	r2, [r4, #0]
 800de74:	07d2      	lsls	r2, r2, #31
 800de76:	d501      	bpl.n	800de7c <_printf_float+0x16c>
 800de78:	3301      	adds	r3, #1
 800de7a:	6123      	str	r3, [r4, #16]
 800de7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de80:	2b00      	cmp	r3, #0
 800de82:	d09c      	beq.n	800ddbe <_printf_float+0xae>
 800de84:	232d      	movs	r3, #45	; 0x2d
 800de86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de8a:	e798      	b.n	800ddbe <_printf_float+0xae>
 800de8c:	9a06      	ldr	r2, [sp, #24]
 800de8e:	2a47      	cmp	r2, #71	; 0x47
 800de90:	d1be      	bne.n	800de10 <_printf_float+0x100>
 800de92:	2b00      	cmp	r3, #0
 800de94:	d1bc      	bne.n	800de10 <_printf_float+0x100>
 800de96:	2301      	movs	r3, #1
 800de98:	e7b9      	b.n	800de0e <_printf_float+0xfe>
 800de9a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de9e:	d118      	bne.n	800ded2 <_printf_float+0x1c2>
 800dea0:	2900      	cmp	r1, #0
 800dea2:	6863      	ldr	r3, [r4, #4]
 800dea4:	dd0b      	ble.n	800debe <_printf_float+0x1ae>
 800dea6:	6121      	str	r1, [r4, #16]
 800dea8:	b913      	cbnz	r3, 800deb0 <_printf_float+0x1a0>
 800deaa:	6822      	ldr	r2, [r4, #0]
 800deac:	07d0      	lsls	r0, r2, #31
 800deae:	d502      	bpl.n	800deb6 <_printf_float+0x1a6>
 800deb0:	3301      	adds	r3, #1
 800deb2:	440b      	add	r3, r1
 800deb4:	6123      	str	r3, [r4, #16]
 800deb6:	65a1      	str	r1, [r4, #88]	; 0x58
 800deb8:	f04f 0900 	mov.w	r9, #0
 800debc:	e7de      	b.n	800de7c <_printf_float+0x16c>
 800debe:	b913      	cbnz	r3, 800dec6 <_printf_float+0x1b6>
 800dec0:	6822      	ldr	r2, [r4, #0]
 800dec2:	07d2      	lsls	r2, r2, #31
 800dec4:	d501      	bpl.n	800deca <_printf_float+0x1ba>
 800dec6:	3302      	adds	r3, #2
 800dec8:	e7f4      	b.n	800deb4 <_printf_float+0x1a4>
 800deca:	2301      	movs	r3, #1
 800decc:	e7f2      	b.n	800deb4 <_printf_float+0x1a4>
 800dece:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ded2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ded4:	4299      	cmp	r1, r3
 800ded6:	db05      	blt.n	800dee4 <_printf_float+0x1d4>
 800ded8:	6823      	ldr	r3, [r4, #0]
 800deda:	6121      	str	r1, [r4, #16]
 800dedc:	07d8      	lsls	r0, r3, #31
 800dede:	d5ea      	bpl.n	800deb6 <_printf_float+0x1a6>
 800dee0:	1c4b      	adds	r3, r1, #1
 800dee2:	e7e7      	b.n	800deb4 <_printf_float+0x1a4>
 800dee4:	2900      	cmp	r1, #0
 800dee6:	bfd4      	ite	le
 800dee8:	f1c1 0202 	rsble	r2, r1, #2
 800deec:	2201      	movgt	r2, #1
 800deee:	4413      	add	r3, r2
 800def0:	e7e0      	b.n	800deb4 <_printf_float+0x1a4>
 800def2:	6823      	ldr	r3, [r4, #0]
 800def4:	055a      	lsls	r2, r3, #21
 800def6:	d407      	bmi.n	800df08 <_printf_float+0x1f8>
 800def8:	6923      	ldr	r3, [r4, #16]
 800defa:	4642      	mov	r2, r8
 800defc:	4631      	mov	r1, r6
 800defe:	4628      	mov	r0, r5
 800df00:	47b8      	blx	r7
 800df02:	3001      	adds	r0, #1
 800df04:	d12c      	bne.n	800df60 <_printf_float+0x250>
 800df06:	e764      	b.n	800ddd2 <_printf_float+0xc2>
 800df08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800df0c:	f240 80e0 	bls.w	800e0d0 <_printf_float+0x3c0>
 800df10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800df14:	2200      	movs	r2, #0
 800df16:	2300      	movs	r3, #0
 800df18:	f7f2 fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d034      	beq.n	800df8a <_printf_float+0x27a>
 800df20:	4a37      	ldr	r2, [pc, #220]	; (800e000 <_printf_float+0x2f0>)
 800df22:	2301      	movs	r3, #1
 800df24:	4631      	mov	r1, r6
 800df26:	4628      	mov	r0, r5
 800df28:	47b8      	blx	r7
 800df2a:	3001      	adds	r0, #1
 800df2c:	f43f af51 	beq.w	800ddd2 <_printf_float+0xc2>
 800df30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df34:	429a      	cmp	r2, r3
 800df36:	db02      	blt.n	800df3e <_printf_float+0x22e>
 800df38:	6823      	ldr	r3, [r4, #0]
 800df3a:	07d8      	lsls	r0, r3, #31
 800df3c:	d510      	bpl.n	800df60 <_printf_float+0x250>
 800df3e:	ee18 3a10 	vmov	r3, s16
 800df42:	4652      	mov	r2, sl
 800df44:	4631      	mov	r1, r6
 800df46:	4628      	mov	r0, r5
 800df48:	47b8      	blx	r7
 800df4a:	3001      	adds	r0, #1
 800df4c:	f43f af41 	beq.w	800ddd2 <_printf_float+0xc2>
 800df50:	f04f 0800 	mov.w	r8, #0
 800df54:	f104 091a 	add.w	r9, r4, #26
 800df58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df5a:	3b01      	subs	r3, #1
 800df5c:	4543      	cmp	r3, r8
 800df5e:	dc09      	bgt.n	800df74 <_printf_float+0x264>
 800df60:	6823      	ldr	r3, [r4, #0]
 800df62:	079b      	lsls	r3, r3, #30
 800df64:	f100 8105 	bmi.w	800e172 <_printf_float+0x462>
 800df68:	68e0      	ldr	r0, [r4, #12]
 800df6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df6c:	4298      	cmp	r0, r3
 800df6e:	bfb8      	it	lt
 800df70:	4618      	movlt	r0, r3
 800df72:	e730      	b.n	800ddd6 <_printf_float+0xc6>
 800df74:	2301      	movs	r3, #1
 800df76:	464a      	mov	r2, r9
 800df78:	4631      	mov	r1, r6
 800df7a:	4628      	mov	r0, r5
 800df7c:	47b8      	blx	r7
 800df7e:	3001      	adds	r0, #1
 800df80:	f43f af27 	beq.w	800ddd2 <_printf_float+0xc2>
 800df84:	f108 0801 	add.w	r8, r8, #1
 800df88:	e7e6      	b.n	800df58 <_printf_float+0x248>
 800df8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	dc39      	bgt.n	800e004 <_printf_float+0x2f4>
 800df90:	4a1b      	ldr	r2, [pc, #108]	; (800e000 <_printf_float+0x2f0>)
 800df92:	2301      	movs	r3, #1
 800df94:	4631      	mov	r1, r6
 800df96:	4628      	mov	r0, r5
 800df98:	47b8      	blx	r7
 800df9a:	3001      	adds	r0, #1
 800df9c:	f43f af19 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	d102      	bne.n	800dfae <_printf_float+0x29e>
 800dfa8:	6823      	ldr	r3, [r4, #0]
 800dfaa:	07d9      	lsls	r1, r3, #31
 800dfac:	d5d8      	bpl.n	800df60 <_printf_float+0x250>
 800dfae:	ee18 3a10 	vmov	r3, s16
 800dfb2:	4652      	mov	r2, sl
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	47b8      	blx	r7
 800dfba:	3001      	adds	r0, #1
 800dfbc:	f43f af09 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfc0:	f04f 0900 	mov.w	r9, #0
 800dfc4:	f104 0a1a 	add.w	sl, r4, #26
 800dfc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfca:	425b      	negs	r3, r3
 800dfcc:	454b      	cmp	r3, r9
 800dfce:	dc01      	bgt.n	800dfd4 <_printf_float+0x2c4>
 800dfd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfd2:	e792      	b.n	800defa <_printf_float+0x1ea>
 800dfd4:	2301      	movs	r3, #1
 800dfd6:	4652      	mov	r2, sl
 800dfd8:	4631      	mov	r1, r6
 800dfda:	4628      	mov	r0, r5
 800dfdc:	47b8      	blx	r7
 800dfde:	3001      	adds	r0, #1
 800dfe0:	f43f aef7 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfe4:	f109 0901 	add.w	r9, r9, #1
 800dfe8:	e7ee      	b.n	800dfc8 <_printf_float+0x2b8>
 800dfea:	bf00      	nop
 800dfec:	7fefffff 	.word	0x7fefffff
 800dff0:	080139f8 	.word	0x080139f8
 800dff4:	080139fc 	.word	0x080139fc
 800dff8:	08013a04 	.word	0x08013a04
 800dffc:	08013a00 	.word	0x08013a00
 800e000:	08013a08 	.word	0x08013a08
 800e004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e008:	429a      	cmp	r2, r3
 800e00a:	bfa8      	it	ge
 800e00c:	461a      	movge	r2, r3
 800e00e:	2a00      	cmp	r2, #0
 800e010:	4691      	mov	r9, r2
 800e012:	dc37      	bgt.n	800e084 <_printf_float+0x374>
 800e014:	f04f 0b00 	mov.w	fp, #0
 800e018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e01c:	f104 021a 	add.w	r2, r4, #26
 800e020:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e022:	9305      	str	r3, [sp, #20]
 800e024:	eba3 0309 	sub.w	r3, r3, r9
 800e028:	455b      	cmp	r3, fp
 800e02a:	dc33      	bgt.n	800e094 <_printf_float+0x384>
 800e02c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e030:	429a      	cmp	r2, r3
 800e032:	db3b      	blt.n	800e0ac <_printf_float+0x39c>
 800e034:	6823      	ldr	r3, [r4, #0]
 800e036:	07da      	lsls	r2, r3, #31
 800e038:	d438      	bmi.n	800e0ac <_printf_float+0x39c>
 800e03a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e03c:	9a05      	ldr	r2, [sp, #20]
 800e03e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e040:	1a9a      	subs	r2, r3, r2
 800e042:	eba3 0901 	sub.w	r9, r3, r1
 800e046:	4591      	cmp	r9, r2
 800e048:	bfa8      	it	ge
 800e04a:	4691      	movge	r9, r2
 800e04c:	f1b9 0f00 	cmp.w	r9, #0
 800e050:	dc35      	bgt.n	800e0be <_printf_float+0x3ae>
 800e052:	f04f 0800 	mov.w	r8, #0
 800e056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e05a:	f104 0a1a 	add.w	sl, r4, #26
 800e05e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e062:	1a9b      	subs	r3, r3, r2
 800e064:	eba3 0309 	sub.w	r3, r3, r9
 800e068:	4543      	cmp	r3, r8
 800e06a:	f77f af79 	ble.w	800df60 <_printf_float+0x250>
 800e06e:	2301      	movs	r3, #1
 800e070:	4652      	mov	r2, sl
 800e072:	4631      	mov	r1, r6
 800e074:	4628      	mov	r0, r5
 800e076:	47b8      	blx	r7
 800e078:	3001      	adds	r0, #1
 800e07a:	f43f aeaa 	beq.w	800ddd2 <_printf_float+0xc2>
 800e07e:	f108 0801 	add.w	r8, r8, #1
 800e082:	e7ec      	b.n	800e05e <_printf_float+0x34e>
 800e084:	4613      	mov	r3, r2
 800e086:	4631      	mov	r1, r6
 800e088:	4642      	mov	r2, r8
 800e08a:	4628      	mov	r0, r5
 800e08c:	47b8      	blx	r7
 800e08e:	3001      	adds	r0, #1
 800e090:	d1c0      	bne.n	800e014 <_printf_float+0x304>
 800e092:	e69e      	b.n	800ddd2 <_printf_float+0xc2>
 800e094:	2301      	movs	r3, #1
 800e096:	4631      	mov	r1, r6
 800e098:	4628      	mov	r0, r5
 800e09a:	9205      	str	r2, [sp, #20]
 800e09c:	47b8      	blx	r7
 800e09e:	3001      	adds	r0, #1
 800e0a0:	f43f ae97 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0a4:	9a05      	ldr	r2, [sp, #20]
 800e0a6:	f10b 0b01 	add.w	fp, fp, #1
 800e0aa:	e7b9      	b.n	800e020 <_printf_float+0x310>
 800e0ac:	ee18 3a10 	vmov	r3, s16
 800e0b0:	4652      	mov	r2, sl
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	47b8      	blx	r7
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d1be      	bne.n	800e03a <_printf_float+0x32a>
 800e0bc:	e689      	b.n	800ddd2 <_printf_float+0xc2>
 800e0be:	9a05      	ldr	r2, [sp, #20]
 800e0c0:	464b      	mov	r3, r9
 800e0c2:	4442      	add	r2, r8
 800e0c4:	4631      	mov	r1, r6
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	47b8      	blx	r7
 800e0ca:	3001      	adds	r0, #1
 800e0cc:	d1c1      	bne.n	800e052 <_printf_float+0x342>
 800e0ce:	e680      	b.n	800ddd2 <_printf_float+0xc2>
 800e0d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0d2:	2a01      	cmp	r2, #1
 800e0d4:	dc01      	bgt.n	800e0da <_printf_float+0x3ca>
 800e0d6:	07db      	lsls	r3, r3, #31
 800e0d8:	d538      	bpl.n	800e14c <_printf_float+0x43c>
 800e0da:	2301      	movs	r3, #1
 800e0dc:	4642      	mov	r2, r8
 800e0de:	4631      	mov	r1, r6
 800e0e0:	4628      	mov	r0, r5
 800e0e2:	47b8      	blx	r7
 800e0e4:	3001      	adds	r0, #1
 800e0e6:	f43f ae74 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0ea:	ee18 3a10 	vmov	r3, s16
 800e0ee:	4652      	mov	r2, sl
 800e0f0:	4631      	mov	r1, r6
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	47b8      	blx	r7
 800e0f6:	3001      	adds	r0, #1
 800e0f8:	f43f ae6b 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e100:	2200      	movs	r2, #0
 800e102:	2300      	movs	r3, #0
 800e104:	f7f2 fce0 	bl	8000ac8 <__aeabi_dcmpeq>
 800e108:	b9d8      	cbnz	r0, 800e142 <_printf_float+0x432>
 800e10a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e10c:	f108 0201 	add.w	r2, r8, #1
 800e110:	3b01      	subs	r3, #1
 800e112:	4631      	mov	r1, r6
 800e114:	4628      	mov	r0, r5
 800e116:	47b8      	blx	r7
 800e118:	3001      	adds	r0, #1
 800e11a:	d10e      	bne.n	800e13a <_printf_float+0x42a>
 800e11c:	e659      	b.n	800ddd2 <_printf_float+0xc2>
 800e11e:	2301      	movs	r3, #1
 800e120:	4652      	mov	r2, sl
 800e122:	4631      	mov	r1, r6
 800e124:	4628      	mov	r0, r5
 800e126:	47b8      	blx	r7
 800e128:	3001      	adds	r0, #1
 800e12a:	f43f ae52 	beq.w	800ddd2 <_printf_float+0xc2>
 800e12e:	f108 0801 	add.w	r8, r8, #1
 800e132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e134:	3b01      	subs	r3, #1
 800e136:	4543      	cmp	r3, r8
 800e138:	dcf1      	bgt.n	800e11e <_printf_float+0x40e>
 800e13a:	464b      	mov	r3, r9
 800e13c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e140:	e6dc      	b.n	800defc <_printf_float+0x1ec>
 800e142:	f04f 0800 	mov.w	r8, #0
 800e146:	f104 0a1a 	add.w	sl, r4, #26
 800e14a:	e7f2      	b.n	800e132 <_printf_float+0x422>
 800e14c:	2301      	movs	r3, #1
 800e14e:	4642      	mov	r2, r8
 800e150:	e7df      	b.n	800e112 <_printf_float+0x402>
 800e152:	2301      	movs	r3, #1
 800e154:	464a      	mov	r2, r9
 800e156:	4631      	mov	r1, r6
 800e158:	4628      	mov	r0, r5
 800e15a:	47b8      	blx	r7
 800e15c:	3001      	adds	r0, #1
 800e15e:	f43f ae38 	beq.w	800ddd2 <_printf_float+0xc2>
 800e162:	f108 0801 	add.w	r8, r8, #1
 800e166:	68e3      	ldr	r3, [r4, #12]
 800e168:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e16a:	1a5b      	subs	r3, r3, r1
 800e16c:	4543      	cmp	r3, r8
 800e16e:	dcf0      	bgt.n	800e152 <_printf_float+0x442>
 800e170:	e6fa      	b.n	800df68 <_printf_float+0x258>
 800e172:	f04f 0800 	mov.w	r8, #0
 800e176:	f104 0919 	add.w	r9, r4, #25
 800e17a:	e7f4      	b.n	800e166 <_printf_float+0x456>

0800e17c <_printf_common>:
 800e17c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e180:	4616      	mov	r6, r2
 800e182:	4699      	mov	r9, r3
 800e184:	688a      	ldr	r2, [r1, #8]
 800e186:	690b      	ldr	r3, [r1, #16]
 800e188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e18c:	4293      	cmp	r3, r2
 800e18e:	bfb8      	it	lt
 800e190:	4613      	movlt	r3, r2
 800e192:	6033      	str	r3, [r6, #0]
 800e194:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e198:	4607      	mov	r7, r0
 800e19a:	460c      	mov	r4, r1
 800e19c:	b10a      	cbz	r2, 800e1a2 <_printf_common+0x26>
 800e19e:	3301      	adds	r3, #1
 800e1a0:	6033      	str	r3, [r6, #0]
 800e1a2:	6823      	ldr	r3, [r4, #0]
 800e1a4:	0699      	lsls	r1, r3, #26
 800e1a6:	bf42      	ittt	mi
 800e1a8:	6833      	ldrmi	r3, [r6, #0]
 800e1aa:	3302      	addmi	r3, #2
 800e1ac:	6033      	strmi	r3, [r6, #0]
 800e1ae:	6825      	ldr	r5, [r4, #0]
 800e1b0:	f015 0506 	ands.w	r5, r5, #6
 800e1b4:	d106      	bne.n	800e1c4 <_printf_common+0x48>
 800e1b6:	f104 0a19 	add.w	sl, r4, #25
 800e1ba:	68e3      	ldr	r3, [r4, #12]
 800e1bc:	6832      	ldr	r2, [r6, #0]
 800e1be:	1a9b      	subs	r3, r3, r2
 800e1c0:	42ab      	cmp	r3, r5
 800e1c2:	dc26      	bgt.n	800e212 <_printf_common+0x96>
 800e1c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e1c8:	1e13      	subs	r3, r2, #0
 800e1ca:	6822      	ldr	r2, [r4, #0]
 800e1cc:	bf18      	it	ne
 800e1ce:	2301      	movne	r3, #1
 800e1d0:	0692      	lsls	r2, r2, #26
 800e1d2:	d42b      	bmi.n	800e22c <_printf_common+0xb0>
 800e1d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e1d8:	4649      	mov	r1, r9
 800e1da:	4638      	mov	r0, r7
 800e1dc:	47c0      	blx	r8
 800e1de:	3001      	adds	r0, #1
 800e1e0:	d01e      	beq.n	800e220 <_printf_common+0xa4>
 800e1e2:	6823      	ldr	r3, [r4, #0]
 800e1e4:	68e5      	ldr	r5, [r4, #12]
 800e1e6:	6832      	ldr	r2, [r6, #0]
 800e1e8:	f003 0306 	and.w	r3, r3, #6
 800e1ec:	2b04      	cmp	r3, #4
 800e1ee:	bf08      	it	eq
 800e1f0:	1aad      	subeq	r5, r5, r2
 800e1f2:	68a3      	ldr	r3, [r4, #8]
 800e1f4:	6922      	ldr	r2, [r4, #16]
 800e1f6:	bf0c      	ite	eq
 800e1f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1fc:	2500      	movne	r5, #0
 800e1fe:	4293      	cmp	r3, r2
 800e200:	bfc4      	itt	gt
 800e202:	1a9b      	subgt	r3, r3, r2
 800e204:	18ed      	addgt	r5, r5, r3
 800e206:	2600      	movs	r6, #0
 800e208:	341a      	adds	r4, #26
 800e20a:	42b5      	cmp	r5, r6
 800e20c:	d11a      	bne.n	800e244 <_printf_common+0xc8>
 800e20e:	2000      	movs	r0, #0
 800e210:	e008      	b.n	800e224 <_printf_common+0xa8>
 800e212:	2301      	movs	r3, #1
 800e214:	4652      	mov	r2, sl
 800e216:	4649      	mov	r1, r9
 800e218:	4638      	mov	r0, r7
 800e21a:	47c0      	blx	r8
 800e21c:	3001      	adds	r0, #1
 800e21e:	d103      	bne.n	800e228 <_printf_common+0xac>
 800e220:	f04f 30ff 	mov.w	r0, #4294967295
 800e224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e228:	3501      	adds	r5, #1
 800e22a:	e7c6      	b.n	800e1ba <_printf_common+0x3e>
 800e22c:	18e1      	adds	r1, r4, r3
 800e22e:	1c5a      	adds	r2, r3, #1
 800e230:	2030      	movs	r0, #48	; 0x30
 800e232:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e236:	4422      	add	r2, r4
 800e238:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e23c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e240:	3302      	adds	r3, #2
 800e242:	e7c7      	b.n	800e1d4 <_printf_common+0x58>
 800e244:	2301      	movs	r3, #1
 800e246:	4622      	mov	r2, r4
 800e248:	4649      	mov	r1, r9
 800e24a:	4638      	mov	r0, r7
 800e24c:	47c0      	blx	r8
 800e24e:	3001      	adds	r0, #1
 800e250:	d0e6      	beq.n	800e220 <_printf_common+0xa4>
 800e252:	3601      	adds	r6, #1
 800e254:	e7d9      	b.n	800e20a <_printf_common+0x8e>
	...

0800e258 <_printf_i>:
 800e258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e25c:	7e0f      	ldrb	r7, [r1, #24]
 800e25e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e260:	2f78      	cmp	r7, #120	; 0x78
 800e262:	4691      	mov	r9, r2
 800e264:	4680      	mov	r8, r0
 800e266:	460c      	mov	r4, r1
 800e268:	469a      	mov	sl, r3
 800e26a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e26e:	d807      	bhi.n	800e280 <_printf_i+0x28>
 800e270:	2f62      	cmp	r7, #98	; 0x62
 800e272:	d80a      	bhi.n	800e28a <_printf_i+0x32>
 800e274:	2f00      	cmp	r7, #0
 800e276:	f000 80d8 	beq.w	800e42a <_printf_i+0x1d2>
 800e27a:	2f58      	cmp	r7, #88	; 0x58
 800e27c:	f000 80a3 	beq.w	800e3c6 <_printf_i+0x16e>
 800e280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e288:	e03a      	b.n	800e300 <_printf_i+0xa8>
 800e28a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e28e:	2b15      	cmp	r3, #21
 800e290:	d8f6      	bhi.n	800e280 <_printf_i+0x28>
 800e292:	a101      	add	r1, pc, #4	; (adr r1, 800e298 <_printf_i+0x40>)
 800e294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e298:	0800e2f1 	.word	0x0800e2f1
 800e29c:	0800e305 	.word	0x0800e305
 800e2a0:	0800e281 	.word	0x0800e281
 800e2a4:	0800e281 	.word	0x0800e281
 800e2a8:	0800e281 	.word	0x0800e281
 800e2ac:	0800e281 	.word	0x0800e281
 800e2b0:	0800e305 	.word	0x0800e305
 800e2b4:	0800e281 	.word	0x0800e281
 800e2b8:	0800e281 	.word	0x0800e281
 800e2bc:	0800e281 	.word	0x0800e281
 800e2c0:	0800e281 	.word	0x0800e281
 800e2c4:	0800e411 	.word	0x0800e411
 800e2c8:	0800e335 	.word	0x0800e335
 800e2cc:	0800e3f3 	.word	0x0800e3f3
 800e2d0:	0800e281 	.word	0x0800e281
 800e2d4:	0800e281 	.word	0x0800e281
 800e2d8:	0800e433 	.word	0x0800e433
 800e2dc:	0800e281 	.word	0x0800e281
 800e2e0:	0800e335 	.word	0x0800e335
 800e2e4:	0800e281 	.word	0x0800e281
 800e2e8:	0800e281 	.word	0x0800e281
 800e2ec:	0800e3fb 	.word	0x0800e3fb
 800e2f0:	682b      	ldr	r3, [r5, #0]
 800e2f2:	1d1a      	adds	r2, r3, #4
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	602a      	str	r2, [r5, #0]
 800e2f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e300:	2301      	movs	r3, #1
 800e302:	e0a3      	b.n	800e44c <_printf_i+0x1f4>
 800e304:	6820      	ldr	r0, [r4, #0]
 800e306:	6829      	ldr	r1, [r5, #0]
 800e308:	0606      	lsls	r6, r0, #24
 800e30a:	f101 0304 	add.w	r3, r1, #4
 800e30e:	d50a      	bpl.n	800e326 <_printf_i+0xce>
 800e310:	680e      	ldr	r6, [r1, #0]
 800e312:	602b      	str	r3, [r5, #0]
 800e314:	2e00      	cmp	r6, #0
 800e316:	da03      	bge.n	800e320 <_printf_i+0xc8>
 800e318:	232d      	movs	r3, #45	; 0x2d
 800e31a:	4276      	negs	r6, r6
 800e31c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e320:	485e      	ldr	r0, [pc, #376]	; (800e49c <_printf_i+0x244>)
 800e322:	230a      	movs	r3, #10
 800e324:	e019      	b.n	800e35a <_printf_i+0x102>
 800e326:	680e      	ldr	r6, [r1, #0]
 800e328:	602b      	str	r3, [r5, #0]
 800e32a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e32e:	bf18      	it	ne
 800e330:	b236      	sxthne	r6, r6
 800e332:	e7ef      	b.n	800e314 <_printf_i+0xbc>
 800e334:	682b      	ldr	r3, [r5, #0]
 800e336:	6820      	ldr	r0, [r4, #0]
 800e338:	1d19      	adds	r1, r3, #4
 800e33a:	6029      	str	r1, [r5, #0]
 800e33c:	0601      	lsls	r1, r0, #24
 800e33e:	d501      	bpl.n	800e344 <_printf_i+0xec>
 800e340:	681e      	ldr	r6, [r3, #0]
 800e342:	e002      	b.n	800e34a <_printf_i+0xf2>
 800e344:	0646      	lsls	r6, r0, #25
 800e346:	d5fb      	bpl.n	800e340 <_printf_i+0xe8>
 800e348:	881e      	ldrh	r6, [r3, #0]
 800e34a:	4854      	ldr	r0, [pc, #336]	; (800e49c <_printf_i+0x244>)
 800e34c:	2f6f      	cmp	r7, #111	; 0x6f
 800e34e:	bf0c      	ite	eq
 800e350:	2308      	moveq	r3, #8
 800e352:	230a      	movne	r3, #10
 800e354:	2100      	movs	r1, #0
 800e356:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e35a:	6865      	ldr	r5, [r4, #4]
 800e35c:	60a5      	str	r5, [r4, #8]
 800e35e:	2d00      	cmp	r5, #0
 800e360:	bfa2      	ittt	ge
 800e362:	6821      	ldrge	r1, [r4, #0]
 800e364:	f021 0104 	bicge.w	r1, r1, #4
 800e368:	6021      	strge	r1, [r4, #0]
 800e36a:	b90e      	cbnz	r6, 800e370 <_printf_i+0x118>
 800e36c:	2d00      	cmp	r5, #0
 800e36e:	d04d      	beq.n	800e40c <_printf_i+0x1b4>
 800e370:	4615      	mov	r5, r2
 800e372:	fbb6 f1f3 	udiv	r1, r6, r3
 800e376:	fb03 6711 	mls	r7, r3, r1, r6
 800e37a:	5dc7      	ldrb	r7, [r0, r7]
 800e37c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e380:	4637      	mov	r7, r6
 800e382:	42bb      	cmp	r3, r7
 800e384:	460e      	mov	r6, r1
 800e386:	d9f4      	bls.n	800e372 <_printf_i+0x11a>
 800e388:	2b08      	cmp	r3, #8
 800e38a:	d10b      	bne.n	800e3a4 <_printf_i+0x14c>
 800e38c:	6823      	ldr	r3, [r4, #0]
 800e38e:	07de      	lsls	r6, r3, #31
 800e390:	d508      	bpl.n	800e3a4 <_printf_i+0x14c>
 800e392:	6923      	ldr	r3, [r4, #16]
 800e394:	6861      	ldr	r1, [r4, #4]
 800e396:	4299      	cmp	r1, r3
 800e398:	bfde      	ittt	le
 800e39a:	2330      	movle	r3, #48	; 0x30
 800e39c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e3a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e3a4:	1b52      	subs	r2, r2, r5
 800e3a6:	6122      	str	r2, [r4, #16]
 800e3a8:	f8cd a000 	str.w	sl, [sp]
 800e3ac:	464b      	mov	r3, r9
 800e3ae:	aa03      	add	r2, sp, #12
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4640      	mov	r0, r8
 800e3b4:	f7ff fee2 	bl	800e17c <_printf_common>
 800e3b8:	3001      	adds	r0, #1
 800e3ba:	d14c      	bne.n	800e456 <_printf_i+0x1fe>
 800e3bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e3c0:	b004      	add	sp, #16
 800e3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3c6:	4835      	ldr	r0, [pc, #212]	; (800e49c <_printf_i+0x244>)
 800e3c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e3cc:	6829      	ldr	r1, [r5, #0]
 800e3ce:	6823      	ldr	r3, [r4, #0]
 800e3d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800e3d4:	6029      	str	r1, [r5, #0]
 800e3d6:	061d      	lsls	r5, r3, #24
 800e3d8:	d514      	bpl.n	800e404 <_printf_i+0x1ac>
 800e3da:	07df      	lsls	r7, r3, #31
 800e3dc:	bf44      	itt	mi
 800e3de:	f043 0320 	orrmi.w	r3, r3, #32
 800e3e2:	6023      	strmi	r3, [r4, #0]
 800e3e4:	b91e      	cbnz	r6, 800e3ee <_printf_i+0x196>
 800e3e6:	6823      	ldr	r3, [r4, #0]
 800e3e8:	f023 0320 	bic.w	r3, r3, #32
 800e3ec:	6023      	str	r3, [r4, #0]
 800e3ee:	2310      	movs	r3, #16
 800e3f0:	e7b0      	b.n	800e354 <_printf_i+0xfc>
 800e3f2:	6823      	ldr	r3, [r4, #0]
 800e3f4:	f043 0320 	orr.w	r3, r3, #32
 800e3f8:	6023      	str	r3, [r4, #0]
 800e3fa:	2378      	movs	r3, #120	; 0x78
 800e3fc:	4828      	ldr	r0, [pc, #160]	; (800e4a0 <_printf_i+0x248>)
 800e3fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e402:	e7e3      	b.n	800e3cc <_printf_i+0x174>
 800e404:	0659      	lsls	r1, r3, #25
 800e406:	bf48      	it	mi
 800e408:	b2b6      	uxthmi	r6, r6
 800e40a:	e7e6      	b.n	800e3da <_printf_i+0x182>
 800e40c:	4615      	mov	r5, r2
 800e40e:	e7bb      	b.n	800e388 <_printf_i+0x130>
 800e410:	682b      	ldr	r3, [r5, #0]
 800e412:	6826      	ldr	r6, [r4, #0]
 800e414:	6961      	ldr	r1, [r4, #20]
 800e416:	1d18      	adds	r0, r3, #4
 800e418:	6028      	str	r0, [r5, #0]
 800e41a:	0635      	lsls	r5, r6, #24
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	d501      	bpl.n	800e424 <_printf_i+0x1cc>
 800e420:	6019      	str	r1, [r3, #0]
 800e422:	e002      	b.n	800e42a <_printf_i+0x1d2>
 800e424:	0670      	lsls	r0, r6, #25
 800e426:	d5fb      	bpl.n	800e420 <_printf_i+0x1c8>
 800e428:	8019      	strh	r1, [r3, #0]
 800e42a:	2300      	movs	r3, #0
 800e42c:	6123      	str	r3, [r4, #16]
 800e42e:	4615      	mov	r5, r2
 800e430:	e7ba      	b.n	800e3a8 <_printf_i+0x150>
 800e432:	682b      	ldr	r3, [r5, #0]
 800e434:	1d1a      	adds	r2, r3, #4
 800e436:	602a      	str	r2, [r5, #0]
 800e438:	681d      	ldr	r5, [r3, #0]
 800e43a:	6862      	ldr	r2, [r4, #4]
 800e43c:	2100      	movs	r1, #0
 800e43e:	4628      	mov	r0, r5
 800e440:	f7f1 fece 	bl	80001e0 <memchr>
 800e444:	b108      	cbz	r0, 800e44a <_printf_i+0x1f2>
 800e446:	1b40      	subs	r0, r0, r5
 800e448:	6060      	str	r0, [r4, #4]
 800e44a:	6863      	ldr	r3, [r4, #4]
 800e44c:	6123      	str	r3, [r4, #16]
 800e44e:	2300      	movs	r3, #0
 800e450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e454:	e7a8      	b.n	800e3a8 <_printf_i+0x150>
 800e456:	6923      	ldr	r3, [r4, #16]
 800e458:	462a      	mov	r2, r5
 800e45a:	4649      	mov	r1, r9
 800e45c:	4640      	mov	r0, r8
 800e45e:	47d0      	blx	sl
 800e460:	3001      	adds	r0, #1
 800e462:	d0ab      	beq.n	800e3bc <_printf_i+0x164>
 800e464:	6823      	ldr	r3, [r4, #0]
 800e466:	079b      	lsls	r3, r3, #30
 800e468:	d413      	bmi.n	800e492 <_printf_i+0x23a>
 800e46a:	68e0      	ldr	r0, [r4, #12]
 800e46c:	9b03      	ldr	r3, [sp, #12]
 800e46e:	4298      	cmp	r0, r3
 800e470:	bfb8      	it	lt
 800e472:	4618      	movlt	r0, r3
 800e474:	e7a4      	b.n	800e3c0 <_printf_i+0x168>
 800e476:	2301      	movs	r3, #1
 800e478:	4632      	mov	r2, r6
 800e47a:	4649      	mov	r1, r9
 800e47c:	4640      	mov	r0, r8
 800e47e:	47d0      	blx	sl
 800e480:	3001      	adds	r0, #1
 800e482:	d09b      	beq.n	800e3bc <_printf_i+0x164>
 800e484:	3501      	adds	r5, #1
 800e486:	68e3      	ldr	r3, [r4, #12]
 800e488:	9903      	ldr	r1, [sp, #12]
 800e48a:	1a5b      	subs	r3, r3, r1
 800e48c:	42ab      	cmp	r3, r5
 800e48e:	dcf2      	bgt.n	800e476 <_printf_i+0x21e>
 800e490:	e7eb      	b.n	800e46a <_printf_i+0x212>
 800e492:	2500      	movs	r5, #0
 800e494:	f104 0619 	add.w	r6, r4, #25
 800e498:	e7f5      	b.n	800e486 <_printf_i+0x22e>
 800e49a:	bf00      	nop
 800e49c:	08013a0a 	.word	0x08013a0a
 800e4a0:	08013a1b 	.word	0x08013a1b

0800e4a4 <_scanf_float>:
 800e4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4a8:	b087      	sub	sp, #28
 800e4aa:	4617      	mov	r7, r2
 800e4ac:	9303      	str	r3, [sp, #12]
 800e4ae:	688b      	ldr	r3, [r1, #8]
 800e4b0:	1e5a      	subs	r2, r3, #1
 800e4b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e4b6:	bf83      	ittte	hi
 800e4b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e4bc:	195b      	addhi	r3, r3, r5
 800e4be:	9302      	strhi	r3, [sp, #8]
 800e4c0:	2300      	movls	r3, #0
 800e4c2:	bf86      	itte	hi
 800e4c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e4c8:	608b      	strhi	r3, [r1, #8]
 800e4ca:	9302      	strls	r3, [sp, #8]
 800e4cc:	680b      	ldr	r3, [r1, #0]
 800e4ce:	468b      	mov	fp, r1
 800e4d0:	2500      	movs	r5, #0
 800e4d2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e4d6:	f84b 3b1c 	str.w	r3, [fp], #28
 800e4da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e4de:	4680      	mov	r8, r0
 800e4e0:	460c      	mov	r4, r1
 800e4e2:	465e      	mov	r6, fp
 800e4e4:	46aa      	mov	sl, r5
 800e4e6:	46a9      	mov	r9, r5
 800e4e8:	9501      	str	r5, [sp, #4]
 800e4ea:	68a2      	ldr	r2, [r4, #8]
 800e4ec:	b152      	cbz	r2, 800e504 <_scanf_float+0x60>
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	2b4e      	cmp	r3, #78	; 0x4e
 800e4f4:	d864      	bhi.n	800e5c0 <_scanf_float+0x11c>
 800e4f6:	2b40      	cmp	r3, #64	; 0x40
 800e4f8:	d83c      	bhi.n	800e574 <_scanf_float+0xd0>
 800e4fa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e4fe:	b2c8      	uxtb	r0, r1
 800e500:	280e      	cmp	r0, #14
 800e502:	d93a      	bls.n	800e57a <_scanf_float+0xd6>
 800e504:	f1b9 0f00 	cmp.w	r9, #0
 800e508:	d003      	beq.n	800e512 <_scanf_float+0x6e>
 800e50a:	6823      	ldr	r3, [r4, #0]
 800e50c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e510:	6023      	str	r3, [r4, #0]
 800e512:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e516:	f1ba 0f01 	cmp.w	sl, #1
 800e51a:	f200 8113 	bhi.w	800e744 <_scanf_float+0x2a0>
 800e51e:	455e      	cmp	r6, fp
 800e520:	f200 8105 	bhi.w	800e72e <_scanf_float+0x28a>
 800e524:	2501      	movs	r5, #1
 800e526:	4628      	mov	r0, r5
 800e528:	b007      	add	sp, #28
 800e52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e52e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e532:	2a0d      	cmp	r2, #13
 800e534:	d8e6      	bhi.n	800e504 <_scanf_float+0x60>
 800e536:	a101      	add	r1, pc, #4	; (adr r1, 800e53c <_scanf_float+0x98>)
 800e538:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e53c:	0800e67b 	.word	0x0800e67b
 800e540:	0800e505 	.word	0x0800e505
 800e544:	0800e505 	.word	0x0800e505
 800e548:	0800e505 	.word	0x0800e505
 800e54c:	0800e6db 	.word	0x0800e6db
 800e550:	0800e6b3 	.word	0x0800e6b3
 800e554:	0800e505 	.word	0x0800e505
 800e558:	0800e505 	.word	0x0800e505
 800e55c:	0800e689 	.word	0x0800e689
 800e560:	0800e505 	.word	0x0800e505
 800e564:	0800e505 	.word	0x0800e505
 800e568:	0800e505 	.word	0x0800e505
 800e56c:	0800e505 	.word	0x0800e505
 800e570:	0800e641 	.word	0x0800e641
 800e574:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e578:	e7db      	b.n	800e532 <_scanf_float+0x8e>
 800e57a:	290e      	cmp	r1, #14
 800e57c:	d8c2      	bhi.n	800e504 <_scanf_float+0x60>
 800e57e:	a001      	add	r0, pc, #4	; (adr r0, 800e584 <_scanf_float+0xe0>)
 800e580:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e584:	0800e633 	.word	0x0800e633
 800e588:	0800e505 	.word	0x0800e505
 800e58c:	0800e633 	.word	0x0800e633
 800e590:	0800e6c7 	.word	0x0800e6c7
 800e594:	0800e505 	.word	0x0800e505
 800e598:	0800e5e1 	.word	0x0800e5e1
 800e59c:	0800e61d 	.word	0x0800e61d
 800e5a0:	0800e61d 	.word	0x0800e61d
 800e5a4:	0800e61d 	.word	0x0800e61d
 800e5a8:	0800e61d 	.word	0x0800e61d
 800e5ac:	0800e61d 	.word	0x0800e61d
 800e5b0:	0800e61d 	.word	0x0800e61d
 800e5b4:	0800e61d 	.word	0x0800e61d
 800e5b8:	0800e61d 	.word	0x0800e61d
 800e5bc:	0800e61d 	.word	0x0800e61d
 800e5c0:	2b6e      	cmp	r3, #110	; 0x6e
 800e5c2:	d809      	bhi.n	800e5d8 <_scanf_float+0x134>
 800e5c4:	2b60      	cmp	r3, #96	; 0x60
 800e5c6:	d8b2      	bhi.n	800e52e <_scanf_float+0x8a>
 800e5c8:	2b54      	cmp	r3, #84	; 0x54
 800e5ca:	d077      	beq.n	800e6bc <_scanf_float+0x218>
 800e5cc:	2b59      	cmp	r3, #89	; 0x59
 800e5ce:	d199      	bne.n	800e504 <_scanf_float+0x60>
 800e5d0:	2d07      	cmp	r5, #7
 800e5d2:	d197      	bne.n	800e504 <_scanf_float+0x60>
 800e5d4:	2508      	movs	r5, #8
 800e5d6:	e029      	b.n	800e62c <_scanf_float+0x188>
 800e5d8:	2b74      	cmp	r3, #116	; 0x74
 800e5da:	d06f      	beq.n	800e6bc <_scanf_float+0x218>
 800e5dc:	2b79      	cmp	r3, #121	; 0x79
 800e5de:	e7f6      	b.n	800e5ce <_scanf_float+0x12a>
 800e5e0:	6821      	ldr	r1, [r4, #0]
 800e5e2:	05c8      	lsls	r0, r1, #23
 800e5e4:	d51a      	bpl.n	800e61c <_scanf_float+0x178>
 800e5e6:	9b02      	ldr	r3, [sp, #8]
 800e5e8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e5ec:	6021      	str	r1, [r4, #0]
 800e5ee:	f109 0901 	add.w	r9, r9, #1
 800e5f2:	b11b      	cbz	r3, 800e5fc <_scanf_float+0x158>
 800e5f4:	3b01      	subs	r3, #1
 800e5f6:	3201      	adds	r2, #1
 800e5f8:	9302      	str	r3, [sp, #8]
 800e5fa:	60a2      	str	r2, [r4, #8]
 800e5fc:	68a3      	ldr	r3, [r4, #8]
 800e5fe:	3b01      	subs	r3, #1
 800e600:	60a3      	str	r3, [r4, #8]
 800e602:	6923      	ldr	r3, [r4, #16]
 800e604:	3301      	adds	r3, #1
 800e606:	6123      	str	r3, [r4, #16]
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	3b01      	subs	r3, #1
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	607b      	str	r3, [r7, #4]
 800e610:	f340 8084 	ble.w	800e71c <_scanf_float+0x278>
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	3301      	adds	r3, #1
 800e618:	603b      	str	r3, [r7, #0]
 800e61a:	e766      	b.n	800e4ea <_scanf_float+0x46>
 800e61c:	eb1a 0f05 	cmn.w	sl, r5
 800e620:	f47f af70 	bne.w	800e504 <_scanf_float+0x60>
 800e624:	6822      	ldr	r2, [r4, #0]
 800e626:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e62a:	6022      	str	r2, [r4, #0]
 800e62c:	f806 3b01 	strb.w	r3, [r6], #1
 800e630:	e7e4      	b.n	800e5fc <_scanf_float+0x158>
 800e632:	6822      	ldr	r2, [r4, #0]
 800e634:	0610      	lsls	r0, r2, #24
 800e636:	f57f af65 	bpl.w	800e504 <_scanf_float+0x60>
 800e63a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e63e:	e7f4      	b.n	800e62a <_scanf_float+0x186>
 800e640:	f1ba 0f00 	cmp.w	sl, #0
 800e644:	d10e      	bne.n	800e664 <_scanf_float+0x1c0>
 800e646:	f1b9 0f00 	cmp.w	r9, #0
 800e64a:	d10e      	bne.n	800e66a <_scanf_float+0x1c6>
 800e64c:	6822      	ldr	r2, [r4, #0]
 800e64e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e652:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e656:	d108      	bne.n	800e66a <_scanf_float+0x1c6>
 800e658:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e65c:	6022      	str	r2, [r4, #0]
 800e65e:	f04f 0a01 	mov.w	sl, #1
 800e662:	e7e3      	b.n	800e62c <_scanf_float+0x188>
 800e664:	f1ba 0f02 	cmp.w	sl, #2
 800e668:	d055      	beq.n	800e716 <_scanf_float+0x272>
 800e66a:	2d01      	cmp	r5, #1
 800e66c:	d002      	beq.n	800e674 <_scanf_float+0x1d0>
 800e66e:	2d04      	cmp	r5, #4
 800e670:	f47f af48 	bne.w	800e504 <_scanf_float+0x60>
 800e674:	3501      	adds	r5, #1
 800e676:	b2ed      	uxtb	r5, r5
 800e678:	e7d8      	b.n	800e62c <_scanf_float+0x188>
 800e67a:	f1ba 0f01 	cmp.w	sl, #1
 800e67e:	f47f af41 	bne.w	800e504 <_scanf_float+0x60>
 800e682:	f04f 0a02 	mov.w	sl, #2
 800e686:	e7d1      	b.n	800e62c <_scanf_float+0x188>
 800e688:	b97d      	cbnz	r5, 800e6aa <_scanf_float+0x206>
 800e68a:	f1b9 0f00 	cmp.w	r9, #0
 800e68e:	f47f af3c 	bne.w	800e50a <_scanf_float+0x66>
 800e692:	6822      	ldr	r2, [r4, #0]
 800e694:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e698:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e69c:	f47f af39 	bne.w	800e512 <_scanf_float+0x6e>
 800e6a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e6a4:	6022      	str	r2, [r4, #0]
 800e6a6:	2501      	movs	r5, #1
 800e6a8:	e7c0      	b.n	800e62c <_scanf_float+0x188>
 800e6aa:	2d03      	cmp	r5, #3
 800e6ac:	d0e2      	beq.n	800e674 <_scanf_float+0x1d0>
 800e6ae:	2d05      	cmp	r5, #5
 800e6b0:	e7de      	b.n	800e670 <_scanf_float+0x1cc>
 800e6b2:	2d02      	cmp	r5, #2
 800e6b4:	f47f af26 	bne.w	800e504 <_scanf_float+0x60>
 800e6b8:	2503      	movs	r5, #3
 800e6ba:	e7b7      	b.n	800e62c <_scanf_float+0x188>
 800e6bc:	2d06      	cmp	r5, #6
 800e6be:	f47f af21 	bne.w	800e504 <_scanf_float+0x60>
 800e6c2:	2507      	movs	r5, #7
 800e6c4:	e7b2      	b.n	800e62c <_scanf_float+0x188>
 800e6c6:	6822      	ldr	r2, [r4, #0]
 800e6c8:	0591      	lsls	r1, r2, #22
 800e6ca:	f57f af1b 	bpl.w	800e504 <_scanf_float+0x60>
 800e6ce:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e6d2:	6022      	str	r2, [r4, #0]
 800e6d4:	f8cd 9004 	str.w	r9, [sp, #4]
 800e6d8:	e7a8      	b.n	800e62c <_scanf_float+0x188>
 800e6da:	6822      	ldr	r2, [r4, #0]
 800e6dc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e6e0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e6e4:	d006      	beq.n	800e6f4 <_scanf_float+0x250>
 800e6e6:	0550      	lsls	r0, r2, #21
 800e6e8:	f57f af0c 	bpl.w	800e504 <_scanf_float+0x60>
 800e6ec:	f1b9 0f00 	cmp.w	r9, #0
 800e6f0:	f43f af0f 	beq.w	800e512 <_scanf_float+0x6e>
 800e6f4:	0591      	lsls	r1, r2, #22
 800e6f6:	bf58      	it	pl
 800e6f8:	9901      	ldrpl	r1, [sp, #4]
 800e6fa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e6fe:	bf58      	it	pl
 800e700:	eba9 0101 	subpl.w	r1, r9, r1
 800e704:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e708:	bf58      	it	pl
 800e70a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e70e:	6022      	str	r2, [r4, #0]
 800e710:	f04f 0900 	mov.w	r9, #0
 800e714:	e78a      	b.n	800e62c <_scanf_float+0x188>
 800e716:	f04f 0a03 	mov.w	sl, #3
 800e71a:	e787      	b.n	800e62c <_scanf_float+0x188>
 800e71c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e720:	4639      	mov	r1, r7
 800e722:	4640      	mov	r0, r8
 800e724:	4798      	blx	r3
 800e726:	2800      	cmp	r0, #0
 800e728:	f43f aedf 	beq.w	800e4ea <_scanf_float+0x46>
 800e72c:	e6ea      	b.n	800e504 <_scanf_float+0x60>
 800e72e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e732:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e736:	463a      	mov	r2, r7
 800e738:	4640      	mov	r0, r8
 800e73a:	4798      	blx	r3
 800e73c:	6923      	ldr	r3, [r4, #16]
 800e73e:	3b01      	subs	r3, #1
 800e740:	6123      	str	r3, [r4, #16]
 800e742:	e6ec      	b.n	800e51e <_scanf_float+0x7a>
 800e744:	1e6b      	subs	r3, r5, #1
 800e746:	2b06      	cmp	r3, #6
 800e748:	d825      	bhi.n	800e796 <_scanf_float+0x2f2>
 800e74a:	2d02      	cmp	r5, #2
 800e74c:	d836      	bhi.n	800e7bc <_scanf_float+0x318>
 800e74e:	455e      	cmp	r6, fp
 800e750:	f67f aee8 	bls.w	800e524 <_scanf_float+0x80>
 800e754:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e758:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e75c:	463a      	mov	r2, r7
 800e75e:	4640      	mov	r0, r8
 800e760:	4798      	blx	r3
 800e762:	6923      	ldr	r3, [r4, #16]
 800e764:	3b01      	subs	r3, #1
 800e766:	6123      	str	r3, [r4, #16]
 800e768:	e7f1      	b.n	800e74e <_scanf_float+0x2aa>
 800e76a:	9802      	ldr	r0, [sp, #8]
 800e76c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e770:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e774:	9002      	str	r0, [sp, #8]
 800e776:	463a      	mov	r2, r7
 800e778:	4640      	mov	r0, r8
 800e77a:	4798      	blx	r3
 800e77c:	6923      	ldr	r3, [r4, #16]
 800e77e:	3b01      	subs	r3, #1
 800e780:	6123      	str	r3, [r4, #16]
 800e782:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e786:	fa5f fa8a 	uxtb.w	sl, sl
 800e78a:	f1ba 0f02 	cmp.w	sl, #2
 800e78e:	d1ec      	bne.n	800e76a <_scanf_float+0x2c6>
 800e790:	3d03      	subs	r5, #3
 800e792:	b2ed      	uxtb	r5, r5
 800e794:	1b76      	subs	r6, r6, r5
 800e796:	6823      	ldr	r3, [r4, #0]
 800e798:	05da      	lsls	r2, r3, #23
 800e79a:	d52f      	bpl.n	800e7fc <_scanf_float+0x358>
 800e79c:	055b      	lsls	r3, r3, #21
 800e79e:	d510      	bpl.n	800e7c2 <_scanf_float+0x31e>
 800e7a0:	455e      	cmp	r6, fp
 800e7a2:	f67f aebf 	bls.w	800e524 <_scanf_float+0x80>
 800e7a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e7ae:	463a      	mov	r2, r7
 800e7b0:	4640      	mov	r0, r8
 800e7b2:	4798      	blx	r3
 800e7b4:	6923      	ldr	r3, [r4, #16]
 800e7b6:	3b01      	subs	r3, #1
 800e7b8:	6123      	str	r3, [r4, #16]
 800e7ba:	e7f1      	b.n	800e7a0 <_scanf_float+0x2fc>
 800e7bc:	46aa      	mov	sl, r5
 800e7be:	9602      	str	r6, [sp, #8]
 800e7c0:	e7df      	b.n	800e782 <_scanf_float+0x2de>
 800e7c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e7c6:	6923      	ldr	r3, [r4, #16]
 800e7c8:	2965      	cmp	r1, #101	; 0x65
 800e7ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800e7ce:	f106 35ff 	add.w	r5, r6, #4294967295
 800e7d2:	6123      	str	r3, [r4, #16]
 800e7d4:	d00c      	beq.n	800e7f0 <_scanf_float+0x34c>
 800e7d6:	2945      	cmp	r1, #69	; 0x45
 800e7d8:	d00a      	beq.n	800e7f0 <_scanf_float+0x34c>
 800e7da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7de:	463a      	mov	r2, r7
 800e7e0:	4640      	mov	r0, r8
 800e7e2:	4798      	blx	r3
 800e7e4:	6923      	ldr	r3, [r4, #16]
 800e7e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e7ea:	3b01      	subs	r3, #1
 800e7ec:	1eb5      	subs	r5, r6, #2
 800e7ee:	6123      	str	r3, [r4, #16]
 800e7f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7f4:	463a      	mov	r2, r7
 800e7f6:	4640      	mov	r0, r8
 800e7f8:	4798      	blx	r3
 800e7fa:	462e      	mov	r6, r5
 800e7fc:	6825      	ldr	r5, [r4, #0]
 800e7fe:	f015 0510 	ands.w	r5, r5, #16
 800e802:	d159      	bne.n	800e8b8 <_scanf_float+0x414>
 800e804:	7035      	strb	r5, [r6, #0]
 800e806:	6823      	ldr	r3, [r4, #0]
 800e808:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e80c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e810:	d11b      	bne.n	800e84a <_scanf_float+0x3a6>
 800e812:	9b01      	ldr	r3, [sp, #4]
 800e814:	454b      	cmp	r3, r9
 800e816:	eba3 0209 	sub.w	r2, r3, r9
 800e81a:	d123      	bne.n	800e864 <_scanf_float+0x3c0>
 800e81c:	2200      	movs	r2, #0
 800e81e:	4659      	mov	r1, fp
 800e820:	4640      	mov	r0, r8
 800e822:	f000 fe97 	bl	800f554 <_strtod_r>
 800e826:	6822      	ldr	r2, [r4, #0]
 800e828:	9b03      	ldr	r3, [sp, #12]
 800e82a:	f012 0f02 	tst.w	r2, #2
 800e82e:	ec57 6b10 	vmov	r6, r7, d0
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	d021      	beq.n	800e87a <_scanf_float+0x3d6>
 800e836:	9903      	ldr	r1, [sp, #12]
 800e838:	1d1a      	adds	r2, r3, #4
 800e83a:	600a      	str	r2, [r1, #0]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	e9c3 6700 	strd	r6, r7, [r3]
 800e842:	68e3      	ldr	r3, [r4, #12]
 800e844:	3301      	adds	r3, #1
 800e846:	60e3      	str	r3, [r4, #12]
 800e848:	e66d      	b.n	800e526 <_scanf_float+0x82>
 800e84a:	9b04      	ldr	r3, [sp, #16]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d0e5      	beq.n	800e81c <_scanf_float+0x378>
 800e850:	9905      	ldr	r1, [sp, #20]
 800e852:	230a      	movs	r3, #10
 800e854:	462a      	mov	r2, r5
 800e856:	3101      	adds	r1, #1
 800e858:	4640      	mov	r0, r8
 800e85a:	f000 ff03 	bl	800f664 <_strtol_r>
 800e85e:	9b04      	ldr	r3, [sp, #16]
 800e860:	9e05      	ldr	r6, [sp, #20]
 800e862:	1ac2      	subs	r2, r0, r3
 800e864:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e868:	429e      	cmp	r6, r3
 800e86a:	bf28      	it	cs
 800e86c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e870:	4912      	ldr	r1, [pc, #72]	; (800e8bc <_scanf_float+0x418>)
 800e872:	4630      	mov	r0, r6
 800e874:	f000 f82c 	bl	800e8d0 <siprintf>
 800e878:	e7d0      	b.n	800e81c <_scanf_float+0x378>
 800e87a:	9903      	ldr	r1, [sp, #12]
 800e87c:	f012 0f04 	tst.w	r2, #4
 800e880:	f103 0204 	add.w	r2, r3, #4
 800e884:	600a      	str	r2, [r1, #0]
 800e886:	d1d9      	bne.n	800e83c <_scanf_float+0x398>
 800e888:	f8d3 8000 	ldr.w	r8, [r3]
 800e88c:	ee10 2a10 	vmov	r2, s0
 800e890:	ee10 0a10 	vmov	r0, s0
 800e894:	463b      	mov	r3, r7
 800e896:	4639      	mov	r1, r7
 800e898:	f7f2 f948 	bl	8000b2c <__aeabi_dcmpun>
 800e89c:	b128      	cbz	r0, 800e8aa <_scanf_float+0x406>
 800e89e:	4808      	ldr	r0, [pc, #32]	; (800e8c0 <_scanf_float+0x41c>)
 800e8a0:	f000 f810 	bl	800e8c4 <nanf>
 800e8a4:	ed88 0a00 	vstr	s0, [r8]
 800e8a8:	e7cb      	b.n	800e842 <_scanf_float+0x39e>
 800e8aa:	4630      	mov	r0, r6
 800e8ac:	4639      	mov	r1, r7
 800e8ae:	f7f2 f99b 	bl	8000be8 <__aeabi_d2f>
 800e8b2:	f8c8 0000 	str.w	r0, [r8]
 800e8b6:	e7c4      	b.n	800e842 <_scanf_float+0x39e>
 800e8b8:	2500      	movs	r5, #0
 800e8ba:	e634      	b.n	800e526 <_scanf_float+0x82>
 800e8bc:	08013a2c 	.word	0x08013a2c
 800e8c0:	08013e38 	.word	0x08013e38

0800e8c4 <nanf>:
 800e8c4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e8cc <nanf+0x8>
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	7fc00000 	.word	0x7fc00000

0800e8d0 <siprintf>:
 800e8d0:	b40e      	push	{r1, r2, r3}
 800e8d2:	b500      	push	{lr}
 800e8d4:	b09c      	sub	sp, #112	; 0x70
 800e8d6:	ab1d      	add	r3, sp, #116	; 0x74
 800e8d8:	9002      	str	r0, [sp, #8]
 800e8da:	9006      	str	r0, [sp, #24]
 800e8dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e8e0:	4809      	ldr	r0, [pc, #36]	; (800e908 <siprintf+0x38>)
 800e8e2:	9107      	str	r1, [sp, #28]
 800e8e4:	9104      	str	r1, [sp, #16]
 800e8e6:	4909      	ldr	r1, [pc, #36]	; (800e90c <siprintf+0x3c>)
 800e8e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ec:	9105      	str	r1, [sp, #20]
 800e8ee:	6800      	ldr	r0, [r0, #0]
 800e8f0:	9301      	str	r3, [sp, #4]
 800e8f2:	a902      	add	r1, sp, #8
 800e8f4:	f002 fed4 	bl	80116a0 <_svfiprintf_r>
 800e8f8:	9b02      	ldr	r3, [sp, #8]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	701a      	strb	r2, [r3, #0]
 800e8fe:	b01c      	add	sp, #112	; 0x70
 800e900:	f85d eb04 	ldr.w	lr, [sp], #4
 800e904:	b003      	add	sp, #12
 800e906:	4770      	bx	lr
 800e908:	20000010 	.word	0x20000010
 800e90c:	ffff0208 	.word	0xffff0208

0800e910 <sulp>:
 800e910:	b570      	push	{r4, r5, r6, lr}
 800e912:	4604      	mov	r4, r0
 800e914:	460d      	mov	r5, r1
 800e916:	ec45 4b10 	vmov	d0, r4, r5
 800e91a:	4616      	mov	r6, r2
 800e91c:	f002 fc1e 	bl	801115c <__ulp>
 800e920:	ec51 0b10 	vmov	r0, r1, d0
 800e924:	b17e      	cbz	r6, 800e946 <sulp+0x36>
 800e926:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e92a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e92e:	2b00      	cmp	r3, #0
 800e930:	dd09      	ble.n	800e946 <sulp+0x36>
 800e932:	051b      	lsls	r3, r3, #20
 800e934:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e938:	2400      	movs	r4, #0
 800e93a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e93e:	4622      	mov	r2, r4
 800e940:	462b      	mov	r3, r5
 800e942:	f7f1 fe59 	bl	80005f8 <__aeabi_dmul>
 800e946:	bd70      	pop	{r4, r5, r6, pc}

0800e948 <_strtod_l>:
 800e948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e94c:	ed2d 8b02 	vpush	{d8}
 800e950:	b09d      	sub	sp, #116	; 0x74
 800e952:	461f      	mov	r7, r3
 800e954:	2300      	movs	r3, #0
 800e956:	9318      	str	r3, [sp, #96]	; 0x60
 800e958:	4ba2      	ldr	r3, [pc, #648]	; (800ebe4 <_strtod_l+0x29c>)
 800e95a:	9213      	str	r2, [sp, #76]	; 0x4c
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	9305      	str	r3, [sp, #20]
 800e960:	4604      	mov	r4, r0
 800e962:	4618      	mov	r0, r3
 800e964:	4688      	mov	r8, r1
 800e966:	f7f1 fc33 	bl	80001d0 <strlen>
 800e96a:	f04f 0a00 	mov.w	sl, #0
 800e96e:	4605      	mov	r5, r0
 800e970:	f04f 0b00 	mov.w	fp, #0
 800e974:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e978:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e97a:	781a      	ldrb	r2, [r3, #0]
 800e97c:	2a2b      	cmp	r2, #43	; 0x2b
 800e97e:	d04e      	beq.n	800ea1e <_strtod_l+0xd6>
 800e980:	d83b      	bhi.n	800e9fa <_strtod_l+0xb2>
 800e982:	2a0d      	cmp	r2, #13
 800e984:	d834      	bhi.n	800e9f0 <_strtod_l+0xa8>
 800e986:	2a08      	cmp	r2, #8
 800e988:	d834      	bhi.n	800e9f4 <_strtod_l+0xac>
 800e98a:	2a00      	cmp	r2, #0
 800e98c:	d03e      	beq.n	800ea0c <_strtod_l+0xc4>
 800e98e:	2300      	movs	r3, #0
 800e990:	930a      	str	r3, [sp, #40]	; 0x28
 800e992:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e994:	7833      	ldrb	r3, [r6, #0]
 800e996:	2b30      	cmp	r3, #48	; 0x30
 800e998:	f040 80b0 	bne.w	800eafc <_strtod_l+0x1b4>
 800e99c:	7873      	ldrb	r3, [r6, #1]
 800e99e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e9a2:	2b58      	cmp	r3, #88	; 0x58
 800e9a4:	d168      	bne.n	800ea78 <_strtod_l+0x130>
 800e9a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a8:	9301      	str	r3, [sp, #4]
 800e9aa:	ab18      	add	r3, sp, #96	; 0x60
 800e9ac:	9702      	str	r7, [sp, #8]
 800e9ae:	9300      	str	r3, [sp, #0]
 800e9b0:	4a8d      	ldr	r2, [pc, #564]	; (800ebe8 <_strtod_l+0x2a0>)
 800e9b2:	ab19      	add	r3, sp, #100	; 0x64
 800e9b4:	a917      	add	r1, sp, #92	; 0x5c
 800e9b6:	4620      	mov	r0, r4
 800e9b8:	f001 fd38 	bl	801042c <__gethex>
 800e9bc:	f010 0707 	ands.w	r7, r0, #7
 800e9c0:	4605      	mov	r5, r0
 800e9c2:	d005      	beq.n	800e9d0 <_strtod_l+0x88>
 800e9c4:	2f06      	cmp	r7, #6
 800e9c6:	d12c      	bne.n	800ea22 <_strtod_l+0xda>
 800e9c8:	3601      	adds	r6, #1
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	9617      	str	r6, [sp, #92]	; 0x5c
 800e9ce:	930a      	str	r3, [sp, #40]	; 0x28
 800e9d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	f040 8590 	bne.w	800f4f8 <_strtod_l+0xbb0>
 800e9d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9da:	b1eb      	cbz	r3, 800ea18 <_strtod_l+0xd0>
 800e9dc:	4652      	mov	r2, sl
 800e9de:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e9e2:	ec43 2b10 	vmov	d0, r2, r3
 800e9e6:	b01d      	add	sp, #116	; 0x74
 800e9e8:	ecbd 8b02 	vpop	{d8}
 800e9ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9f0:	2a20      	cmp	r2, #32
 800e9f2:	d1cc      	bne.n	800e98e <_strtod_l+0x46>
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	9317      	str	r3, [sp, #92]	; 0x5c
 800e9f8:	e7be      	b.n	800e978 <_strtod_l+0x30>
 800e9fa:	2a2d      	cmp	r2, #45	; 0x2d
 800e9fc:	d1c7      	bne.n	800e98e <_strtod_l+0x46>
 800e9fe:	2201      	movs	r2, #1
 800ea00:	920a      	str	r2, [sp, #40]	; 0x28
 800ea02:	1c5a      	adds	r2, r3, #1
 800ea04:	9217      	str	r2, [sp, #92]	; 0x5c
 800ea06:	785b      	ldrb	r3, [r3, #1]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d1c2      	bne.n	800e992 <_strtod_l+0x4a>
 800ea0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ea0e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	f040 856e 	bne.w	800f4f4 <_strtod_l+0xbac>
 800ea18:	4652      	mov	r2, sl
 800ea1a:	465b      	mov	r3, fp
 800ea1c:	e7e1      	b.n	800e9e2 <_strtod_l+0x9a>
 800ea1e:	2200      	movs	r2, #0
 800ea20:	e7ee      	b.n	800ea00 <_strtod_l+0xb8>
 800ea22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ea24:	b13a      	cbz	r2, 800ea36 <_strtod_l+0xee>
 800ea26:	2135      	movs	r1, #53	; 0x35
 800ea28:	a81a      	add	r0, sp, #104	; 0x68
 800ea2a:	f002 fca2 	bl	8011372 <__copybits>
 800ea2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ea30:	4620      	mov	r0, r4
 800ea32:	f002 f861 	bl	8010af8 <_Bfree>
 800ea36:	3f01      	subs	r7, #1
 800ea38:	2f04      	cmp	r7, #4
 800ea3a:	d806      	bhi.n	800ea4a <_strtod_l+0x102>
 800ea3c:	e8df f007 	tbb	[pc, r7]
 800ea40:	1714030a 	.word	0x1714030a
 800ea44:	0a          	.byte	0x0a
 800ea45:	00          	.byte	0x00
 800ea46:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ea4a:	0728      	lsls	r0, r5, #28
 800ea4c:	d5c0      	bpl.n	800e9d0 <_strtod_l+0x88>
 800ea4e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ea52:	e7bd      	b.n	800e9d0 <_strtod_l+0x88>
 800ea54:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ea58:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ea5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ea5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ea62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ea66:	e7f0      	b.n	800ea4a <_strtod_l+0x102>
 800ea68:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ebec <_strtod_l+0x2a4>
 800ea6c:	e7ed      	b.n	800ea4a <_strtod_l+0x102>
 800ea6e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ea72:	f04f 3aff 	mov.w	sl, #4294967295
 800ea76:	e7e8      	b.n	800ea4a <_strtod_l+0x102>
 800ea78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea7a:	1c5a      	adds	r2, r3, #1
 800ea7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ea7e:	785b      	ldrb	r3, [r3, #1]
 800ea80:	2b30      	cmp	r3, #48	; 0x30
 800ea82:	d0f9      	beq.n	800ea78 <_strtod_l+0x130>
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d0a3      	beq.n	800e9d0 <_strtod_l+0x88>
 800ea88:	2301      	movs	r3, #1
 800ea8a:	f04f 0900 	mov.w	r9, #0
 800ea8e:	9304      	str	r3, [sp, #16]
 800ea90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea92:	9308      	str	r3, [sp, #32]
 800ea94:	f8cd 901c 	str.w	r9, [sp, #28]
 800ea98:	464f      	mov	r7, r9
 800ea9a:	220a      	movs	r2, #10
 800ea9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ea9e:	7806      	ldrb	r6, [r0, #0]
 800eaa0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800eaa4:	b2d9      	uxtb	r1, r3
 800eaa6:	2909      	cmp	r1, #9
 800eaa8:	d92a      	bls.n	800eb00 <_strtod_l+0x1b8>
 800eaaa:	9905      	ldr	r1, [sp, #20]
 800eaac:	462a      	mov	r2, r5
 800eaae:	f002 ff0f 	bl	80118d0 <strncmp>
 800eab2:	b398      	cbz	r0, 800eb1c <_strtod_l+0x1d4>
 800eab4:	2000      	movs	r0, #0
 800eab6:	4632      	mov	r2, r6
 800eab8:	463d      	mov	r5, r7
 800eaba:	9005      	str	r0, [sp, #20]
 800eabc:	4603      	mov	r3, r0
 800eabe:	2a65      	cmp	r2, #101	; 0x65
 800eac0:	d001      	beq.n	800eac6 <_strtod_l+0x17e>
 800eac2:	2a45      	cmp	r2, #69	; 0x45
 800eac4:	d118      	bne.n	800eaf8 <_strtod_l+0x1b0>
 800eac6:	b91d      	cbnz	r5, 800ead0 <_strtod_l+0x188>
 800eac8:	9a04      	ldr	r2, [sp, #16]
 800eaca:	4302      	orrs	r2, r0
 800eacc:	d09e      	beq.n	800ea0c <_strtod_l+0xc4>
 800eace:	2500      	movs	r5, #0
 800ead0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ead4:	f108 0201 	add.w	r2, r8, #1
 800ead8:	9217      	str	r2, [sp, #92]	; 0x5c
 800eada:	f898 2001 	ldrb.w	r2, [r8, #1]
 800eade:	2a2b      	cmp	r2, #43	; 0x2b
 800eae0:	d075      	beq.n	800ebce <_strtod_l+0x286>
 800eae2:	2a2d      	cmp	r2, #45	; 0x2d
 800eae4:	d07b      	beq.n	800ebde <_strtod_l+0x296>
 800eae6:	f04f 0c00 	mov.w	ip, #0
 800eaea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800eaee:	2909      	cmp	r1, #9
 800eaf0:	f240 8082 	bls.w	800ebf8 <_strtod_l+0x2b0>
 800eaf4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800eaf8:	2600      	movs	r6, #0
 800eafa:	e09d      	b.n	800ec38 <_strtod_l+0x2f0>
 800eafc:	2300      	movs	r3, #0
 800eafe:	e7c4      	b.n	800ea8a <_strtod_l+0x142>
 800eb00:	2f08      	cmp	r7, #8
 800eb02:	bfd8      	it	le
 800eb04:	9907      	ldrle	r1, [sp, #28]
 800eb06:	f100 0001 	add.w	r0, r0, #1
 800eb0a:	bfda      	itte	le
 800eb0c:	fb02 3301 	mlale	r3, r2, r1, r3
 800eb10:	9307      	strle	r3, [sp, #28]
 800eb12:	fb02 3909 	mlagt	r9, r2, r9, r3
 800eb16:	3701      	adds	r7, #1
 800eb18:	9017      	str	r0, [sp, #92]	; 0x5c
 800eb1a:	e7bf      	b.n	800ea9c <_strtod_l+0x154>
 800eb1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb1e:	195a      	adds	r2, r3, r5
 800eb20:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb22:	5d5a      	ldrb	r2, [r3, r5]
 800eb24:	2f00      	cmp	r7, #0
 800eb26:	d037      	beq.n	800eb98 <_strtod_l+0x250>
 800eb28:	9005      	str	r0, [sp, #20]
 800eb2a:	463d      	mov	r5, r7
 800eb2c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800eb30:	2b09      	cmp	r3, #9
 800eb32:	d912      	bls.n	800eb5a <_strtod_l+0x212>
 800eb34:	2301      	movs	r3, #1
 800eb36:	e7c2      	b.n	800eabe <_strtod_l+0x176>
 800eb38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb3a:	1c5a      	adds	r2, r3, #1
 800eb3c:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb3e:	785a      	ldrb	r2, [r3, #1]
 800eb40:	3001      	adds	r0, #1
 800eb42:	2a30      	cmp	r2, #48	; 0x30
 800eb44:	d0f8      	beq.n	800eb38 <_strtod_l+0x1f0>
 800eb46:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800eb4a:	2b08      	cmp	r3, #8
 800eb4c:	f200 84d9 	bhi.w	800f502 <_strtod_l+0xbba>
 800eb50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eb52:	9005      	str	r0, [sp, #20]
 800eb54:	2000      	movs	r0, #0
 800eb56:	9308      	str	r3, [sp, #32]
 800eb58:	4605      	mov	r5, r0
 800eb5a:	3a30      	subs	r2, #48	; 0x30
 800eb5c:	f100 0301 	add.w	r3, r0, #1
 800eb60:	d014      	beq.n	800eb8c <_strtod_l+0x244>
 800eb62:	9905      	ldr	r1, [sp, #20]
 800eb64:	4419      	add	r1, r3
 800eb66:	9105      	str	r1, [sp, #20]
 800eb68:	462b      	mov	r3, r5
 800eb6a:	eb00 0e05 	add.w	lr, r0, r5
 800eb6e:	210a      	movs	r1, #10
 800eb70:	4573      	cmp	r3, lr
 800eb72:	d113      	bne.n	800eb9c <_strtod_l+0x254>
 800eb74:	182b      	adds	r3, r5, r0
 800eb76:	2b08      	cmp	r3, #8
 800eb78:	f105 0501 	add.w	r5, r5, #1
 800eb7c:	4405      	add	r5, r0
 800eb7e:	dc1c      	bgt.n	800ebba <_strtod_l+0x272>
 800eb80:	9907      	ldr	r1, [sp, #28]
 800eb82:	230a      	movs	r3, #10
 800eb84:	fb03 2301 	mla	r3, r3, r1, r2
 800eb88:	9307      	str	r3, [sp, #28]
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eb8e:	1c51      	adds	r1, r2, #1
 800eb90:	9117      	str	r1, [sp, #92]	; 0x5c
 800eb92:	7852      	ldrb	r2, [r2, #1]
 800eb94:	4618      	mov	r0, r3
 800eb96:	e7c9      	b.n	800eb2c <_strtod_l+0x1e4>
 800eb98:	4638      	mov	r0, r7
 800eb9a:	e7d2      	b.n	800eb42 <_strtod_l+0x1fa>
 800eb9c:	2b08      	cmp	r3, #8
 800eb9e:	dc04      	bgt.n	800ebaa <_strtod_l+0x262>
 800eba0:	9e07      	ldr	r6, [sp, #28]
 800eba2:	434e      	muls	r6, r1
 800eba4:	9607      	str	r6, [sp, #28]
 800eba6:	3301      	adds	r3, #1
 800eba8:	e7e2      	b.n	800eb70 <_strtod_l+0x228>
 800ebaa:	f103 0c01 	add.w	ip, r3, #1
 800ebae:	f1bc 0f10 	cmp.w	ip, #16
 800ebb2:	bfd8      	it	le
 800ebb4:	fb01 f909 	mulle.w	r9, r1, r9
 800ebb8:	e7f5      	b.n	800eba6 <_strtod_l+0x25e>
 800ebba:	2d10      	cmp	r5, #16
 800ebbc:	bfdc      	itt	le
 800ebbe:	230a      	movle	r3, #10
 800ebc0:	fb03 2909 	mlale	r9, r3, r9, r2
 800ebc4:	e7e1      	b.n	800eb8a <_strtod_l+0x242>
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	9305      	str	r3, [sp, #20]
 800ebca:	2301      	movs	r3, #1
 800ebcc:	e77c      	b.n	800eac8 <_strtod_l+0x180>
 800ebce:	f04f 0c00 	mov.w	ip, #0
 800ebd2:	f108 0202 	add.w	r2, r8, #2
 800ebd6:	9217      	str	r2, [sp, #92]	; 0x5c
 800ebd8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ebdc:	e785      	b.n	800eaea <_strtod_l+0x1a2>
 800ebde:	f04f 0c01 	mov.w	ip, #1
 800ebe2:	e7f6      	b.n	800ebd2 <_strtod_l+0x28a>
 800ebe4:	08013c80 	.word	0x08013c80
 800ebe8:	08013a34 	.word	0x08013a34
 800ebec:	7ff00000 	.word	0x7ff00000
 800ebf0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ebf2:	1c51      	adds	r1, r2, #1
 800ebf4:	9117      	str	r1, [sp, #92]	; 0x5c
 800ebf6:	7852      	ldrb	r2, [r2, #1]
 800ebf8:	2a30      	cmp	r2, #48	; 0x30
 800ebfa:	d0f9      	beq.n	800ebf0 <_strtod_l+0x2a8>
 800ebfc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ec00:	2908      	cmp	r1, #8
 800ec02:	f63f af79 	bhi.w	800eaf8 <_strtod_l+0x1b0>
 800ec06:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ec0a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec0c:	9206      	str	r2, [sp, #24]
 800ec0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ec10:	1c51      	adds	r1, r2, #1
 800ec12:	9117      	str	r1, [sp, #92]	; 0x5c
 800ec14:	7852      	ldrb	r2, [r2, #1]
 800ec16:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ec1a:	2e09      	cmp	r6, #9
 800ec1c:	d937      	bls.n	800ec8e <_strtod_l+0x346>
 800ec1e:	9e06      	ldr	r6, [sp, #24]
 800ec20:	1b89      	subs	r1, r1, r6
 800ec22:	2908      	cmp	r1, #8
 800ec24:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ec28:	dc02      	bgt.n	800ec30 <_strtod_l+0x2e8>
 800ec2a:	4576      	cmp	r6, lr
 800ec2c:	bfa8      	it	ge
 800ec2e:	4676      	movge	r6, lr
 800ec30:	f1bc 0f00 	cmp.w	ip, #0
 800ec34:	d000      	beq.n	800ec38 <_strtod_l+0x2f0>
 800ec36:	4276      	negs	r6, r6
 800ec38:	2d00      	cmp	r5, #0
 800ec3a:	d14d      	bne.n	800ecd8 <_strtod_l+0x390>
 800ec3c:	9904      	ldr	r1, [sp, #16]
 800ec3e:	4301      	orrs	r1, r0
 800ec40:	f47f aec6 	bne.w	800e9d0 <_strtod_l+0x88>
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	f47f aee1 	bne.w	800ea0c <_strtod_l+0xc4>
 800ec4a:	2a69      	cmp	r2, #105	; 0x69
 800ec4c:	d027      	beq.n	800ec9e <_strtod_l+0x356>
 800ec4e:	dc24      	bgt.n	800ec9a <_strtod_l+0x352>
 800ec50:	2a49      	cmp	r2, #73	; 0x49
 800ec52:	d024      	beq.n	800ec9e <_strtod_l+0x356>
 800ec54:	2a4e      	cmp	r2, #78	; 0x4e
 800ec56:	f47f aed9 	bne.w	800ea0c <_strtod_l+0xc4>
 800ec5a:	499f      	ldr	r1, [pc, #636]	; (800eed8 <_strtod_l+0x590>)
 800ec5c:	a817      	add	r0, sp, #92	; 0x5c
 800ec5e:	f001 fe3d 	bl	80108dc <__match>
 800ec62:	2800      	cmp	r0, #0
 800ec64:	f43f aed2 	beq.w	800ea0c <_strtod_l+0xc4>
 800ec68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec6a:	781b      	ldrb	r3, [r3, #0]
 800ec6c:	2b28      	cmp	r3, #40	; 0x28
 800ec6e:	d12d      	bne.n	800eccc <_strtod_l+0x384>
 800ec70:	499a      	ldr	r1, [pc, #616]	; (800eedc <_strtod_l+0x594>)
 800ec72:	aa1a      	add	r2, sp, #104	; 0x68
 800ec74:	a817      	add	r0, sp, #92	; 0x5c
 800ec76:	f001 fe45 	bl	8010904 <__hexnan>
 800ec7a:	2805      	cmp	r0, #5
 800ec7c:	d126      	bne.n	800eccc <_strtod_l+0x384>
 800ec7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ec80:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ec84:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ec88:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ec8c:	e6a0      	b.n	800e9d0 <_strtod_l+0x88>
 800ec8e:	210a      	movs	r1, #10
 800ec90:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ec94:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ec98:	e7b9      	b.n	800ec0e <_strtod_l+0x2c6>
 800ec9a:	2a6e      	cmp	r2, #110	; 0x6e
 800ec9c:	e7db      	b.n	800ec56 <_strtod_l+0x30e>
 800ec9e:	4990      	ldr	r1, [pc, #576]	; (800eee0 <_strtod_l+0x598>)
 800eca0:	a817      	add	r0, sp, #92	; 0x5c
 800eca2:	f001 fe1b 	bl	80108dc <__match>
 800eca6:	2800      	cmp	r0, #0
 800eca8:	f43f aeb0 	beq.w	800ea0c <_strtod_l+0xc4>
 800ecac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecae:	498d      	ldr	r1, [pc, #564]	; (800eee4 <_strtod_l+0x59c>)
 800ecb0:	3b01      	subs	r3, #1
 800ecb2:	a817      	add	r0, sp, #92	; 0x5c
 800ecb4:	9317      	str	r3, [sp, #92]	; 0x5c
 800ecb6:	f001 fe11 	bl	80108dc <__match>
 800ecba:	b910      	cbnz	r0, 800ecc2 <_strtod_l+0x37a>
 800ecbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	9317      	str	r3, [sp, #92]	; 0x5c
 800ecc2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800eef4 <_strtod_l+0x5ac>
 800ecc6:	f04f 0a00 	mov.w	sl, #0
 800ecca:	e681      	b.n	800e9d0 <_strtod_l+0x88>
 800eccc:	4886      	ldr	r0, [pc, #536]	; (800eee8 <_strtod_l+0x5a0>)
 800ecce:	f002 fde7 	bl	80118a0 <nan>
 800ecd2:	ec5b ab10 	vmov	sl, fp, d0
 800ecd6:	e67b      	b.n	800e9d0 <_strtod_l+0x88>
 800ecd8:	9b05      	ldr	r3, [sp, #20]
 800ecda:	9807      	ldr	r0, [sp, #28]
 800ecdc:	1af3      	subs	r3, r6, r3
 800ecde:	2f00      	cmp	r7, #0
 800ece0:	bf08      	it	eq
 800ece2:	462f      	moveq	r7, r5
 800ece4:	2d10      	cmp	r5, #16
 800ece6:	9306      	str	r3, [sp, #24]
 800ece8:	46a8      	mov	r8, r5
 800ecea:	bfa8      	it	ge
 800ecec:	f04f 0810 	movge.w	r8, #16
 800ecf0:	f7f1 fc08 	bl	8000504 <__aeabi_ui2d>
 800ecf4:	2d09      	cmp	r5, #9
 800ecf6:	4682      	mov	sl, r0
 800ecf8:	468b      	mov	fp, r1
 800ecfa:	dd13      	ble.n	800ed24 <_strtod_l+0x3dc>
 800ecfc:	4b7b      	ldr	r3, [pc, #492]	; (800eeec <_strtod_l+0x5a4>)
 800ecfe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ed02:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ed06:	f7f1 fc77 	bl	80005f8 <__aeabi_dmul>
 800ed0a:	4682      	mov	sl, r0
 800ed0c:	4648      	mov	r0, r9
 800ed0e:	468b      	mov	fp, r1
 800ed10:	f7f1 fbf8 	bl	8000504 <__aeabi_ui2d>
 800ed14:	4602      	mov	r2, r0
 800ed16:	460b      	mov	r3, r1
 800ed18:	4650      	mov	r0, sl
 800ed1a:	4659      	mov	r1, fp
 800ed1c:	f7f1 fab6 	bl	800028c <__adddf3>
 800ed20:	4682      	mov	sl, r0
 800ed22:	468b      	mov	fp, r1
 800ed24:	2d0f      	cmp	r5, #15
 800ed26:	dc38      	bgt.n	800ed9a <_strtod_l+0x452>
 800ed28:	9b06      	ldr	r3, [sp, #24]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	f43f ae50 	beq.w	800e9d0 <_strtod_l+0x88>
 800ed30:	dd24      	ble.n	800ed7c <_strtod_l+0x434>
 800ed32:	2b16      	cmp	r3, #22
 800ed34:	dc0b      	bgt.n	800ed4e <_strtod_l+0x406>
 800ed36:	496d      	ldr	r1, [pc, #436]	; (800eeec <_strtod_l+0x5a4>)
 800ed38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed40:	4652      	mov	r2, sl
 800ed42:	465b      	mov	r3, fp
 800ed44:	f7f1 fc58 	bl	80005f8 <__aeabi_dmul>
 800ed48:	4682      	mov	sl, r0
 800ed4a:	468b      	mov	fp, r1
 800ed4c:	e640      	b.n	800e9d0 <_strtod_l+0x88>
 800ed4e:	9a06      	ldr	r2, [sp, #24]
 800ed50:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ed54:	4293      	cmp	r3, r2
 800ed56:	db20      	blt.n	800ed9a <_strtod_l+0x452>
 800ed58:	4c64      	ldr	r4, [pc, #400]	; (800eeec <_strtod_l+0x5a4>)
 800ed5a:	f1c5 050f 	rsb	r5, r5, #15
 800ed5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ed62:	4652      	mov	r2, sl
 800ed64:	465b      	mov	r3, fp
 800ed66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed6a:	f7f1 fc45 	bl	80005f8 <__aeabi_dmul>
 800ed6e:	9b06      	ldr	r3, [sp, #24]
 800ed70:	1b5d      	subs	r5, r3, r5
 800ed72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ed76:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ed7a:	e7e3      	b.n	800ed44 <_strtod_l+0x3fc>
 800ed7c:	9b06      	ldr	r3, [sp, #24]
 800ed7e:	3316      	adds	r3, #22
 800ed80:	db0b      	blt.n	800ed9a <_strtod_l+0x452>
 800ed82:	9b05      	ldr	r3, [sp, #20]
 800ed84:	1b9e      	subs	r6, r3, r6
 800ed86:	4b59      	ldr	r3, [pc, #356]	; (800eeec <_strtod_l+0x5a4>)
 800ed88:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ed8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ed90:	4650      	mov	r0, sl
 800ed92:	4659      	mov	r1, fp
 800ed94:	f7f1 fd5a 	bl	800084c <__aeabi_ddiv>
 800ed98:	e7d6      	b.n	800ed48 <_strtod_l+0x400>
 800ed9a:	9b06      	ldr	r3, [sp, #24]
 800ed9c:	eba5 0808 	sub.w	r8, r5, r8
 800eda0:	4498      	add	r8, r3
 800eda2:	f1b8 0f00 	cmp.w	r8, #0
 800eda6:	dd74      	ble.n	800ee92 <_strtod_l+0x54a>
 800eda8:	f018 030f 	ands.w	r3, r8, #15
 800edac:	d00a      	beq.n	800edc4 <_strtod_l+0x47c>
 800edae:	494f      	ldr	r1, [pc, #316]	; (800eeec <_strtod_l+0x5a4>)
 800edb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800edb4:	4652      	mov	r2, sl
 800edb6:	465b      	mov	r3, fp
 800edb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edbc:	f7f1 fc1c 	bl	80005f8 <__aeabi_dmul>
 800edc0:	4682      	mov	sl, r0
 800edc2:	468b      	mov	fp, r1
 800edc4:	f038 080f 	bics.w	r8, r8, #15
 800edc8:	d04f      	beq.n	800ee6a <_strtod_l+0x522>
 800edca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800edce:	dd22      	ble.n	800ee16 <_strtod_l+0x4ce>
 800edd0:	2500      	movs	r5, #0
 800edd2:	462e      	mov	r6, r5
 800edd4:	9507      	str	r5, [sp, #28]
 800edd6:	9505      	str	r5, [sp, #20]
 800edd8:	2322      	movs	r3, #34	; 0x22
 800edda:	f8df b118 	ldr.w	fp, [pc, #280]	; 800eef4 <_strtod_l+0x5ac>
 800edde:	6023      	str	r3, [r4, #0]
 800ede0:	f04f 0a00 	mov.w	sl, #0
 800ede4:	9b07      	ldr	r3, [sp, #28]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	f43f adf2 	beq.w	800e9d0 <_strtod_l+0x88>
 800edec:	9918      	ldr	r1, [sp, #96]	; 0x60
 800edee:	4620      	mov	r0, r4
 800edf0:	f001 fe82 	bl	8010af8 <_Bfree>
 800edf4:	9905      	ldr	r1, [sp, #20]
 800edf6:	4620      	mov	r0, r4
 800edf8:	f001 fe7e 	bl	8010af8 <_Bfree>
 800edfc:	4631      	mov	r1, r6
 800edfe:	4620      	mov	r0, r4
 800ee00:	f001 fe7a 	bl	8010af8 <_Bfree>
 800ee04:	9907      	ldr	r1, [sp, #28]
 800ee06:	4620      	mov	r0, r4
 800ee08:	f001 fe76 	bl	8010af8 <_Bfree>
 800ee0c:	4629      	mov	r1, r5
 800ee0e:	4620      	mov	r0, r4
 800ee10:	f001 fe72 	bl	8010af8 <_Bfree>
 800ee14:	e5dc      	b.n	800e9d0 <_strtod_l+0x88>
 800ee16:	4b36      	ldr	r3, [pc, #216]	; (800eef0 <_strtod_l+0x5a8>)
 800ee18:	9304      	str	r3, [sp, #16]
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ee20:	4650      	mov	r0, sl
 800ee22:	4659      	mov	r1, fp
 800ee24:	4699      	mov	r9, r3
 800ee26:	f1b8 0f01 	cmp.w	r8, #1
 800ee2a:	dc21      	bgt.n	800ee70 <_strtod_l+0x528>
 800ee2c:	b10b      	cbz	r3, 800ee32 <_strtod_l+0x4ea>
 800ee2e:	4682      	mov	sl, r0
 800ee30:	468b      	mov	fp, r1
 800ee32:	4b2f      	ldr	r3, [pc, #188]	; (800eef0 <_strtod_l+0x5a8>)
 800ee34:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ee38:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ee3c:	4652      	mov	r2, sl
 800ee3e:	465b      	mov	r3, fp
 800ee40:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ee44:	f7f1 fbd8 	bl	80005f8 <__aeabi_dmul>
 800ee48:	4b2a      	ldr	r3, [pc, #168]	; (800eef4 <_strtod_l+0x5ac>)
 800ee4a:	460a      	mov	r2, r1
 800ee4c:	400b      	ands	r3, r1
 800ee4e:	492a      	ldr	r1, [pc, #168]	; (800eef8 <_strtod_l+0x5b0>)
 800ee50:	428b      	cmp	r3, r1
 800ee52:	4682      	mov	sl, r0
 800ee54:	d8bc      	bhi.n	800edd0 <_strtod_l+0x488>
 800ee56:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ee5a:	428b      	cmp	r3, r1
 800ee5c:	bf86      	itte	hi
 800ee5e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800eefc <_strtod_l+0x5b4>
 800ee62:	f04f 3aff 	movhi.w	sl, #4294967295
 800ee66:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	9304      	str	r3, [sp, #16]
 800ee6e:	e084      	b.n	800ef7a <_strtod_l+0x632>
 800ee70:	f018 0f01 	tst.w	r8, #1
 800ee74:	d005      	beq.n	800ee82 <_strtod_l+0x53a>
 800ee76:	9b04      	ldr	r3, [sp, #16]
 800ee78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee7c:	f7f1 fbbc 	bl	80005f8 <__aeabi_dmul>
 800ee80:	2301      	movs	r3, #1
 800ee82:	9a04      	ldr	r2, [sp, #16]
 800ee84:	3208      	adds	r2, #8
 800ee86:	f109 0901 	add.w	r9, r9, #1
 800ee8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ee8e:	9204      	str	r2, [sp, #16]
 800ee90:	e7c9      	b.n	800ee26 <_strtod_l+0x4de>
 800ee92:	d0ea      	beq.n	800ee6a <_strtod_l+0x522>
 800ee94:	f1c8 0800 	rsb	r8, r8, #0
 800ee98:	f018 020f 	ands.w	r2, r8, #15
 800ee9c:	d00a      	beq.n	800eeb4 <_strtod_l+0x56c>
 800ee9e:	4b13      	ldr	r3, [pc, #76]	; (800eeec <_strtod_l+0x5a4>)
 800eea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eea4:	4650      	mov	r0, sl
 800eea6:	4659      	mov	r1, fp
 800eea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeac:	f7f1 fcce 	bl	800084c <__aeabi_ddiv>
 800eeb0:	4682      	mov	sl, r0
 800eeb2:	468b      	mov	fp, r1
 800eeb4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800eeb8:	d0d7      	beq.n	800ee6a <_strtod_l+0x522>
 800eeba:	f1b8 0f1f 	cmp.w	r8, #31
 800eebe:	dd1f      	ble.n	800ef00 <_strtod_l+0x5b8>
 800eec0:	2500      	movs	r5, #0
 800eec2:	462e      	mov	r6, r5
 800eec4:	9507      	str	r5, [sp, #28]
 800eec6:	9505      	str	r5, [sp, #20]
 800eec8:	2322      	movs	r3, #34	; 0x22
 800eeca:	f04f 0a00 	mov.w	sl, #0
 800eece:	f04f 0b00 	mov.w	fp, #0
 800eed2:	6023      	str	r3, [r4, #0]
 800eed4:	e786      	b.n	800ede4 <_strtod_l+0x49c>
 800eed6:	bf00      	nop
 800eed8:	08013a05 	.word	0x08013a05
 800eedc:	08013a48 	.word	0x08013a48
 800eee0:	080139fd 	.word	0x080139fd
 800eee4:	08013b8c 	.word	0x08013b8c
 800eee8:	08013e38 	.word	0x08013e38
 800eeec:	08013d18 	.word	0x08013d18
 800eef0:	08013cf0 	.word	0x08013cf0
 800eef4:	7ff00000 	.word	0x7ff00000
 800eef8:	7ca00000 	.word	0x7ca00000
 800eefc:	7fefffff 	.word	0x7fefffff
 800ef00:	f018 0310 	ands.w	r3, r8, #16
 800ef04:	bf18      	it	ne
 800ef06:	236a      	movne	r3, #106	; 0x6a
 800ef08:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800f2b8 <_strtod_l+0x970>
 800ef0c:	9304      	str	r3, [sp, #16]
 800ef0e:	4650      	mov	r0, sl
 800ef10:	4659      	mov	r1, fp
 800ef12:	2300      	movs	r3, #0
 800ef14:	f018 0f01 	tst.w	r8, #1
 800ef18:	d004      	beq.n	800ef24 <_strtod_l+0x5dc>
 800ef1a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ef1e:	f7f1 fb6b 	bl	80005f8 <__aeabi_dmul>
 800ef22:	2301      	movs	r3, #1
 800ef24:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ef28:	f109 0908 	add.w	r9, r9, #8
 800ef2c:	d1f2      	bne.n	800ef14 <_strtod_l+0x5cc>
 800ef2e:	b10b      	cbz	r3, 800ef34 <_strtod_l+0x5ec>
 800ef30:	4682      	mov	sl, r0
 800ef32:	468b      	mov	fp, r1
 800ef34:	9b04      	ldr	r3, [sp, #16]
 800ef36:	b1c3      	cbz	r3, 800ef6a <_strtod_l+0x622>
 800ef38:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ef3c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	4659      	mov	r1, fp
 800ef44:	dd11      	ble.n	800ef6a <_strtod_l+0x622>
 800ef46:	2b1f      	cmp	r3, #31
 800ef48:	f340 8124 	ble.w	800f194 <_strtod_l+0x84c>
 800ef4c:	2b34      	cmp	r3, #52	; 0x34
 800ef4e:	bfde      	ittt	le
 800ef50:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ef54:	f04f 33ff 	movle.w	r3, #4294967295
 800ef58:	fa03 f202 	lslle.w	r2, r3, r2
 800ef5c:	f04f 0a00 	mov.w	sl, #0
 800ef60:	bfcc      	ite	gt
 800ef62:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ef66:	ea02 0b01 	andle.w	fp, r2, r1
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	4650      	mov	r0, sl
 800ef70:	4659      	mov	r1, fp
 800ef72:	f7f1 fda9 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d1a2      	bne.n	800eec0 <_strtod_l+0x578>
 800ef7a:	9b07      	ldr	r3, [sp, #28]
 800ef7c:	9300      	str	r3, [sp, #0]
 800ef7e:	9908      	ldr	r1, [sp, #32]
 800ef80:	462b      	mov	r3, r5
 800ef82:	463a      	mov	r2, r7
 800ef84:	4620      	mov	r0, r4
 800ef86:	f001 fe1f 	bl	8010bc8 <__s2b>
 800ef8a:	9007      	str	r0, [sp, #28]
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	f43f af1f 	beq.w	800edd0 <_strtod_l+0x488>
 800ef92:	9b05      	ldr	r3, [sp, #20]
 800ef94:	1b9e      	subs	r6, r3, r6
 800ef96:	9b06      	ldr	r3, [sp, #24]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	bfb4      	ite	lt
 800ef9c:	4633      	movlt	r3, r6
 800ef9e:	2300      	movge	r3, #0
 800efa0:	930c      	str	r3, [sp, #48]	; 0x30
 800efa2:	9b06      	ldr	r3, [sp, #24]
 800efa4:	2500      	movs	r5, #0
 800efa6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800efaa:	9312      	str	r3, [sp, #72]	; 0x48
 800efac:	462e      	mov	r6, r5
 800efae:	9b07      	ldr	r3, [sp, #28]
 800efb0:	4620      	mov	r0, r4
 800efb2:	6859      	ldr	r1, [r3, #4]
 800efb4:	f001 fd60 	bl	8010a78 <_Balloc>
 800efb8:	9005      	str	r0, [sp, #20]
 800efba:	2800      	cmp	r0, #0
 800efbc:	f43f af0c 	beq.w	800edd8 <_strtod_l+0x490>
 800efc0:	9b07      	ldr	r3, [sp, #28]
 800efc2:	691a      	ldr	r2, [r3, #16]
 800efc4:	3202      	adds	r2, #2
 800efc6:	f103 010c 	add.w	r1, r3, #12
 800efca:	0092      	lsls	r2, r2, #2
 800efcc:	300c      	adds	r0, #12
 800efce:	f7fe fde9 	bl	800dba4 <memcpy>
 800efd2:	ec4b ab10 	vmov	d0, sl, fp
 800efd6:	aa1a      	add	r2, sp, #104	; 0x68
 800efd8:	a919      	add	r1, sp, #100	; 0x64
 800efda:	4620      	mov	r0, r4
 800efdc:	f002 f93a 	bl	8011254 <__d2b>
 800efe0:	ec4b ab18 	vmov	d8, sl, fp
 800efe4:	9018      	str	r0, [sp, #96]	; 0x60
 800efe6:	2800      	cmp	r0, #0
 800efe8:	f43f aef6 	beq.w	800edd8 <_strtod_l+0x490>
 800efec:	2101      	movs	r1, #1
 800efee:	4620      	mov	r0, r4
 800eff0:	f001 fe84 	bl	8010cfc <__i2b>
 800eff4:	4606      	mov	r6, r0
 800eff6:	2800      	cmp	r0, #0
 800eff8:	f43f aeee 	beq.w	800edd8 <_strtod_l+0x490>
 800effc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800effe:	9904      	ldr	r1, [sp, #16]
 800f000:	2b00      	cmp	r3, #0
 800f002:	bfab      	itete	ge
 800f004:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800f006:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800f008:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800f00a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800f00e:	bfac      	ite	ge
 800f010:	eb03 0902 	addge.w	r9, r3, r2
 800f014:	1ad7      	sublt	r7, r2, r3
 800f016:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f018:	eba3 0801 	sub.w	r8, r3, r1
 800f01c:	4490      	add	r8, r2
 800f01e:	4ba1      	ldr	r3, [pc, #644]	; (800f2a4 <_strtod_l+0x95c>)
 800f020:	f108 38ff 	add.w	r8, r8, #4294967295
 800f024:	4598      	cmp	r8, r3
 800f026:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f02a:	f280 80c7 	bge.w	800f1bc <_strtod_l+0x874>
 800f02e:	eba3 0308 	sub.w	r3, r3, r8
 800f032:	2b1f      	cmp	r3, #31
 800f034:	eba2 0203 	sub.w	r2, r2, r3
 800f038:	f04f 0101 	mov.w	r1, #1
 800f03c:	f300 80b1 	bgt.w	800f1a2 <_strtod_l+0x85a>
 800f040:	fa01 f303 	lsl.w	r3, r1, r3
 800f044:	930d      	str	r3, [sp, #52]	; 0x34
 800f046:	2300      	movs	r3, #0
 800f048:	9308      	str	r3, [sp, #32]
 800f04a:	eb09 0802 	add.w	r8, r9, r2
 800f04e:	9b04      	ldr	r3, [sp, #16]
 800f050:	45c1      	cmp	r9, r8
 800f052:	4417      	add	r7, r2
 800f054:	441f      	add	r7, r3
 800f056:	464b      	mov	r3, r9
 800f058:	bfa8      	it	ge
 800f05a:	4643      	movge	r3, r8
 800f05c:	42bb      	cmp	r3, r7
 800f05e:	bfa8      	it	ge
 800f060:	463b      	movge	r3, r7
 800f062:	2b00      	cmp	r3, #0
 800f064:	bfc2      	ittt	gt
 800f066:	eba8 0803 	subgt.w	r8, r8, r3
 800f06a:	1aff      	subgt	r7, r7, r3
 800f06c:	eba9 0903 	subgt.w	r9, r9, r3
 800f070:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f072:	2b00      	cmp	r3, #0
 800f074:	dd17      	ble.n	800f0a6 <_strtod_l+0x75e>
 800f076:	4631      	mov	r1, r6
 800f078:	461a      	mov	r2, r3
 800f07a:	4620      	mov	r0, r4
 800f07c:	f001 fefe 	bl	8010e7c <__pow5mult>
 800f080:	4606      	mov	r6, r0
 800f082:	2800      	cmp	r0, #0
 800f084:	f43f aea8 	beq.w	800edd8 <_strtod_l+0x490>
 800f088:	4601      	mov	r1, r0
 800f08a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f08c:	4620      	mov	r0, r4
 800f08e:	f001 fe4b 	bl	8010d28 <__multiply>
 800f092:	900b      	str	r0, [sp, #44]	; 0x2c
 800f094:	2800      	cmp	r0, #0
 800f096:	f43f ae9f 	beq.w	800edd8 <_strtod_l+0x490>
 800f09a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f09c:	4620      	mov	r0, r4
 800f09e:	f001 fd2b 	bl	8010af8 <_Bfree>
 800f0a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0a4:	9318      	str	r3, [sp, #96]	; 0x60
 800f0a6:	f1b8 0f00 	cmp.w	r8, #0
 800f0aa:	f300 808c 	bgt.w	800f1c6 <_strtod_l+0x87e>
 800f0ae:	9b06      	ldr	r3, [sp, #24]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	dd08      	ble.n	800f0c6 <_strtod_l+0x77e>
 800f0b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0b6:	9905      	ldr	r1, [sp, #20]
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	f001 fedf 	bl	8010e7c <__pow5mult>
 800f0be:	9005      	str	r0, [sp, #20]
 800f0c0:	2800      	cmp	r0, #0
 800f0c2:	f43f ae89 	beq.w	800edd8 <_strtod_l+0x490>
 800f0c6:	2f00      	cmp	r7, #0
 800f0c8:	dd08      	ble.n	800f0dc <_strtod_l+0x794>
 800f0ca:	9905      	ldr	r1, [sp, #20]
 800f0cc:	463a      	mov	r2, r7
 800f0ce:	4620      	mov	r0, r4
 800f0d0:	f001 ff2e 	bl	8010f30 <__lshift>
 800f0d4:	9005      	str	r0, [sp, #20]
 800f0d6:	2800      	cmp	r0, #0
 800f0d8:	f43f ae7e 	beq.w	800edd8 <_strtod_l+0x490>
 800f0dc:	f1b9 0f00 	cmp.w	r9, #0
 800f0e0:	dd08      	ble.n	800f0f4 <_strtod_l+0x7ac>
 800f0e2:	4631      	mov	r1, r6
 800f0e4:	464a      	mov	r2, r9
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f001 ff22 	bl	8010f30 <__lshift>
 800f0ec:	4606      	mov	r6, r0
 800f0ee:	2800      	cmp	r0, #0
 800f0f0:	f43f ae72 	beq.w	800edd8 <_strtod_l+0x490>
 800f0f4:	9a05      	ldr	r2, [sp, #20]
 800f0f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	f001 ffa5 	bl	8011048 <__mdiff>
 800f0fe:	4605      	mov	r5, r0
 800f100:	2800      	cmp	r0, #0
 800f102:	f43f ae69 	beq.w	800edd8 <_strtod_l+0x490>
 800f106:	68c3      	ldr	r3, [r0, #12]
 800f108:	930b      	str	r3, [sp, #44]	; 0x2c
 800f10a:	2300      	movs	r3, #0
 800f10c:	60c3      	str	r3, [r0, #12]
 800f10e:	4631      	mov	r1, r6
 800f110:	f001 ff7e 	bl	8011010 <__mcmp>
 800f114:	2800      	cmp	r0, #0
 800f116:	da60      	bge.n	800f1da <_strtod_l+0x892>
 800f118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f11a:	ea53 030a 	orrs.w	r3, r3, sl
 800f11e:	f040 8082 	bne.w	800f226 <_strtod_l+0x8de>
 800f122:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f126:	2b00      	cmp	r3, #0
 800f128:	d17d      	bne.n	800f226 <_strtod_l+0x8de>
 800f12a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f12e:	0d1b      	lsrs	r3, r3, #20
 800f130:	051b      	lsls	r3, r3, #20
 800f132:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f136:	d976      	bls.n	800f226 <_strtod_l+0x8de>
 800f138:	696b      	ldr	r3, [r5, #20]
 800f13a:	b913      	cbnz	r3, 800f142 <_strtod_l+0x7fa>
 800f13c:	692b      	ldr	r3, [r5, #16]
 800f13e:	2b01      	cmp	r3, #1
 800f140:	dd71      	ble.n	800f226 <_strtod_l+0x8de>
 800f142:	4629      	mov	r1, r5
 800f144:	2201      	movs	r2, #1
 800f146:	4620      	mov	r0, r4
 800f148:	f001 fef2 	bl	8010f30 <__lshift>
 800f14c:	4631      	mov	r1, r6
 800f14e:	4605      	mov	r5, r0
 800f150:	f001 ff5e 	bl	8011010 <__mcmp>
 800f154:	2800      	cmp	r0, #0
 800f156:	dd66      	ble.n	800f226 <_strtod_l+0x8de>
 800f158:	9904      	ldr	r1, [sp, #16]
 800f15a:	4a53      	ldr	r2, [pc, #332]	; (800f2a8 <_strtod_l+0x960>)
 800f15c:	465b      	mov	r3, fp
 800f15e:	2900      	cmp	r1, #0
 800f160:	f000 8081 	beq.w	800f266 <_strtod_l+0x91e>
 800f164:	ea02 010b 	and.w	r1, r2, fp
 800f168:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f16c:	dc7b      	bgt.n	800f266 <_strtod_l+0x91e>
 800f16e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f172:	f77f aea9 	ble.w	800eec8 <_strtod_l+0x580>
 800f176:	4b4d      	ldr	r3, [pc, #308]	; (800f2ac <_strtod_l+0x964>)
 800f178:	4650      	mov	r0, sl
 800f17a:	4659      	mov	r1, fp
 800f17c:	2200      	movs	r2, #0
 800f17e:	f7f1 fa3b 	bl	80005f8 <__aeabi_dmul>
 800f182:	460b      	mov	r3, r1
 800f184:	4303      	orrs	r3, r0
 800f186:	bf08      	it	eq
 800f188:	2322      	moveq	r3, #34	; 0x22
 800f18a:	4682      	mov	sl, r0
 800f18c:	468b      	mov	fp, r1
 800f18e:	bf08      	it	eq
 800f190:	6023      	streq	r3, [r4, #0]
 800f192:	e62b      	b.n	800edec <_strtod_l+0x4a4>
 800f194:	f04f 32ff 	mov.w	r2, #4294967295
 800f198:	fa02 f303 	lsl.w	r3, r2, r3
 800f19c:	ea03 0a0a 	and.w	sl, r3, sl
 800f1a0:	e6e3      	b.n	800ef6a <_strtod_l+0x622>
 800f1a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f1a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f1aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f1ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f1b2:	fa01 f308 	lsl.w	r3, r1, r8
 800f1b6:	9308      	str	r3, [sp, #32]
 800f1b8:	910d      	str	r1, [sp, #52]	; 0x34
 800f1ba:	e746      	b.n	800f04a <_strtod_l+0x702>
 800f1bc:	2300      	movs	r3, #0
 800f1be:	9308      	str	r3, [sp, #32]
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	930d      	str	r3, [sp, #52]	; 0x34
 800f1c4:	e741      	b.n	800f04a <_strtod_l+0x702>
 800f1c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f1c8:	4642      	mov	r2, r8
 800f1ca:	4620      	mov	r0, r4
 800f1cc:	f001 feb0 	bl	8010f30 <__lshift>
 800f1d0:	9018      	str	r0, [sp, #96]	; 0x60
 800f1d2:	2800      	cmp	r0, #0
 800f1d4:	f47f af6b 	bne.w	800f0ae <_strtod_l+0x766>
 800f1d8:	e5fe      	b.n	800edd8 <_strtod_l+0x490>
 800f1da:	465f      	mov	r7, fp
 800f1dc:	d16e      	bne.n	800f2bc <_strtod_l+0x974>
 800f1de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f1e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1e4:	b342      	cbz	r2, 800f238 <_strtod_l+0x8f0>
 800f1e6:	4a32      	ldr	r2, [pc, #200]	; (800f2b0 <_strtod_l+0x968>)
 800f1e8:	4293      	cmp	r3, r2
 800f1ea:	d128      	bne.n	800f23e <_strtod_l+0x8f6>
 800f1ec:	9b04      	ldr	r3, [sp, #16]
 800f1ee:	4651      	mov	r1, sl
 800f1f0:	b1eb      	cbz	r3, 800f22e <_strtod_l+0x8e6>
 800f1f2:	4b2d      	ldr	r3, [pc, #180]	; (800f2a8 <_strtod_l+0x960>)
 800f1f4:	403b      	ands	r3, r7
 800f1f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f1fa:	f04f 32ff 	mov.w	r2, #4294967295
 800f1fe:	d819      	bhi.n	800f234 <_strtod_l+0x8ec>
 800f200:	0d1b      	lsrs	r3, r3, #20
 800f202:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f206:	fa02 f303 	lsl.w	r3, r2, r3
 800f20a:	4299      	cmp	r1, r3
 800f20c:	d117      	bne.n	800f23e <_strtod_l+0x8f6>
 800f20e:	4b29      	ldr	r3, [pc, #164]	; (800f2b4 <_strtod_l+0x96c>)
 800f210:	429f      	cmp	r7, r3
 800f212:	d102      	bne.n	800f21a <_strtod_l+0x8d2>
 800f214:	3101      	adds	r1, #1
 800f216:	f43f addf 	beq.w	800edd8 <_strtod_l+0x490>
 800f21a:	4b23      	ldr	r3, [pc, #140]	; (800f2a8 <_strtod_l+0x960>)
 800f21c:	403b      	ands	r3, r7
 800f21e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f222:	f04f 0a00 	mov.w	sl, #0
 800f226:	9b04      	ldr	r3, [sp, #16]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d1a4      	bne.n	800f176 <_strtod_l+0x82e>
 800f22c:	e5de      	b.n	800edec <_strtod_l+0x4a4>
 800f22e:	f04f 33ff 	mov.w	r3, #4294967295
 800f232:	e7ea      	b.n	800f20a <_strtod_l+0x8c2>
 800f234:	4613      	mov	r3, r2
 800f236:	e7e8      	b.n	800f20a <_strtod_l+0x8c2>
 800f238:	ea53 030a 	orrs.w	r3, r3, sl
 800f23c:	d08c      	beq.n	800f158 <_strtod_l+0x810>
 800f23e:	9b08      	ldr	r3, [sp, #32]
 800f240:	b1db      	cbz	r3, 800f27a <_strtod_l+0x932>
 800f242:	423b      	tst	r3, r7
 800f244:	d0ef      	beq.n	800f226 <_strtod_l+0x8de>
 800f246:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f248:	9a04      	ldr	r2, [sp, #16]
 800f24a:	4650      	mov	r0, sl
 800f24c:	4659      	mov	r1, fp
 800f24e:	b1c3      	cbz	r3, 800f282 <_strtod_l+0x93a>
 800f250:	f7ff fb5e 	bl	800e910 <sulp>
 800f254:	4602      	mov	r2, r0
 800f256:	460b      	mov	r3, r1
 800f258:	ec51 0b18 	vmov	r0, r1, d8
 800f25c:	f7f1 f816 	bl	800028c <__adddf3>
 800f260:	4682      	mov	sl, r0
 800f262:	468b      	mov	fp, r1
 800f264:	e7df      	b.n	800f226 <_strtod_l+0x8de>
 800f266:	4013      	ands	r3, r2
 800f268:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f26c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f270:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f274:	f04f 3aff 	mov.w	sl, #4294967295
 800f278:	e7d5      	b.n	800f226 <_strtod_l+0x8de>
 800f27a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f27c:	ea13 0f0a 	tst.w	r3, sl
 800f280:	e7e0      	b.n	800f244 <_strtod_l+0x8fc>
 800f282:	f7ff fb45 	bl	800e910 <sulp>
 800f286:	4602      	mov	r2, r0
 800f288:	460b      	mov	r3, r1
 800f28a:	ec51 0b18 	vmov	r0, r1, d8
 800f28e:	f7f0 fffb 	bl	8000288 <__aeabi_dsub>
 800f292:	2200      	movs	r2, #0
 800f294:	2300      	movs	r3, #0
 800f296:	4682      	mov	sl, r0
 800f298:	468b      	mov	fp, r1
 800f29a:	f7f1 fc15 	bl	8000ac8 <__aeabi_dcmpeq>
 800f29e:	2800      	cmp	r0, #0
 800f2a0:	d0c1      	beq.n	800f226 <_strtod_l+0x8de>
 800f2a2:	e611      	b.n	800eec8 <_strtod_l+0x580>
 800f2a4:	fffffc02 	.word	0xfffffc02
 800f2a8:	7ff00000 	.word	0x7ff00000
 800f2ac:	39500000 	.word	0x39500000
 800f2b0:	000fffff 	.word	0x000fffff
 800f2b4:	7fefffff 	.word	0x7fefffff
 800f2b8:	08013a60 	.word	0x08013a60
 800f2bc:	4631      	mov	r1, r6
 800f2be:	4628      	mov	r0, r5
 800f2c0:	f002 f824 	bl	801130c <__ratio>
 800f2c4:	ec59 8b10 	vmov	r8, r9, d0
 800f2c8:	ee10 0a10 	vmov	r0, s0
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f2d2:	4649      	mov	r1, r9
 800f2d4:	f7f1 fc0c 	bl	8000af0 <__aeabi_dcmple>
 800f2d8:	2800      	cmp	r0, #0
 800f2da:	d07a      	beq.n	800f3d2 <_strtod_l+0xa8a>
 800f2dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d04a      	beq.n	800f378 <_strtod_l+0xa30>
 800f2e2:	4b95      	ldr	r3, [pc, #596]	; (800f538 <_strtod_l+0xbf0>)
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f2ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f538 <_strtod_l+0xbf0>
 800f2ee:	f04f 0800 	mov.w	r8, #0
 800f2f2:	4b92      	ldr	r3, [pc, #584]	; (800f53c <_strtod_l+0xbf4>)
 800f2f4:	403b      	ands	r3, r7
 800f2f6:	930d      	str	r3, [sp, #52]	; 0x34
 800f2f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f2fa:	4b91      	ldr	r3, [pc, #580]	; (800f540 <_strtod_l+0xbf8>)
 800f2fc:	429a      	cmp	r2, r3
 800f2fe:	f040 80b0 	bne.w	800f462 <_strtod_l+0xb1a>
 800f302:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f306:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f30a:	ec4b ab10 	vmov	d0, sl, fp
 800f30e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f312:	f001 ff23 	bl	801115c <__ulp>
 800f316:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f31a:	ec53 2b10 	vmov	r2, r3, d0
 800f31e:	f7f1 f96b 	bl	80005f8 <__aeabi_dmul>
 800f322:	4652      	mov	r2, sl
 800f324:	465b      	mov	r3, fp
 800f326:	f7f0 ffb1 	bl	800028c <__adddf3>
 800f32a:	460b      	mov	r3, r1
 800f32c:	4983      	ldr	r1, [pc, #524]	; (800f53c <_strtod_l+0xbf4>)
 800f32e:	4a85      	ldr	r2, [pc, #532]	; (800f544 <_strtod_l+0xbfc>)
 800f330:	4019      	ands	r1, r3
 800f332:	4291      	cmp	r1, r2
 800f334:	4682      	mov	sl, r0
 800f336:	d960      	bls.n	800f3fa <_strtod_l+0xab2>
 800f338:	ee18 3a90 	vmov	r3, s17
 800f33c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f340:	4293      	cmp	r3, r2
 800f342:	d104      	bne.n	800f34e <_strtod_l+0xa06>
 800f344:	ee18 3a10 	vmov	r3, s16
 800f348:	3301      	adds	r3, #1
 800f34a:	f43f ad45 	beq.w	800edd8 <_strtod_l+0x490>
 800f34e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f550 <_strtod_l+0xc08>
 800f352:	f04f 3aff 	mov.w	sl, #4294967295
 800f356:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f358:	4620      	mov	r0, r4
 800f35a:	f001 fbcd 	bl	8010af8 <_Bfree>
 800f35e:	9905      	ldr	r1, [sp, #20]
 800f360:	4620      	mov	r0, r4
 800f362:	f001 fbc9 	bl	8010af8 <_Bfree>
 800f366:	4631      	mov	r1, r6
 800f368:	4620      	mov	r0, r4
 800f36a:	f001 fbc5 	bl	8010af8 <_Bfree>
 800f36e:	4629      	mov	r1, r5
 800f370:	4620      	mov	r0, r4
 800f372:	f001 fbc1 	bl	8010af8 <_Bfree>
 800f376:	e61a      	b.n	800efae <_strtod_l+0x666>
 800f378:	f1ba 0f00 	cmp.w	sl, #0
 800f37c:	d11b      	bne.n	800f3b6 <_strtod_l+0xa6e>
 800f37e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f382:	b9f3      	cbnz	r3, 800f3c2 <_strtod_l+0xa7a>
 800f384:	4b6c      	ldr	r3, [pc, #432]	; (800f538 <_strtod_l+0xbf0>)
 800f386:	2200      	movs	r2, #0
 800f388:	4640      	mov	r0, r8
 800f38a:	4649      	mov	r1, r9
 800f38c:	f7f1 fba6 	bl	8000adc <__aeabi_dcmplt>
 800f390:	b9d0      	cbnz	r0, 800f3c8 <_strtod_l+0xa80>
 800f392:	4640      	mov	r0, r8
 800f394:	4649      	mov	r1, r9
 800f396:	4b6c      	ldr	r3, [pc, #432]	; (800f548 <_strtod_l+0xc00>)
 800f398:	2200      	movs	r2, #0
 800f39a:	f7f1 f92d 	bl	80005f8 <__aeabi_dmul>
 800f39e:	4680      	mov	r8, r0
 800f3a0:	4689      	mov	r9, r1
 800f3a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f3a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f3aa:	9315      	str	r3, [sp, #84]	; 0x54
 800f3ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f3b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f3b4:	e79d      	b.n	800f2f2 <_strtod_l+0x9aa>
 800f3b6:	f1ba 0f01 	cmp.w	sl, #1
 800f3ba:	d102      	bne.n	800f3c2 <_strtod_l+0xa7a>
 800f3bc:	2f00      	cmp	r7, #0
 800f3be:	f43f ad83 	beq.w	800eec8 <_strtod_l+0x580>
 800f3c2:	4b62      	ldr	r3, [pc, #392]	; (800f54c <_strtod_l+0xc04>)
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	e78e      	b.n	800f2e6 <_strtod_l+0x99e>
 800f3c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f548 <_strtod_l+0xc00>
 800f3cc:	f04f 0800 	mov.w	r8, #0
 800f3d0:	e7e7      	b.n	800f3a2 <_strtod_l+0xa5a>
 800f3d2:	4b5d      	ldr	r3, [pc, #372]	; (800f548 <_strtod_l+0xc00>)
 800f3d4:	4640      	mov	r0, r8
 800f3d6:	4649      	mov	r1, r9
 800f3d8:	2200      	movs	r2, #0
 800f3da:	f7f1 f90d 	bl	80005f8 <__aeabi_dmul>
 800f3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3e0:	4680      	mov	r8, r0
 800f3e2:	4689      	mov	r9, r1
 800f3e4:	b933      	cbnz	r3, 800f3f4 <_strtod_l+0xaac>
 800f3e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f3ea:	900e      	str	r0, [sp, #56]	; 0x38
 800f3ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f3f2:	e7dd      	b.n	800f3b0 <_strtod_l+0xa68>
 800f3f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f3f8:	e7f9      	b.n	800f3ee <_strtod_l+0xaa6>
 800f3fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f3fe:	9b04      	ldr	r3, [sp, #16]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1a8      	bne.n	800f356 <_strtod_l+0xa0e>
 800f404:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f408:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f40a:	0d1b      	lsrs	r3, r3, #20
 800f40c:	051b      	lsls	r3, r3, #20
 800f40e:	429a      	cmp	r2, r3
 800f410:	d1a1      	bne.n	800f356 <_strtod_l+0xa0e>
 800f412:	4640      	mov	r0, r8
 800f414:	4649      	mov	r1, r9
 800f416:	f7f1 fc4f 	bl	8000cb8 <__aeabi_d2lz>
 800f41a:	f7f1 f8bf 	bl	800059c <__aeabi_l2d>
 800f41e:	4602      	mov	r2, r0
 800f420:	460b      	mov	r3, r1
 800f422:	4640      	mov	r0, r8
 800f424:	4649      	mov	r1, r9
 800f426:	f7f0 ff2f 	bl	8000288 <__aeabi_dsub>
 800f42a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f42c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f430:	ea43 030a 	orr.w	r3, r3, sl
 800f434:	4313      	orrs	r3, r2
 800f436:	4680      	mov	r8, r0
 800f438:	4689      	mov	r9, r1
 800f43a:	d055      	beq.n	800f4e8 <_strtod_l+0xba0>
 800f43c:	a336      	add	r3, pc, #216	; (adr r3, 800f518 <_strtod_l+0xbd0>)
 800f43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f442:	f7f1 fb4b 	bl	8000adc <__aeabi_dcmplt>
 800f446:	2800      	cmp	r0, #0
 800f448:	f47f acd0 	bne.w	800edec <_strtod_l+0x4a4>
 800f44c:	a334      	add	r3, pc, #208	; (adr r3, 800f520 <_strtod_l+0xbd8>)
 800f44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f452:	4640      	mov	r0, r8
 800f454:	4649      	mov	r1, r9
 800f456:	f7f1 fb5f 	bl	8000b18 <__aeabi_dcmpgt>
 800f45a:	2800      	cmp	r0, #0
 800f45c:	f43f af7b 	beq.w	800f356 <_strtod_l+0xa0e>
 800f460:	e4c4      	b.n	800edec <_strtod_l+0x4a4>
 800f462:	9b04      	ldr	r3, [sp, #16]
 800f464:	b333      	cbz	r3, 800f4b4 <_strtod_l+0xb6c>
 800f466:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f468:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f46c:	d822      	bhi.n	800f4b4 <_strtod_l+0xb6c>
 800f46e:	a32e      	add	r3, pc, #184	; (adr r3, 800f528 <_strtod_l+0xbe0>)
 800f470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f474:	4640      	mov	r0, r8
 800f476:	4649      	mov	r1, r9
 800f478:	f7f1 fb3a 	bl	8000af0 <__aeabi_dcmple>
 800f47c:	b1a0      	cbz	r0, 800f4a8 <_strtod_l+0xb60>
 800f47e:	4649      	mov	r1, r9
 800f480:	4640      	mov	r0, r8
 800f482:	f7f1 fb91 	bl	8000ba8 <__aeabi_d2uiz>
 800f486:	2801      	cmp	r0, #1
 800f488:	bf38      	it	cc
 800f48a:	2001      	movcc	r0, #1
 800f48c:	f7f1 f83a 	bl	8000504 <__aeabi_ui2d>
 800f490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f492:	4680      	mov	r8, r0
 800f494:	4689      	mov	r9, r1
 800f496:	bb23      	cbnz	r3, 800f4e2 <_strtod_l+0xb9a>
 800f498:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f49c:	9010      	str	r0, [sp, #64]	; 0x40
 800f49e:	9311      	str	r3, [sp, #68]	; 0x44
 800f4a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f4a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f4a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f4ac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f4b0:	1a9b      	subs	r3, r3, r2
 800f4b2:	9309      	str	r3, [sp, #36]	; 0x24
 800f4b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4b8:	eeb0 0a48 	vmov.f32	s0, s16
 800f4bc:	eef0 0a68 	vmov.f32	s1, s17
 800f4c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f4c4:	f001 fe4a 	bl	801115c <__ulp>
 800f4c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4cc:	ec53 2b10 	vmov	r2, r3, d0
 800f4d0:	f7f1 f892 	bl	80005f8 <__aeabi_dmul>
 800f4d4:	ec53 2b18 	vmov	r2, r3, d8
 800f4d8:	f7f0 fed8 	bl	800028c <__adddf3>
 800f4dc:	4682      	mov	sl, r0
 800f4de:	468b      	mov	fp, r1
 800f4e0:	e78d      	b.n	800f3fe <_strtod_l+0xab6>
 800f4e2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f4e6:	e7db      	b.n	800f4a0 <_strtod_l+0xb58>
 800f4e8:	a311      	add	r3, pc, #68	; (adr r3, 800f530 <_strtod_l+0xbe8>)
 800f4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ee:	f7f1 faf5 	bl	8000adc <__aeabi_dcmplt>
 800f4f2:	e7b2      	b.n	800f45a <_strtod_l+0xb12>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	930a      	str	r3, [sp, #40]	; 0x28
 800f4f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f4fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f4fc:	6013      	str	r3, [r2, #0]
 800f4fe:	f7ff ba6b 	b.w	800e9d8 <_strtod_l+0x90>
 800f502:	2a65      	cmp	r2, #101	; 0x65
 800f504:	f43f ab5f 	beq.w	800ebc6 <_strtod_l+0x27e>
 800f508:	2a45      	cmp	r2, #69	; 0x45
 800f50a:	f43f ab5c 	beq.w	800ebc6 <_strtod_l+0x27e>
 800f50e:	2301      	movs	r3, #1
 800f510:	f7ff bb94 	b.w	800ec3c <_strtod_l+0x2f4>
 800f514:	f3af 8000 	nop.w
 800f518:	94a03595 	.word	0x94a03595
 800f51c:	3fdfffff 	.word	0x3fdfffff
 800f520:	35afe535 	.word	0x35afe535
 800f524:	3fe00000 	.word	0x3fe00000
 800f528:	ffc00000 	.word	0xffc00000
 800f52c:	41dfffff 	.word	0x41dfffff
 800f530:	94a03595 	.word	0x94a03595
 800f534:	3fcfffff 	.word	0x3fcfffff
 800f538:	3ff00000 	.word	0x3ff00000
 800f53c:	7ff00000 	.word	0x7ff00000
 800f540:	7fe00000 	.word	0x7fe00000
 800f544:	7c9fffff 	.word	0x7c9fffff
 800f548:	3fe00000 	.word	0x3fe00000
 800f54c:	bff00000 	.word	0xbff00000
 800f550:	7fefffff 	.word	0x7fefffff

0800f554 <_strtod_r>:
 800f554:	4b01      	ldr	r3, [pc, #4]	; (800f55c <_strtod_r+0x8>)
 800f556:	f7ff b9f7 	b.w	800e948 <_strtod_l>
 800f55a:	bf00      	nop
 800f55c:	20000078 	.word	0x20000078

0800f560 <_strtol_l.constprop.0>:
 800f560:	2b01      	cmp	r3, #1
 800f562:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f566:	d001      	beq.n	800f56c <_strtol_l.constprop.0+0xc>
 800f568:	2b24      	cmp	r3, #36	; 0x24
 800f56a:	d906      	bls.n	800f57a <_strtol_l.constprop.0+0x1a>
 800f56c:	f7fe faf0 	bl	800db50 <__errno>
 800f570:	2316      	movs	r3, #22
 800f572:	6003      	str	r3, [r0, #0]
 800f574:	2000      	movs	r0, #0
 800f576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f57a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f660 <_strtol_l.constprop.0+0x100>
 800f57e:	460d      	mov	r5, r1
 800f580:	462e      	mov	r6, r5
 800f582:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f586:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f58a:	f017 0708 	ands.w	r7, r7, #8
 800f58e:	d1f7      	bne.n	800f580 <_strtol_l.constprop.0+0x20>
 800f590:	2c2d      	cmp	r4, #45	; 0x2d
 800f592:	d132      	bne.n	800f5fa <_strtol_l.constprop.0+0x9a>
 800f594:	782c      	ldrb	r4, [r5, #0]
 800f596:	2701      	movs	r7, #1
 800f598:	1cb5      	adds	r5, r6, #2
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d05b      	beq.n	800f656 <_strtol_l.constprop.0+0xf6>
 800f59e:	2b10      	cmp	r3, #16
 800f5a0:	d109      	bne.n	800f5b6 <_strtol_l.constprop.0+0x56>
 800f5a2:	2c30      	cmp	r4, #48	; 0x30
 800f5a4:	d107      	bne.n	800f5b6 <_strtol_l.constprop.0+0x56>
 800f5a6:	782c      	ldrb	r4, [r5, #0]
 800f5a8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f5ac:	2c58      	cmp	r4, #88	; 0x58
 800f5ae:	d14d      	bne.n	800f64c <_strtol_l.constprop.0+0xec>
 800f5b0:	786c      	ldrb	r4, [r5, #1]
 800f5b2:	2310      	movs	r3, #16
 800f5b4:	3502      	adds	r5, #2
 800f5b6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f5ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800f5be:	f04f 0c00 	mov.w	ip, #0
 800f5c2:	fbb8 f9f3 	udiv	r9, r8, r3
 800f5c6:	4666      	mov	r6, ip
 800f5c8:	fb03 8a19 	mls	sl, r3, r9, r8
 800f5cc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f5d0:	f1be 0f09 	cmp.w	lr, #9
 800f5d4:	d816      	bhi.n	800f604 <_strtol_l.constprop.0+0xa4>
 800f5d6:	4674      	mov	r4, lr
 800f5d8:	42a3      	cmp	r3, r4
 800f5da:	dd24      	ble.n	800f626 <_strtol_l.constprop.0+0xc6>
 800f5dc:	f1bc 0f00 	cmp.w	ip, #0
 800f5e0:	db1e      	blt.n	800f620 <_strtol_l.constprop.0+0xc0>
 800f5e2:	45b1      	cmp	r9, r6
 800f5e4:	d31c      	bcc.n	800f620 <_strtol_l.constprop.0+0xc0>
 800f5e6:	d101      	bne.n	800f5ec <_strtol_l.constprop.0+0x8c>
 800f5e8:	45a2      	cmp	sl, r4
 800f5ea:	db19      	blt.n	800f620 <_strtol_l.constprop.0+0xc0>
 800f5ec:	fb06 4603 	mla	r6, r6, r3, r4
 800f5f0:	f04f 0c01 	mov.w	ip, #1
 800f5f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f5f8:	e7e8      	b.n	800f5cc <_strtol_l.constprop.0+0x6c>
 800f5fa:	2c2b      	cmp	r4, #43	; 0x2b
 800f5fc:	bf04      	itt	eq
 800f5fe:	782c      	ldrbeq	r4, [r5, #0]
 800f600:	1cb5      	addeq	r5, r6, #2
 800f602:	e7ca      	b.n	800f59a <_strtol_l.constprop.0+0x3a>
 800f604:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f608:	f1be 0f19 	cmp.w	lr, #25
 800f60c:	d801      	bhi.n	800f612 <_strtol_l.constprop.0+0xb2>
 800f60e:	3c37      	subs	r4, #55	; 0x37
 800f610:	e7e2      	b.n	800f5d8 <_strtol_l.constprop.0+0x78>
 800f612:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f616:	f1be 0f19 	cmp.w	lr, #25
 800f61a:	d804      	bhi.n	800f626 <_strtol_l.constprop.0+0xc6>
 800f61c:	3c57      	subs	r4, #87	; 0x57
 800f61e:	e7db      	b.n	800f5d8 <_strtol_l.constprop.0+0x78>
 800f620:	f04f 3cff 	mov.w	ip, #4294967295
 800f624:	e7e6      	b.n	800f5f4 <_strtol_l.constprop.0+0x94>
 800f626:	f1bc 0f00 	cmp.w	ip, #0
 800f62a:	da05      	bge.n	800f638 <_strtol_l.constprop.0+0xd8>
 800f62c:	2322      	movs	r3, #34	; 0x22
 800f62e:	6003      	str	r3, [r0, #0]
 800f630:	4646      	mov	r6, r8
 800f632:	b942      	cbnz	r2, 800f646 <_strtol_l.constprop.0+0xe6>
 800f634:	4630      	mov	r0, r6
 800f636:	e79e      	b.n	800f576 <_strtol_l.constprop.0+0x16>
 800f638:	b107      	cbz	r7, 800f63c <_strtol_l.constprop.0+0xdc>
 800f63a:	4276      	negs	r6, r6
 800f63c:	2a00      	cmp	r2, #0
 800f63e:	d0f9      	beq.n	800f634 <_strtol_l.constprop.0+0xd4>
 800f640:	f1bc 0f00 	cmp.w	ip, #0
 800f644:	d000      	beq.n	800f648 <_strtol_l.constprop.0+0xe8>
 800f646:	1e69      	subs	r1, r5, #1
 800f648:	6011      	str	r1, [r2, #0]
 800f64a:	e7f3      	b.n	800f634 <_strtol_l.constprop.0+0xd4>
 800f64c:	2430      	movs	r4, #48	; 0x30
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d1b1      	bne.n	800f5b6 <_strtol_l.constprop.0+0x56>
 800f652:	2308      	movs	r3, #8
 800f654:	e7af      	b.n	800f5b6 <_strtol_l.constprop.0+0x56>
 800f656:	2c30      	cmp	r4, #48	; 0x30
 800f658:	d0a5      	beq.n	800f5a6 <_strtol_l.constprop.0+0x46>
 800f65a:	230a      	movs	r3, #10
 800f65c:	e7ab      	b.n	800f5b6 <_strtol_l.constprop.0+0x56>
 800f65e:	bf00      	nop
 800f660:	08013a89 	.word	0x08013a89

0800f664 <_strtol_r>:
 800f664:	f7ff bf7c 	b.w	800f560 <_strtol_l.constprop.0>

0800f668 <quorem>:
 800f668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f66c:	6903      	ldr	r3, [r0, #16]
 800f66e:	690c      	ldr	r4, [r1, #16]
 800f670:	42a3      	cmp	r3, r4
 800f672:	4607      	mov	r7, r0
 800f674:	f2c0 8081 	blt.w	800f77a <quorem+0x112>
 800f678:	3c01      	subs	r4, #1
 800f67a:	f101 0814 	add.w	r8, r1, #20
 800f67e:	f100 0514 	add.w	r5, r0, #20
 800f682:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f686:	9301      	str	r3, [sp, #4]
 800f688:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f68c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f690:	3301      	adds	r3, #1
 800f692:	429a      	cmp	r2, r3
 800f694:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f698:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f69c:	fbb2 f6f3 	udiv	r6, r2, r3
 800f6a0:	d331      	bcc.n	800f706 <quorem+0x9e>
 800f6a2:	f04f 0e00 	mov.w	lr, #0
 800f6a6:	4640      	mov	r0, r8
 800f6a8:	46ac      	mov	ip, r5
 800f6aa:	46f2      	mov	sl, lr
 800f6ac:	f850 2b04 	ldr.w	r2, [r0], #4
 800f6b0:	b293      	uxth	r3, r2
 800f6b2:	fb06 e303 	mla	r3, r6, r3, lr
 800f6b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f6ba:	b29b      	uxth	r3, r3
 800f6bc:	ebaa 0303 	sub.w	r3, sl, r3
 800f6c0:	f8dc a000 	ldr.w	sl, [ip]
 800f6c4:	0c12      	lsrs	r2, r2, #16
 800f6c6:	fa13 f38a 	uxtah	r3, r3, sl
 800f6ca:	fb06 e202 	mla	r2, r6, r2, lr
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	9b00      	ldr	r3, [sp, #0]
 800f6d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f6d6:	b292      	uxth	r2, r2
 800f6d8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f6dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6e0:	f8bd 3000 	ldrh.w	r3, [sp]
 800f6e4:	4581      	cmp	r9, r0
 800f6e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6ea:	f84c 3b04 	str.w	r3, [ip], #4
 800f6ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f6f2:	d2db      	bcs.n	800f6ac <quorem+0x44>
 800f6f4:	f855 300b 	ldr.w	r3, [r5, fp]
 800f6f8:	b92b      	cbnz	r3, 800f706 <quorem+0x9e>
 800f6fa:	9b01      	ldr	r3, [sp, #4]
 800f6fc:	3b04      	subs	r3, #4
 800f6fe:	429d      	cmp	r5, r3
 800f700:	461a      	mov	r2, r3
 800f702:	d32e      	bcc.n	800f762 <quorem+0xfa>
 800f704:	613c      	str	r4, [r7, #16]
 800f706:	4638      	mov	r0, r7
 800f708:	f001 fc82 	bl	8011010 <__mcmp>
 800f70c:	2800      	cmp	r0, #0
 800f70e:	db24      	blt.n	800f75a <quorem+0xf2>
 800f710:	3601      	adds	r6, #1
 800f712:	4628      	mov	r0, r5
 800f714:	f04f 0c00 	mov.w	ip, #0
 800f718:	f858 2b04 	ldr.w	r2, [r8], #4
 800f71c:	f8d0 e000 	ldr.w	lr, [r0]
 800f720:	b293      	uxth	r3, r2
 800f722:	ebac 0303 	sub.w	r3, ip, r3
 800f726:	0c12      	lsrs	r2, r2, #16
 800f728:	fa13 f38e 	uxtah	r3, r3, lr
 800f72c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f730:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f734:	b29b      	uxth	r3, r3
 800f736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f73a:	45c1      	cmp	r9, r8
 800f73c:	f840 3b04 	str.w	r3, [r0], #4
 800f740:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f744:	d2e8      	bcs.n	800f718 <quorem+0xb0>
 800f746:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f74a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f74e:	b922      	cbnz	r2, 800f75a <quorem+0xf2>
 800f750:	3b04      	subs	r3, #4
 800f752:	429d      	cmp	r5, r3
 800f754:	461a      	mov	r2, r3
 800f756:	d30a      	bcc.n	800f76e <quorem+0x106>
 800f758:	613c      	str	r4, [r7, #16]
 800f75a:	4630      	mov	r0, r6
 800f75c:	b003      	add	sp, #12
 800f75e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f762:	6812      	ldr	r2, [r2, #0]
 800f764:	3b04      	subs	r3, #4
 800f766:	2a00      	cmp	r2, #0
 800f768:	d1cc      	bne.n	800f704 <quorem+0x9c>
 800f76a:	3c01      	subs	r4, #1
 800f76c:	e7c7      	b.n	800f6fe <quorem+0x96>
 800f76e:	6812      	ldr	r2, [r2, #0]
 800f770:	3b04      	subs	r3, #4
 800f772:	2a00      	cmp	r2, #0
 800f774:	d1f0      	bne.n	800f758 <quorem+0xf0>
 800f776:	3c01      	subs	r4, #1
 800f778:	e7eb      	b.n	800f752 <quorem+0xea>
 800f77a:	2000      	movs	r0, #0
 800f77c:	e7ee      	b.n	800f75c <quorem+0xf4>
	...

0800f780 <_dtoa_r>:
 800f780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f784:	ed2d 8b04 	vpush	{d8-d9}
 800f788:	ec57 6b10 	vmov	r6, r7, d0
 800f78c:	b093      	sub	sp, #76	; 0x4c
 800f78e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f790:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f794:	9106      	str	r1, [sp, #24]
 800f796:	ee10 aa10 	vmov	sl, s0
 800f79a:	4604      	mov	r4, r0
 800f79c:	9209      	str	r2, [sp, #36]	; 0x24
 800f79e:	930c      	str	r3, [sp, #48]	; 0x30
 800f7a0:	46bb      	mov	fp, r7
 800f7a2:	b975      	cbnz	r5, 800f7c2 <_dtoa_r+0x42>
 800f7a4:	2010      	movs	r0, #16
 800f7a6:	f001 f94d 	bl	8010a44 <malloc>
 800f7aa:	4602      	mov	r2, r0
 800f7ac:	6260      	str	r0, [r4, #36]	; 0x24
 800f7ae:	b920      	cbnz	r0, 800f7ba <_dtoa_r+0x3a>
 800f7b0:	4ba7      	ldr	r3, [pc, #668]	; (800fa50 <_dtoa_r+0x2d0>)
 800f7b2:	21ea      	movs	r1, #234	; 0xea
 800f7b4:	48a7      	ldr	r0, [pc, #668]	; (800fa54 <_dtoa_r+0x2d4>)
 800f7b6:	f002 f8ad 	bl	8011914 <__assert_func>
 800f7ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f7be:	6005      	str	r5, [r0, #0]
 800f7c0:	60c5      	str	r5, [r0, #12]
 800f7c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7c4:	6819      	ldr	r1, [r3, #0]
 800f7c6:	b151      	cbz	r1, 800f7de <_dtoa_r+0x5e>
 800f7c8:	685a      	ldr	r2, [r3, #4]
 800f7ca:	604a      	str	r2, [r1, #4]
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	4093      	lsls	r3, r2
 800f7d0:	608b      	str	r3, [r1, #8]
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	f001 f990 	bl	8010af8 <_Bfree>
 800f7d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7da:	2200      	movs	r2, #0
 800f7dc:	601a      	str	r2, [r3, #0]
 800f7de:	1e3b      	subs	r3, r7, #0
 800f7e0:	bfaa      	itet	ge
 800f7e2:	2300      	movge	r3, #0
 800f7e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f7e8:	f8c8 3000 	strge.w	r3, [r8]
 800f7ec:	4b9a      	ldr	r3, [pc, #616]	; (800fa58 <_dtoa_r+0x2d8>)
 800f7ee:	bfbc      	itt	lt
 800f7f0:	2201      	movlt	r2, #1
 800f7f2:	f8c8 2000 	strlt.w	r2, [r8]
 800f7f6:	ea33 030b 	bics.w	r3, r3, fp
 800f7fa:	d11b      	bne.n	800f834 <_dtoa_r+0xb4>
 800f7fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7fe:	f242 730f 	movw	r3, #9999	; 0x270f
 800f802:	6013      	str	r3, [r2, #0]
 800f804:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f808:	4333      	orrs	r3, r6
 800f80a:	f000 8592 	beq.w	8010332 <_dtoa_r+0xbb2>
 800f80e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f810:	b963      	cbnz	r3, 800f82c <_dtoa_r+0xac>
 800f812:	4b92      	ldr	r3, [pc, #584]	; (800fa5c <_dtoa_r+0x2dc>)
 800f814:	e022      	b.n	800f85c <_dtoa_r+0xdc>
 800f816:	4b92      	ldr	r3, [pc, #584]	; (800fa60 <_dtoa_r+0x2e0>)
 800f818:	9301      	str	r3, [sp, #4]
 800f81a:	3308      	adds	r3, #8
 800f81c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f81e:	6013      	str	r3, [r2, #0]
 800f820:	9801      	ldr	r0, [sp, #4]
 800f822:	b013      	add	sp, #76	; 0x4c
 800f824:	ecbd 8b04 	vpop	{d8-d9}
 800f828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f82c:	4b8b      	ldr	r3, [pc, #556]	; (800fa5c <_dtoa_r+0x2dc>)
 800f82e:	9301      	str	r3, [sp, #4]
 800f830:	3303      	adds	r3, #3
 800f832:	e7f3      	b.n	800f81c <_dtoa_r+0x9c>
 800f834:	2200      	movs	r2, #0
 800f836:	2300      	movs	r3, #0
 800f838:	4650      	mov	r0, sl
 800f83a:	4659      	mov	r1, fp
 800f83c:	f7f1 f944 	bl	8000ac8 <__aeabi_dcmpeq>
 800f840:	ec4b ab19 	vmov	d9, sl, fp
 800f844:	4680      	mov	r8, r0
 800f846:	b158      	cbz	r0, 800f860 <_dtoa_r+0xe0>
 800f848:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f84a:	2301      	movs	r3, #1
 800f84c:	6013      	str	r3, [r2, #0]
 800f84e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f850:	2b00      	cmp	r3, #0
 800f852:	f000 856b 	beq.w	801032c <_dtoa_r+0xbac>
 800f856:	4883      	ldr	r0, [pc, #524]	; (800fa64 <_dtoa_r+0x2e4>)
 800f858:	6018      	str	r0, [r3, #0]
 800f85a:	1e43      	subs	r3, r0, #1
 800f85c:	9301      	str	r3, [sp, #4]
 800f85e:	e7df      	b.n	800f820 <_dtoa_r+0xa0>
 800f860:	ec4b ab10 	vmov	d0, sl, fp
 800f864:	aa10      	add	r2, sp, #64	; 0x40
 800f866:	a911      	add	r1, sp, #68	; 0x44
 800f868:	4620      	mov	r0, r4
 800f86a:	f001 fcf3 	bl	8011254 <__d2b>
 800f86e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f872:	ee08 0a10 	vmov	s16, r0
 800f876:	2d00      	cmp	r5, #0
 800f878:	f000 8084 	beq.w	800f984 <_dtoa_r+0x204>
 800f87c:	ee19 3a90 	vmov	r3, s19
 800f880:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f884:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f888:	4656      	mov	r6, sl
 800f88a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f88e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f892:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f896:	4b74      	ldr	r3, [pc, #464]	; (800fa68 <_dtoa_r+0x2e8>)
 800f898:	2200      	movs	r2, #0
 800f89a:	4630      	mov	r0, r6
 800f89c:	4639      	mov	r1, r7
 800f89e:	f7f0 fcf3 	bl	8000288 <__aeabi_dsub>
 800f8a2:	a365      	add	r3, pc, #404	; (adr r3, 800fa38 <_dtoa_r+0x2b8>)
 800f8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a8:	f7f0 fea6 	bl	80005f8 <__aeabi_dmul>
 800f8ac:	a364      	add	r3, pc, #400	; (adr r3, 800fa40 <_dtoa_r+0x2c0>)
 800f8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b2:	f7f0 fceb 	bl	800028c <__adddf3>
 800f8b6:	4606      	mov	r6, r0
 800f8b8:	4628      	mov	r0, r5
 800f8ba:	460f      	mov	r7, r1
 800f8bc:	f7f0 fe32 	bl	8000524 <__aeabi_i2d>
 800f8c0:	a361      	add	r3, pc, #388	; (adr r3, 800fa48 <_dtoa_r+0x2c8>)
 800f8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8c6:	f7f0 fe97 	bl	80005f8 <__aeabi_dmul>
 800f8ca:	4602      	mov	r2, r0
 800f8cc:	460b      	mov	r3, r1
 800f8ce:	4630      	mov	r0, r6
 800f8d0:	4639      	mov	r1, r7
 800f8d2:	f7f0 fcdb 	bl	800028c <__adddf3>
 800f8d6:	4606      	mov	r6, r0
 800f8d8:	460f      	mov	r7, r1
 800f8da:	f7f1 f93d 	bl	8000b58 <__aeabi_d2iz>
 800f8de:	2200      	movs	r2, #0
 800f8e0:	9000      	str	r0, [sp, #0]
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	f7f1 f8f8 	bl	8000adc <__aeabi_dcmplt>
 800f8ec:	b150      	cbz	r0, 800f904 <_dtoa_r+0x184>
 800f8ee:	9800      	ldr	r0, [sp, #0]
 800f8f0:	f7f0 fe18 	bl	8000524 <__aeabi_i2d>
 800f8f4:	4632      	mov	r2, r6
 800f8f6:	463b      	mov	r3, r7
 800f8f8:	f7f1 f8e6 	bl	8000ac8 <__aeabi_dcmpeq>
 800f8fc:	b910      	cbnz	r0, 800f904 <_dtoa_r+0x184>
 800f8fe:	9b00      	ldr	r3, [sp, #0]
 800f900:	3b01      	subs	r3, #1
 800f902:	9300      	str	r3, [sp, #0]
 800f904:	9b00      	ldr	r3, [sp, #0]
 800f906:	2b16      	cmp	r3, #22
 800f908:	d85a      	bhi.n	800f9c0 <_dtoa_r+0x240>
 800f90a:	9a00      	ldr	r2, [sp, #0]
 800f90c:	4b57      	ldr	r3, [pc, #348]	; (800fa6c <_dtoa_r+0x2ec>)
 800f90e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f916:	ec51 0b19 	vmov	r0, r1, d9
 800f91a:	f7f1 f8df 	bl	8000adc <__aeabi_dcmplt>
 800f91e:	2800      	cmp	r0, #0
 800f920:	d050      	beq.n	800f9c4 <_dtoa_r+0x244>
 800f922:	9b00      	ldr	r3, [sp, #0]
 800f924:	3b01      	subs	r3, #1
 800f926:	9300      	str	r3, [sp, #0]
 800f928:	2300      	movs	r3, #0
 800f92a:	930b      	str	r3, [sp, #44]	; 0x2c
 800f92c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f92e:	1b5d      	subs	r5, r3, r5
 800f930:	1e6b      	subs	r3, r5, #1
 800f932:	9305      	str	r3, [sp, #20]
 800f934:	bf45      	ittet	mi
 800f936:	f1c5 0301 	rsbmi	r3, r5, #1
 800f93a:	9304      	strmi	r3, [sp, #16]
 800f93c:	2300      	movpl	r3, #0
 800f93e:	2300      	movmi	r3, #0
 800f940:	bf4c      	ite	mi
 800f942:	9305      	strmi	r3, [sp, #20]
 800f944:	9304      	strpl	r3, [sp, #16]
 800f946:	9b00      	ldr	r3, [sp, #0]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	db3d      	blt.n	800f9c8 <_dtoa_r+0x248>
 800f94c:	9b05      	ldr	r3, [sp, #20]
 800f94e:	9a00      	ldr	r2, [sp, #0]
 800f950:	920a      	str	r2, [sp, #40]	; 0x28
 800f952:	4413      	add	r3, r2
 800f954:	9305      	str	r3, [sp, #20]
 800f956:	2300      	movs	r3, #0
 800f958:	9307      	str	r3, [sp, #28]
 800f95a:	9b06      	ldr	r3, [sp, #24]
 800f95c:	2b09      	cmp	r3, #9
 800f95e:	f200 8089 	bhi.w	800fa74 <_dtoa_r+0x2f4>
 800f962:	2b05      	cmp	r3, #5
 800f964:	bfc4      	itt	gt
 800f966:	3b04      	subgt	r3, #4
 800f968:	9306      	strgt	r3, [sp, #24]
 800f96a:	9b06      	ldr	r3, [sp, #24]
 800f96c:	f1a3 0302 	sub.w	r3, r3, #2
 800f970:	bfcc      	ite	gt
 800f972:	2500      	movgt	r5, #0
 800f974:	2501      	movle	r5, #1
 800f976:	2b03      	cmp	r3, #3
 800f978:	f200 8087 	bhi.w	800fa8a <_dtoa_r+0x30a>
 800f97c:	e8df f003 	tbb	[pc, r3]
 800f980:	59383a2d 	.word	0x59383a2d
 800f984:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f988:	441d      	add	r5, r3
 800f98a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f98e:	2b20      	cmp	r3, #32
 800f990:	bfc1      	itttt	gt
 800f992:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f996:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f99a:	fa0b f303 	lslgt.w	r3, fp, r3
 800f99e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f9a2:	bfda      	itte	le
 800f9a4:	f1c3 0320 	rsble	r3, r3, #32
 800f9a8:	fa06 f003 	lslle.w	r0, r6, r3
 800f9ac:	4318      	orrgt	r0, r3
 800f9ae:	f7f0 fda9 	bl	8000504 <__aeabi_ui2d>
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	4606      	mov	r6, r0
 800f9b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f9ba:	3d01      	subs	r5, #1
 800f9bc:	930e      	str	r3, [sp, #56]	; 0x38
 800f9be:	e76a      	b.n	800f896 <_dtoa_r+0x116>
 800f9c0:	2301      	movs	r3, #1
 800f9c2:	e7b2      	b.n	800f92a <_dtoa_r+0x1aa>
 800f9c4:	900b      	str	r0, [sp, #44]	; 0x2c
 800f9c6:	e7b1      	b.n	800f92c <_dtoa_r+0x1ac>
 800f9c8:	9b04      	ldr	r3, [sp, #16]
 800f9ca:	9a00      	ldr	r2, [sp, #0]
 800f9cc:	1a9b      	subs	r3, r3, r2
 800f9ce:	9304      	str	r3, [sp, #16]
 800f9d0:	4253      	negs	r3, r2
 800f9d2:	9307      	str	r3, [sp, #28]
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	930a      	str	r3, [sp, #40]	; 0x28
 800f9d8:	e7bf      	b.n	800f95a <_dtoa_r+0x1da>
 800f9da:	2300      	movs	r3, #0
 800f9dc:	9308      	str	r3, [sp, #32]
 800f9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	dc55      	bgt.n	800fa90 <_dtoa_r+0x310>
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f9ea:	461a      	mov	r2, r3
 800f9ec:	9209      	str	r2, [sp, #36]	; 0x24
 800f9ee:	e00c      	b.n	800fa0a <_dtoa_r+0x28a>
 800f9f0:	2301      	movs	r3, #1
 800f9f2:	e7f3      	b.n	800f9dc <_dtoa_r+0x25c>
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9f8:	9308      	str	r3, [sp, #32]
 800f9fa:	9b00      	ldr	r3, [sp, #0]
 800f9fc:	4413      	add	r3, r2
 800f9fe:	9302      	str	r3, [sp, #8]
 800fa00:	3301      	adds	r3, #1
 800fa02:	2b01      	cmp	r3, #1
 800fa04:	9303      	str	r3, [sp, #12]
 800fa06:	bfb8      	it	lt
 800fa08:	2301      	movlt	r3, #1
 800fa0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	6042      	str	r2, [r0, #4]
 800fa10:	2204      	movs	r2, #4
 800fa12:	f102 0614 	add.w	r6, r2, #20
 800fa16:	429e      	cmp	r6, r3
 800fa18:	6841      	ldr	r1, [r0, #4]
 800fa1a:	d93d      	bls.n	800fa98 <_dtoa_r+0x318>
 800fa1c:	4620      	mov	r0, r4
 800fa1e:	f001 f82b 	bl	8010a78 <_Balloc>
 800fa22:	9001      	str	r0, [sp, #4]
 800fa24:	2800      	cmp	r0, #0
 800fa26:	d13b      	bne.n	800faa0 <_dtoa_r+0x320>
 800fa28:	4b11      	ldr	r3, [pc, #68]	; (800fa70 <_dtoa_r+0x2f0>)
 800fa2a:	4602      	mov	r2, r0
 800fa2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fa30:	e6c0      	b.n	800f7b4 <_dtoa_r+0x34>
 800fa32:	2301      	movs	r3, #1
 800fa34:	e7df      	b.n	800f9f6 <_dtoa_r+0x276>
 800fa36:	bf00      	nop
 800fa38:	636f4361 	.word	0x636f4361
 800fa3c:	3fd287a7 	.word	0x3fd287a7
 800fa40:	8b60c8b3 	.word	0x8b60c8b3
 800fa44:	3fc68a28 	.word	0x3fc68a28
 800fa48:	509f79fb 	.word	0x509f79fb
 800fa4c:	3fd34413 	.word	0x3fd34413
 800fa50:	08013b96 	.word	0x08013b96
 800fa54:	08013bad 	.word	0x08013bad
 800fa58:	7ff00000 	.word	0x7ff00000
 800fa5c:	08013b92 	.word	0x08013b92
 800fa60:	08013b89 	.word	0x08013b89
 800fa64:	08013a09 	.word	0x08013a09
 800fa68:	3ff80000 	.word	0x3ff80000
 800fa6c:	08013d18 	.word	0x08013d18
 800fa70:	08013c08 	.word	0x08013c08
 800fa74:	2501      	movs	r5, #1
 800fa76:	2300      	movs	r3, #0
 800fa78:	9306      	str	r3, [sp, #24]
 800fa7a:	9508      	str	r5, [sp, #32]
 800fa7c:	f04f 33ff 	mov.w	r3, #4294967295
 800fa80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa84:	2200      	movs	r2, #0
 800fa86:	2312      	movs	r3, #18
 800fa88:	e7b0      	b.n	800f9ec <_dtoa_r+0x26c>
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	9308      	str	r3, [sp, #32]
 800fa8e:	e7f5      	b.n	800fa7c <_dtoa_r+0x2fc>
 800fa90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa96:	e7b8      	b.n	800fa0a <_dtoa_r+0x28a>
 800fa98:	3101      	adds	r1, #1
 800fa9a:	6041      	str	r1, [r0, #4]
 800fa9c:	0052      	lsls	r2, r2, #1
 800fa9e:	e7b8      	b.n	800fa12 <_dtoa_r+0x292>
 800faa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800faa2:	9a01      	ldr	r2, [sp, #4]
 800faa4:	601a      	str	r2, [r3, #0]
 800faa6:	9b03      	ldr	r3, [sp, #12]
 800faa8:	2b0e      	cmp	r3, #14
 800faaa:	f200 809d 	bhi.w	800fbe8 <_dtoa_r+0x468>
 800faae:	2d00      	cmp	r5, #0
 800fab0:	f000 809a 	beq.w	800fbe8 <_dtoa_r+0x468>
 800fab4:	9b00      	ldr	r3, [sp, #0]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	dd32      	ble.n	800fb20 <_dtoa_r+0x3a0>
 800faba:	4ab7      	ldr	r2, [pc, #732]	; (800fd98 <_dtoa_r+0x618>)
 800fabc:	f003 030f 	and.w	r3, r3, #15
 800fac0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fac8:	9b00      	ldr	r3, [sp, #0]
 800faca:	05d8      	lsls	r0, r3, #23
 800facc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800fad0:	d516      	bpl.n	800fb00 <_dtoa_r+0x380>
 800fad2:	4bb2      	ldr	r3, [pc, #712]	; (800fd9c <_dtoa_r+0x61c>)
 800fad4:	ec51 0b19 	vmov	r0, r1, d9
 800fad8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fadc:	f7f0 feb6 	bl	800084c <__aeabi_ddiv>
 800fae0:	f007 070f 	and.w	r7, r7, #15
 800fae4:	4682      	mov	sl, r0
 800fae6:	468b      	mov	fp, r1
 800fae8:	2503      	movs	r5, #3
 800faea:	4eac      	ldr	r6, [pc, #688]	; (800fd9c <_dtoa_r+0x61c>)
 800faec:	b957      	cbnz	r7, 800fb04 <_dtoa_r+0x384>
 800faee:	4642      	mov	r2, r8
 800faf0:	464b      	mov	r3, r9
 800faf2:	4650      	mov	r0, sl
 800faf4:	4659      	mov	r1, fp
 800faf6:	f7f0 fea9 	bl	800084c <__aeabi_ddiv>
 800fafa:	4682      	mov	sl, r0
 800fafc:	468b      	mov	fp, r1
 800fafe:	e028      	b.n	800fb52 <_dtoa_r+0x3d2>
 800fb00:	2502      	movs	r5, #2
 800fb02:	e7f2      	b.n	800faea <_dtoa_r+0x36a>
 800fb04:	07f9      	lsls	r1, r7, #31
 800fb06:	d508      	bpl.n	800fb1a <_dtoa_r+0x39a>
 800fb08:	4640      	mov	r0, r8
 800fb0a:	4649      	mov	r1, r9
 800fb0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fb10:	f7f0 fd72 	bl	80005f8 <__aeabi_dmul>
 800fb14:	3501      	adds	r5, #1
 800fb16:	4680      	mov	r8, r0
 800fb18:	4689      	mov	r9, r1
 800fb1a:	107f      	asrs	r7, r7, #1
 800fb1c:	3608      	adds	r6, #8
 800fb1e:	e7e5      	b.n	800faec <_dtoa_r+0x36c>
 800fb20:	f000 809b 	beq.w	800fc5a <_dtoa_r+0x4da>
 800fb24:	9b00      	ldr	r3, [sp, #0]
 800fb26:	4f9d      	ldr	r7, [pc, #628]	; (800fd9c <_dtoa_r+0x61c>)
 800fb28:	425e      	negs	r6, r3
 800fb2a:	4b9b      	ldr	r3, [pc, #620]	; (800fd98 <_dtoa_r+0x618>)
 800fb2c:	f006 020f 	and.w	r2, r6, #15
 800fb30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb38:	ec51 0b19 	vmov	r0, r1, d9
 800fb3c:	f7f0 fd5c 	bl	80005f8 <__aeabi_dmul>
 800fb40:	1136      	asrs	r6, r6, #4
 800fb42:	4682      	mov	sl, r0
 800fb44:	468b      	mov	fp, r1
 800fb46:	2300      	movs	r3, #0
 800fb48:	2502      	movs	r5, #2
 800fb4a:	2e00      	cmp	r6, #0
 800fb4c:	d17a      	bne.n	800fc44 <_dtoa_r+0x4c4>
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d1d3      	bne.n	800fafa <_dtoa_r+0x37a>
 800fb52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	f000 8082 	beq.w	800fc5e <_dtoa_r+0x4de>
 800fb5a:	4b91      	ldr	r3, [pc, #580]	; (800fda0 <_dtoa_r+0x620>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	4650      	mov	r0, sl
 800fb60:	4659      	mov	r1, fp
 800fb62:	f7f0 ffbb 	bl	8000adc <__aeabi_dcmplt>
 800fb66:	2800      	cmp	r0, #0
 800fb68:	d079      	beq.n	800fc5e <_dtoa_r+0x4de>
 800fb6a:	9b03      	ldr	r3, [sp, #12]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d076      	beq.n	800fc5e <_dtoa_r+0x4de>
 800fb70:	9b02      	ldr	r3, [sp, #8]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	dd36      	ble.n	800fbe4 <_dtoa_r+0x464>
 800fb76:	9b00      	ldr	r3, [sp, #0]
 800fb78:	4650      	mov	r0, sl
 800fb7a:	4659      	mov	r1, fp
 800fb7c:	1e5f      	subs	r7, r3, #1
 800fb7e:	2200      	movs	r2, #0
 800fb80:	4b88      	ldr	r3, [pc, #544]	; (800fda4 <_dtoa_r+0x624>)
 800fb82:	f7f0 fd39 	bl	80005f8 <__aeabi_dmul>
 800fb86:	9e02      	ldr	r6, [sp, #8]
 800fb88:	4682      	mov	sl, r0
 800fb8a:	468b      	mov	fp, r1
 800fb8c:	3501      	adds	r5, #1
 800fb8e:	4628      	mov	r0, r5
 800fb90:	f7f0 fcc8 	bl	8000524 <__aeabi_i2d>
 800fb94:	4652      	mov	r2, sl
 800fb96:	465b      	mov	r3, fp
 800fb98:	f7f0 fd2e 	bl	80005f8 <__aeabi_dmul>
 800fb9c:	4b82      	ldr	r3, [pc, #520]	; (800fda8 <_dtoa_r+0x628>)
 800fb9e:	2200      	movs	r2, #0
 800fba0:	f7f0 fb74 	bl	800028c <__adddf3>
 800fba4:	46d0      	mov	r8, sl
 800fba6:	46d9      	mov	r9, fp
 800fba8:	4682      	mov	sl, r0
 800fbaa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fbae:	2e00      	cmp	r6, #0
 800fbb0:	d158      	bne.n	800fc64 <_dtoa_r+0x4e4>
 800fbb2:	4b7e      	ldr	r3, [pc, #504]	; (800fdac <_dtoa_r+0x62c>)
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	4640      	mov	r0, r8
 800fbb8:	4649      	mov	r1, r9
 800fbba:	f7f0 fb65 	bl	8000288 <__aeabi_dsub>
 800fbbe:	4652      	mov	r2, sl
 800fbc0:	465b      	mov	r3, fp
 800fbc2:	4680      	mov	r8, r0
 800fbc4:	4689      	mov	r9, r1
 800fbc6:	f7f0 ffa7 	bl	8000b18 <__aeabi_dcmpgt>
 800fbca:	2800      	cmp	r0, #0
 800fbcc:	f040 8295 	bne.w	80100fa <_dtoa_r+0x97a>
 800fbd0:	4652      	mov	r2, sl
 800fbd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fbd6:	4640      	mov	r0, r8
 800fbd8:	4649      	mov	r1, r9
 800fbda:	f7f0 ff7f 	bl	8000adc <__aeabi_dcmplt>
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	f040 8289 	bne.w	80100f6 <_dtoa_r+0x976>
 800fbe4:	ec5b ab19 	vmov	sl, fp, d9
 800fbe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	f2c0 8148 	blt.w	800fe80 <_dtoa_r+0x700>
 800fbf0:	9a00      	ldr	r2, [sp, #0]
 800fbf2:	2a0e      	cmp	r2, #14
 800fbf4:	f300 8144 	bgt.w	800fe80 <_dtoa_r+0x700>
 800fbf8:	4b67      	ldr	r3, [pc, #412]	; (800fd98 <_dtoa_r+0x618>)
 800fbfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fbfe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fc02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	f280 80d5 	bge.w	800fdb4 <_dtoa_r+0x634>
 800fc0a:	9b03      	ldr	r3, [sp, #12]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	f300 80d1 	bgt.w	800fdb4 <_dtoa_r+0x634>
 800fc12:	f040 826f 	bne.w	80100f4 <_dtoa_r+0x974>
 800fc16:	4b65      	ldr	r3, [pc, #404]	; (800fdac <_dtoa_r+0x62c>)
 800fc18:	2200      	movs	r2, #0
 800fc1a:	4640      	mov	r0, r8
 800fc1c:	4649      	mov	r1, r9
 800fc1e:	f7f0 fceb 	bl	80005f8 <__aeabi_dmul>
 800fc22:	4652      	mov	r2, sl
 800fc24:	465b      	mov	r3, fp
 800fc26:	f7f0 ff6d 	bl	8000b04 <__aeabi_dcmpge>
 800fc2a:	9e03      	ldr	r6, [sp, #12]
 800fc2c:	4637      	mov	r7, r6
 800fc2e:	2800      	cmp	r0, #0
 800fc30:	f040 8245 	bne.w	80100be <_dtoa_r+0x93e>
 800fc34:	9d01      	ldr	r5, [sp, #4]
 800fc36:	2331      	movs	r3, #49	; 0x31
 800fc38:	f805 3b01 	strb.w	r3, [r5], #1
 800fc3c:	9b00      	ldr	r3, [sp, #0]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	9300      	str	r3, [sp, #0]
 800fc42:	e240      	b.n	80100c6 <_dtoa_r+0x946>
 800fc44:	07f2      	lsls	r2, r6, #31
 800fc46:	d505      	bpl.n	800fc54 <_dtoa_r+0x4d4>
 800fc48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc4c:	f7f0 fcd4 	bl	80005f8 <__aeabi_dmul>
 800fc50:	3501      	adds	r5, #1
 800fc52:	2301      	movs	r3, #1
 800fc54:	1076      	asrs	r6, r6, #1
 800fc56:	3708      	adds	r7, #8
 800fc58:	e777      	b.n	800fb4a <_dtoa_r+0x3ca>
 800fc5a:	2502      	movs	r5, #2
 800fc5c:	e779      	b.n	800fb52 <_dtoa_r+0x3d2>
 800fc5e:	9f00      	ldr	r7, [sp, #0]
 800fc60:	9e03      	ldr	r6, [sp, #12]
 800fc62:	e794      	b.n	800fb8e <_dtoa_r+0x40e>
 800fc64:	9901      	ldr	r1, [sp, #4]
 800fc66:	4b4c      	ldr	r3, [pc, #304]	; (800fd98 <_dtoa_r+0x618>)
 800fc68:	4431      	add	r1, r6
 800fc6a:	910d      	str	r1, [sp, #52]	; 0x34
 800fc6c:	9908      	ldr	r1, [sp, #32]
 800fc6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fc72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fc76:	2900      	cmp	r1, #0
 800fc78:	d043      	beq.n	800fd02 <_dtoa_r+0x582>
 800fc7a:	494d      	ldr	r1, [pc, #308]	; (800fdb0 <_dtoa_r+0x630>)
 800fc7c:	2000      	movs	r0, #0
 800fc7e:	f7f0 fde5 	bl	800084c <__aeabi_ddiv>
 800fc82:	4652      	mov	r2, sl
 800fc84:	465b      	mov	r3, fp
 800fc86:	f7f0 faff 	bl	8000288 <__aeabi_dsub>
 800fc8a:	9d01      	ldr	r5, [sp, #4]
 800fc8c:	4682      	mov	sl, r0
 800fc8e:	468b      	mov	fp, r1
 800fc90:	4649      	mov	r1, r9
 800fc92:	4640      	mov	r0, r8
 800fc94:	f7f0 ff60 	bl	8000b58 <__aeabi_d2iz>
 800fc98:	4606      	mov	r6, r0
 800fc9a:	f7f0 fc43 	bl	8000524 <__aeabi_i2d>
 800fc9e:	4602      	mov	r2, r0
 800fca0:	460b      	mov	r3, r1
 800fca2:	4640      	mov	r0, r8
 800fca4:	4649      	mov	r1, r9
 800fca6:	f7f0 faef 	bl	8000288 <__aeabi_dsub>
 800fcaa:	3630      	adds	r6, #48	; 0x30
 800fcac:	f805 6b01 	strb.w	r6, [r5], #1
 800fcb0:	4652      	mov	r2, sl
 800fcb2:	465b      	mov	r3, fp
 800fcb4:	4680      	mov	r8, r0
 800fcb6:	4689      	mov	r9, r1
 800fcb8:	f7f0 ff10 	bl	8000adc <__aeabi_dcmplt>
 800fcbc:	2800      	cmp	r0, #0
 800fcbe:	d163      	bne.n	800fd88 <_dtoa_r+0x608>
 800fcc0:	4642      	mov	r2, r8
 800fcc2:	464b      	mov	r3, r9
 800fcc4:	4936      	ldr	r1, [pc, #216]	; (800fda0 <_dtoa_r+0x620>)
 800fcc6:	2000      	movs	r0, #0
 800fcc8:	f7f0 fade 	bl	8000288 <__aeabi_dsub>
 800fccc:	4652      	mov	r2, sl
 800fcce:	465b      	mov	r3, fp
 800fcd0:	f7f0 ff04 	bl	8000adc <__aeabi_dcmplt>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	f040 80b5 	bne.w	800fe44 <_dtoa_r+0x6c4>
 800fcda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fcdc:	429d      	cmp	r5, r3
 800fcde:	d081      	beq.n	800fbe4 <_dtoa_r+0x464>
 800fce0:	4b30      	ldr	r3, [pc, #192]	; (800fda4 <_dtoa_r+0x624>)
 800fce2:	2200      	movs	r2, #0
 800fce4:	4650      	mov	r0, sl
 800fce6:	4659      	mov	r1, fp
 800fce8:	f7f0 fc86 	bl	80005f8 <__aeabi_dmul>
 800fcec:	4b2d      	ldr	r3, [pc, #180]	; (800fda4 <_dtoa_r+0x624>)
 800fcee:	4682      	mov	sl, r0
 800fcf0:	468b      	mov	fp, r1
 800fcf2:	4640      	mov	r0, r8
 800fcf4:	4649      	mov	r1, r9
 800fcf6:	2200      	movs	r2, #0
 800fcf8:	f7f0 fc7e 	bl	80005f8 <__aeabi_dmul>
 800fcfc:	4680      	mov	r8, r0
 800fcfe:	4689      	mov	r9, r1
 800fd00:	e7c6      	b.n	800fc90 <_dtoa_r+0x510>
 800fd02:	4650      	mov	r0, sl
 800fd04:	4659      	mov	r1, fp
 800fd06:	f7f0 fc77 	bl	80005f8 <__aeabi_dmul>
 800fd0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd0c:	9d01      	ldr	r5, [sp, #4]
 800fd0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd10:	4682      	mov	sl, r0
 800fd12:	468b      	mov	fp, r1
 800fd14:	4649      	mov	r1, r9
 800fd16:	4640      	mov	r0, r8
 800fd18:	f7f0 ff1e 	bl	8000b58 <__aeabi_d2iz>
 800fd1c:	4606      	mov	r6, r0
 800fd1e:	f7f0 fc01 	bl	8000524 <__aeabi_i2d>
 800fd22:	3630      	adds	r6, #48	; 0x30
 800fd24:	4602      	mov	r2, r0
 800fd26:	460b      	mov	r3, r1
 800fd28:	4640      	mov	r0, r8
 800fd2a:	4649      	mov	r1, r9
 800fd2c:	f7f0 faac 	bl	8000288 <__aeabi_dsub>
 800fd30:	f805 6b01 	strb.w	r6, [r5], #1
 800fd34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd36:	429d      	cmp	r5, r3
 800fd38:	4680      	mov	r8, r0
 800fd3a:	4689      	mov	r9, r1
 800fd3c:	f04f 0200 	mov.w	r2, #0
 800fd40:	d124      	bne.n	800fd8c <_dtoa_r+0x60c>
 800fd42:	4b1b      	ldr	r3, [pc, #108]	; (800fdb0 <_dtoa_r+0x630>)
 800fd44:	4650      	mov	r0, sl
 800fd46:	4659      	mov	r1, fp
 800fd48:	f7f0 faa0 	bl	800028c <__adddf3>
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	460b      	mov	r3, r1
 800fd50:	4640      	mov	r0, r8
 800fd52:	4649      	mov	r1, r9
 800fd54:	f7f0 fee0 	bl	8000b18 <__aeabi_dcmpgt>
 800fd58:	2800      	cmp	r0, #0
 800fd5a:	d173      	bne.n	800fe44 <_dtoa_r+0x6c4>
 800fd5c:	4652      	mov	r2, sl
 800fd5e:	465b      	mov	r3, fp
 800fd60:	4913      	ldr	r1, [pc, #76]	; (800fdb0 <_dtoa_r+0x630>)
 800fd62:	2000      	movs	r0, #0
 800fd64:	f7f0 fa90 	bl	8000288 <__aeabi_dsub>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	460b      	mov	r3, r1
 800fd6c:	4640      	mov	r0, r8
 800fd6e:	4649      	mov	r1, r9
 800fd70:	f7f0 feb4 	bl	8000adc <__aeabi_dcmplt>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	f43f af35 	beq.w	800fbe4 <_dtoa_r+0x464>
 800fd7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fd7c:	1e6b      	subs	r3, r5, #1
 800fd7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd84:	2b30      	cmp	r3, #48	; 0x30
 800fd86:	d0f8      	beq.n	800fd7a <_dtoa_r+0x5fa>
 800fd88:	9700      	str	r7, [sp, #0]
 800fd8a:	e049      	b.n	800fe20 <_dtoa_r+0x6a0>
 800fd8c:	4b05      	ldr	r3, [pc, #20]	; (800fda4 <_dtoa_r+0x624>)
 800fd8e:	f7f0 fc33 	bl	80005f8 <__aeabi_dmul>
 800fd92:	4680      	mov	r8, r0
 800fd94:	4689      	mov	r9, r1
 800fd96:	e7bd      	b.n	800fd14 <_dtoa_r+0x594>
 800fd98:	08013d18 	.word	0x08013d18
 800fd9c:	08013cf0 	.word	0x08013cf0
 800fda0:	3ff00000 	.word	0x3ff00000
 800fda4:	40240000 	.word	0x40240000
 800fda8:	401c0000 	.word	0x401c0000
 800fdac:	40140000 	.word	0x40140000
 800fdb0:	3fe00000 	.word	0x3fe00000
 800fdb4:	9d01      	ldr	r5, [sp, #4]
 800fdb6:	4656      	mov	r6, sl
 800fdb8:	465f      	mov	r7, fp
 800fdba:	4642      	mov	r2, r8
 800fdbc:	464b      	mov	r3, r9
 800fdbe:	4630      	mov	r0, r6
 800fdc0:	4639      	mov	r1, r7
 800fdc2:	f7f0 fd43 	bl	800084c <__aeabi_ddiv>
 800fdc6:	f7f0 fec7 	bl	8000b58 <__aeabi_d2iz>
 800fdca:	4682      	mov	sl, r0
 800fdcc:	f7f0 fbaa 	bl	8000524 <__aeabi_i2d>
 800fdd0:	4642      	mov	r2, r8
 800fdd2:	464b      	mov	r3, r9
 800fdd4:	f7f0 fc10 	bl	80005f8 <__aeabi_dmul>
 800fdd8:	4602      	mov	r2, r0
 800fdda:	460b      	mov	r3, r1
 800fddc:	4630      	mov	r0, r6
 800fdde:	4639      	mov	r1, r7
 800fde0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fde4:	f7f0 fa50 	bl	8000288 <__aeabi_dsub>
 800fde8:	f805 6b01 	strb.w	r6, [r5], #1
 800fdec:	9e01      	ldr	r6, [sp, #4]
 800fdee:	9f03      	ldr	r7, [sp, #12]
 800fdf0:	1bae      	subs	r6, r5, r6
 800fdf2:	42b7      	cmp	r7, r6
 800fdf4:	4602      	mov	r2, r0
 800fdf6:	460b      	mov	r3, r1
 800fdf8:	d135      	bne.n	800fe66 <_dtoa_r+0x6e6>
 800fdfa:	f7f0 fa47 	bl	800028c <__adddf3>
 800fdfe:	4642      	mov	r2, r8
 800fe00:	464b      	mov	r3, r9
 800fe02:	4606      	mov	r6, r0
 800fe04:	460f      	mov	r7, r1
 800fe06:	f7f0 fe87 	bl	8000b18 <__aeabi_dcmpgt>
 800fe0a:	b9d0      	cbnz	r0, 800fe42 <_dtoa_r+0x6c2>
 800fe0c:	4642      	mov	r2, r8
 800fe0e:	464b      	mov	r3, r9
 800fe10:	4630      	mov	r0, r6
 800fe12:	4639      	mov	r1, r7
 800fe14:	f7f0 fe58 	bl	8000ac8 <__aeabi_dcmpeq>
 800fe18:	b110      	cbz	r0, 800fe20 <_dtoa_r+0x6a0>
 800fe1a:	f01a 0f01 	tst.w	sl, #1
 800fe1e:	d110      	bne.n	800fe42 <_dtoa_r+0x6c2>
 800fe20:	4620      	mov	r0, r4
 800fe22:	ee18 1a10 	vmov	r1, s16
 800fe26:	f000 fe67 	bl	8010af8 <_Bfree>
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	9800      	ldr	r0, [sp, #0]
 800fe2e:	702b      	strb	r3, [r5, #0]
 800fe30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe32:	3001      	adds	r0, #1
 800fe34:	6018      	str	r0, [r3, #0]
 800fe36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	f43f acf1 	beq.w	800f820 <_dtoa_r+0xa0>
 800fe3e:	601d      	str	r5, [r3, #0]
 800fe40:	e4ee      	b.n	800f820 <_dtoa_r+0xa0>
 800fe42:	9f00      	ldr	r7, [sp, #0]
 800fe44:	462b      	mov	r3, r5
 800fe46:	461d      	mov	r5, r3
 800fe48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe4c:	2a39      	cmp	r2, #57	; 0x39
 800fe4e:	d106      	bne.n	800fe5e <_dtoa_r+0x6de>
 800fe50:	9a01      	ldr	r2, [sp, #4]
 800fe52:	429a      	cmp	r2, r3
 800fe54:	d1f7      	bne.n	800fe46 <_dtoa_r+0x6c6>
 800fe56:	9901      	ldr	r1, [sp, #4]
 800fe58:	2230      	movs	r2, #48	; 0x30
 800fe5a:	3701      	adds	r7, #1
 800fe5c:	700a      	strb	r2, [r1, #0]
 800fe5e:	781a      	ldrb	r2, [r3, #0]
 800fe60:	3201      	adds	r2, #1
 800fe62:	701a      	strb	r2, [r3, #0]
 800fe64:	e790      	b.n	800fd88 <_dtoa_r+0x608>
 800fe66:	4ba6      	ldr	r3, [pc, #664]	; (8010100 <_dtoa_r+0x980>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	f7f0 fbc5 	bl	80005f8 <__aeabi_dmul>
 800fe6e:	2200      	movs	r2, #0
 800fe70:	2300      	movs	r3, #0
 800fe72:	4606      	mov	r6, r0
 800fe74:	460f      	mov	r7, r1
 800fe76:	f7f0 fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 800fe7a:	2800      	cmp	r0, #0
 800fe7c:	d09d      	beq.n	800fdba <_dtoa_r+0x63a>
 800fe7e:	e7cf      	b.n	800fe20 <_dtoa_r+0x6a0>
 800fe80:	9a08      	ldr	r2, [sp, #32]
 800fe82:	2a00      	cmp	r2, #0
 800fe84:	f000 80d7 	beq.w	8010036 <_dtoa_r+0x8b6>
 800fe88:	9a06      	ldr	r2, [sp, #24]
 800fe8a:	2a01      	cmp	r2, #1
 800fe8c:	f300 80ba 	bgt.w	8010004 <_dtoa_r+0x884>
 800fe90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe92:	2a00      	cmp	r2, #0
 800fe94:	f000 80b2 	beq.w	800fffc <_dtoa_r+0x87c>
 800fe98:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fe9c:	9e07      	ldr	r6, [sp, #28]
 800fe9e:	9d04      	ldr	r5, [sp, #16]
 800fea0:	9a04      	ldr	r2, [sp, #16]
 800fea2:	441a      	add	r2, r3
 800fea4:	9204      	str	r2, [sp, #16]
 800fea6:	9a05      	ldr	r2, [sp, #20]
 800fea8:	2101      	movs	r1, #1
 800feaa:	441a      	add	r2, r3
 800feac:	4620      	mov	r0, r4
 800feae:	9205      	str	r2, [sp, #20]
 800feb0:	f000 ff24 	bl	8010cfc <__i2b>
 800feb4:	4607      	mov	r7, r0
 800feb6:	2d00      	cmp	r5, #0
 800feb8:	dd0c      	ble.n	800fed4 <_dtoa_r+0x754>
 800feba:	9b05      	ldr	r3, [sp, #20]
 800febc:	2b00      	cmp	r3, #0
 800febe:	dd09      	ble.n	800fed4 <_dtoa_r+0x754>
 800fec0:	42ab      	cmp	r3, r5
 800fec2:	9a04      	ldr	r2, [sp, #16]
 800fec4:	bfa8      	it	ge
 800fec6:	462b      	movge	r3, r5
 800fec8:	1ad2      	subs	r2, r2, r3
 800feca:	9204      	str	r2, [sp, #16]
 800fecc:	9a05      	ldr	r2, [sp, #20]
 800fece:	1aed      	subs	r5, r5, r3
 800fed0:	1ad3      	subs	r3, r2, r3
 800fed2:	9305      	str	r3, [sp, #20]
 800fed4:	9b07      	ldr	r3, [sp, #28]
 800fed6:	b31b      	cbz	r3, 800ff20 <_dtoa_r+0x7a0>
 800fed8:	9b08      	ldr	r3, [sp, #32]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	f000 80af 	beq.w	801003e <_dtoa_r+0x8be>
 800fee0:	2e00      	cmp	r6, #0
 800fee2:	dd13      	ble.n	800ff0c <_dtoa_r+0x78c>
 800fee4:	4639      	mov	r1, r7
 800fee6:	4632      	mov	r2, r6
 800fee8:	4620      	mov	r0, r4
 800feea:	f000 ffc7 	bl	8010e7c <__pow5mult>
 800feee:	ee18 2a10 	vmov	r2, s16
 800fef2:	4601      	mov	r1, r0
 800fef4:	4607      	mov	r7, r0
 800fef6:	4620      	mov	r0, r4
 800fef8:	f000 ff16 	bl	8010d28 <__multiply>
 800fefc:	ee18 1a10 	vmov	r1, s16
 800ff00:	4680      	mov	r8, r0
 800ff02:	4620      	mov	r0, r4
 800ff04:	f000 fdf8 	bl	8010af8 <_Bfree>
 800ff08:	ee08 8a10 	vmov	s16, r8
 800ff0c:	9b07      	ldr	r3, [sp, #28]
 800ff0e:	1b9a      	subs	r2, r3, r6
 800ff10:	d006      	beq.n	800ff20 <_dtoa_r+0x7a0>
 800ff12:	ee18 1a10 	vmov	r1, s16
 800ff16:	4620      	mov	r0, r4
 800ff18:	f000 ffb0 	bl	8010e7c <__pow5mult>
 800ff1c:	ee08 0a10 	vmov	s16, r0
 800ff20:	2101      	movs	r1, #1
 800ff22:	4620      	mov	r0, r4
 800ff24:	f000 feea 	bl	8010cfc <__i2b>
 800ff28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	4606      	mov	r6, r0
 800ff2e:	f340 8088 	ble.w	8010042 <_dtoa_r+0x8c2>
 800ff32:	461a      	mov	r2, r3
 800ff34:	4601      	mov	r1, r0
 800ff36:	4620      	mov	r0, r4
 800ff38:	f000 ffa0 	bl	8010e7c <__pow5mult>
 800ff3c:	9b06      	ldr	r3, [sp, #24]
 800ff3e:	2b01      	cmp	r3, #1
 800ff40:	4606      	mov	r6, r0
 800ff42:	f340 8081 	ble.w	8010048 <_dtoa_r+0x8c8>
 800ff46:	f04f 0800 	mov.w	r8, #0
 800ff4a:	6933      	ldr	r3, [r6, #16]
 800ff4c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ff50:	6918      	ldr	r0, [r3, #16]
 800ff52:	f000 fe83 	bl	8010c5c <__hi0bits>
 800ff56:	f1c0 0020 	rsb	r0, r0, #32
 800ff5a:	9b05      	ldr	r3, [sp, #20]
 800ff5c:	4418      	add	r0, r3
 800ff5e:	f010 001f 	ands.w	r0, r0, #31
 800ff62:	f000 8092 	beq.w	801008a <_dtoa_r+0x90a>
 800ff66:	f1c0 0320 	rsb	r3, r0, #32
 800ff6a:	2b04      	cmp	r3, #4
 800ff6c:	f340 808a 	ble.w	8010084 <_dtoa_r+0x904>
 800ff70:	f1c0 001c 	rsb	r0, r0, #28
 800ff74:	9b04      	ldr	r3, [sp, #16]
 800ff76:	4403      	add	r3, r0
 800ff78:	9304      	str	r3, [sp, #16]
 800ff7a:	9b05      	ldr	r3, [sp, #20]
 800ff7c:	4403      	add	r3, r0
 800ff7e:	4405      	add	r5, r0
 800ff80:	9305      	str	r3, [sp, #20]
 800ff82:	9b04      	ldr	r3, [sp, #16]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dd07      	ble.n	800ff98 <_dtoa_r+0x818>
 800ff88:	ee18 1a10 	vmov	r1, s16
 800ff8c:	461a      	mov	r2, r3
 800ff8e:	4620      	mov	r0, r4
 800ff90:	f000 ffce 	bl	8010f30 <__lshift>
 800ff94:	ee08 0a10 	vmov	s16, r0
 800ff98:	9b05      	ldr	r3, [sp, #20]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	dd05      	ble.n	800ffaa <_dtoa_r+0x82a>
 800ff9e:	4631      	mov	r1, r6
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	4620      	mov	r0, r4
 800ffa4:	f000 ffc4 	bl	8010f30 <__lshift>
 800ffa8:	4606      	mov	r6, r0
 800ffaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d06e      	beq.n	801008e <_dtoa_r+0x90e>
 800ffb0:	ee18 0a10 	vmov	r0, s16
 800ffb4:	4631      	mov	r1, r6
 800ffb6:	f001 f82b 	bl	8011010 <__mcmp>
 800ffba:	2800      	cmp	r0, #0
 800ffbc:	da67      	bge.n	801008e <_dtoa_r+0x90e>
 800ffbe:	9b00      	ldr	r3, [sp, #0]
 800ffc0:	3b01      	subs	r3, #1
 800ffc2:	ee18 1a10 	vmov	r1, s16
 800ffc6:	9300      	str	r3, [sp, #0]
 800ffc8:	220a      	movs	r2, #10
 800ffca:	2300      	movs	r3, #0
 800ffcc:	4620      	mov	r0, r4
 800ffce:	f000 fdb5 	bl	8010b3c <__multadd>
 800ffd2:	9b08      	ldr	r3, [sp, #32]
 800ffd4:	ee08 0a10 	vmov	s16, r0
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	f000 81b1 	beq.w	8010340 <_dtoa_r+0xbc0>
 800ffde:	2300      	movs	r3, #0
 800ffe0:	4639      	mov	r1, r7
 800ffe2:	220a      	movs	r2, #10
 800ffe4:	4620      	mov	r0, r4
 800ffe6:	f000 fda9 	bl	8010b3c <__multadd>
 800ffea:	9b02      	ldr	r3, [sp, #8]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	4607      	mov	r7, r0
 800fff0:	f300 808e 	bgt.w	8010110 <_dtoa_r+0x990>
 800fff4:	9b06      	ldr	r3, [sp, #24]
 800fff6:	2b02      	cmp	r3, #2
 800fff8:	dc51      	bgt.n	801009e <_dtoa_r+0x91e>
 800fffa:	e089      	b.n	8010110 <_dtoa_r+0x990>
 800fffc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fffe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010002:	e74b      	b.n	800fe9c <_dtoa_r+0x71c>
 8010004:	9b03      	ldr	r3, [sp, #12]
 8010006:	1e5e      	subs	r6, r3, #1
 8010008:	9b07      	ldr	r3, [sp, #28]
 801000a:	42b3      	cmp	r3, r6
 801000c:	bfbf      	itttt	lt
 801000e:	9b07      	ldrlt	r3, [sp, #28]
 8010010:	9607      	strlt	r6, [sp, #28]
 8010012:	1af2      	sublt	r2, r6, r3
 8010014:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010016:	bfb6      	itet	lt
 8010018:	189b      	addlt	r3, r3, r2
 801001a:	1b9e      	subge	r6, r3, r6
 801001c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801001e:	9b03      	ldr	r3, [sp, #12]
 8010020:	bfb8      	it	lt
 8010022:	2600      	movlt	r6, #0
 8010024:	2b00      	cmp	r3, #0
 8010026:	bfb7      	itett	lt
 8010028:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801002c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010030:	1a9d      	sublt	r5, r3, r2
 8010032:	2300      	movlt	r3, #0
 8010034:	e734      	b.n	800fea0 <_dtoa_r+0x720>
 8010036:	9e07      	ldr	r6, [sp, #28]
 8010038:	9d04      	ldr	r5, [sp, #16]
 801003a:	9f08      	ldr	r7, [sp, #32]
 801003c:	e73b      	b.n	800feb6 <_dtoa_r+0x736>
 801003e:	9a07      	ldr	r2, [sp, #28]
 8010040:	e767      	b.n	800ff12 <_dtoa_r+0x792>
 8010042:	9b06      	ldr	r3, [sp, #24]
 8010044:	2b01      	cmp	r3, #1
 8010046:	dc18      	bgt.n	801007a <_dtoa_r+0x8fa>
 8010048:	f1ba 0f00 	cmp.w	sl, #0
 801004c:	d115      	bne.n	801007a <_dtoa_r+0x8fa>
 801004e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010052:	b993      	cbnz	r3, 801007a <_dtoa_r+0x8fa>
 8010054:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010058:	0d1b      	lsrs	r3, r3, #20
 801005a:	051b      	lsls	r3, r3, #20
 801005c:	b183      	cbz	r3, 8010080 <_dtoa_r+0x900>
 801005e:	9b04      	ldr	r3, [sp, #16]
 8010060:	3301      	adds	r3, #1
 8010062:	9304      	str	r3, [sp, #16]
 8010064:	9b05      	ldr	r3, [sp, #20]
 8010066:	3301      	adds	r3, #1
 8010068:	9305      	str	r3, [sp, #20]
 801006a:	f04f 0801 	mov.w	r8, #1
 801006e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010070:	2b00      	cmp	r3, #0
 8010072:	f47f af6a 	bne.w	800ff4a <_dtoa_r+0x7ca>
 8010076:	2001      	movs	r0, #1
 8010078:	e76f      	b.n	800ff5a <_dtoa_r+0x7da>
 801007a:	f04f 0800 	mov.w	r8, #0
 801007e:	e7f6      	b.n	801006e <_dtoa_r+0x8ee>
 8010080:	4698      	mov	r8, r3
 8010082:	e7f4      	b.n	801006e <_dtoa_r+0x8ee>
 8010084:	f43f af7d 	beq.w	800ff82 <_dtoa_r+0x802>
 8010088:	4618      	mov	r0, r3
 801008a:	301c      	adds	r0, #28
 801008c:	e772      	b.n	800ff74 <_dtoa_r+0x7f4>
 801008e:	9b03      	ldr	r3, [sp, #12]
 8010090:	2b00      	cmp	r3, #0
 8010092:	dc37      	bgt.n	8010104 <_dtoa_r+0x984>
 8010094:	9b06      	ldr	r3, [sp, #24]
 8010096:	2b02      	cmp	r3, #2
 8010098:	dd34      	ble.n	8010104 <_dtoa_r+0x984>
 801009a:	9b03      	ldr	r3, [sp, #12]
 801009c:	9302      	str	r3, [sp, #8]
 801009e:	9b02      	ldr	r3, [sp, #8]
 80100a0:	b96b      	cbnz	r3, 80100be <_dtoa_r+0x93e>
 80100a2:	4631      	mov	r1, r6
 80100a4:	2205      	movs	r2, #5
 80100a6:	4620      	mov	r0, r4
 80100a8:	f000 fd48 	bl	8010b3c <__multadd>
 80100ac:	4601      	mov	r1, r0
 80100ae:	4606      	mov	r6, r0
 80100b0:	ee18 0a10 	vmov	r0, s16
 80100b4:	f000 ffac 	bl	8011010 <__mcmp>
 80100b8:	2800      	cmp	r0, #0
 80100ba:	f73f adbb 	bgt.w	800fc34 <_dtoa_r+0x4b4>
 80100be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100c0:	9d01      	ldr	r5, [sp, #4]
 80100c2:	43db      	mvns	r3, r3
 80100c4:	9300      	str	r3, [sp, #0]
 80100c6:	f04f 0800 	mov.w	r8, #0
 80100ca:	4631      	mov	r1, r6
 80100cc:	4620      	mov	r0, r4
 80100ce:	f000 fd13 	bl	8010af8 <_Bfree>
 80100d2:	2f00      	cmp	r7, #0
 80100d4:	f43f aea4 	beq.w	800fe20 <_dtoa_r+0x6a0>
 80100d8:	f1b8 0f00 	cmp.w	r8, #0
 80100dc:	d005      	beq.n	80100ea <_dtoa_r+0x96a>
 80100de:	45b8      	cmp	r8, r7
 80100e0:	d003      	beq.n	80100ea <_dtoa_r+0x96a>
 80100e2:	4641      	mov	r1, r8
 80100e4:	4620      	mov	r0, r4
 80100e6:	f000 fd07 	bl	8010af8 <_Bfree>
 80100ea:	4639      	mov	r1, r7
 80100ec:	4620      	mov	r0, r4
 80100ee:	f000 fd03 	bl	8010af8 <_Bfree>
 80100f2:	e695      	b.n	800fe20 <_dtoa_r+0x6a0>
 80100f4:	2600      	movs	r6, #0
 80100f6:	4637      	mov	r7, r6
 80100f8:	e7e1      	b.n	80100be <_dtoa_r+0x93e>
 80100fa:	9700      	str	r7, [sp, #0]
 80100fc:	4637      	mov	r7, r6
 80100fe:	e599      	b.n	800fc34 <_dtoa_r+0x4b4>
 8010100:	40240000 	.word	0x40240000
 8010104:	9b08      	ldr	r3, [sp, #32]
 8010106:	2b00      	cmp	r3, #0
 8010108:	f000 80ca 	beq.w	80102a0 <_dtoa_r+0xb20>
 801010c:	9b03      	ldr	r3, [sp, #12]
 801010e:	9302      	str	r3, [sp, #8]
 8010110:	2d00      	cmp	r5, #0
 8010112:	dd05      	ble.n	8010120 <_dtoa_r+0x9a0>
 8010114:	4639      	mov	r1, r7
 8010116:	462a      	mov	r2, r5
 8010118:	4620      	mov	r0, r4
 801011a:	f000 ff09 	bl	8010f30 <__lshift>
 801011e:	4607      	mov	r7, r0
 8010120:	f1b8 0f00 	cmp.w	r8, #0
 8010124:	d05b      	beq.n	80101de <_dtoa_r+0xa5e>
 8010126:	6879      	ldr	r1, [r7, #4]
 8010128:	4620      	mov	r0, r4
 801012a:	f000 fca5 	bl	8010a78 <_Balloc>
 801012e:	4605      	mov	r5, r0
 8010130:	b928      	cbnz	r0, 801013e <_dtoa_r+0x9be>
 8010132:	4b87      	ldr	r3, [pc, #540]	; (8010350 <_dtoa_r+0xbd0>)
 8010134:	4602      	mov	r2, r0
 8010136:	f240 21ea 	movw	r1, #746	; 0x2ea
 801013a:	f7ff bb3b 	b.w	800f7b4 <_dtoa_r+0x34>
 801013e:	693a      	ldr	r2, [r7, #16]
 8010140:	3202      	adds	r2, #2
 8010142:	0092      	lsls	r2, r2, #2
 8010144:	f107 010c 	add.w	r1, r7, #12
 8010148:	300c      	adds	r0, #12
 801014a:	f7fd fd2b 	bl	800dba4 <memcpy>
 801014e:	2201      	movs	r2, #1
 8010150:	4629      	mov	r1, r5
 8010152:	4620      	mov	r0, r4
 8010154:	f000 feec 	bl	8010f30 <__lshift>
 8010158:	9b01      	ldr	r3, [sp, #4]
 801015a:	f103 0901 	add.w	r9, r3, #1
 801015e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010162:	4413      	add	r3, r2
 8010164:	9305      	str	r3, [sp, #20]
 8010166:	f00a 0301 	and.w	r3, sl, #1
 801016a:	46b8      	mov	r8, r7
 801016c:	9304      	str	r3, [sp, #16]
 801016e:	4607      	mov	r7, r0
 8010170:	4631      	mov	r1, r6
 8010172:	ee18 0a10 	vmov	r0, s16
 8010176:	f7ff fa77 	bl	800f668 <quorem>
 801017a:	4641      	mov	r1, r8
 801017c:	9002      	str	r0, [sp, #8]
 801017e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010182:	ee18 0a10 	vmov	r0, s16
 8010186:	f000 ff43 	bl	8011010 <__mcmp>
 801018a:	463a      	mov	r2, r7
 801018c:	9003      	str	r0, [sp, #12]
 801018e:	4631      	mov	r1, r6
 8010190:	4620      	mov	r0, r4
 8010192:	f000 ff59 	bl	8011048 <__mdiff>
 8010196:	68c2      	ldr	r2, [r0, #12]
 8010198:	f109 3bff 	add.w	fp, r9, #4294967295
 801019c:	4605      	mov	r5, r0
 801019e:	bb02      	cbnz	r2, 80101e2 <_dtoa_r+0xa62>
 80101a0:	4601      	mov	r1, r0
 80101a2:	ee18 0a10 	vmov	r0, s16
 80101a6:	f000 ff33 	bl	8011010 <__mcmp>
 80101aa:	4602      	mov	r2, r0
 80101ac:	4629      	mov	r1, r5
 80101ae:	4620      	mov	r0, r4
 80101b0:	9207      	str	r2, [sp, #28]
 80101b2:	f000 fca1 	bl	8010af8 <_Bfree>
 80101b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80101ba:	ea43 0102 	orr.w	r1, r3, r2
 80101be:	9b04      	ldr	r3, [sp, #16]
 80101c0:	430b      	orrs	r3, r1
 80101c2:	464d      	mov	r5, r9
 80101c4:	d10f      	bne.n	80101e6 <_dtoa_r+0xa66>
 80101c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80101ca:	d02a      	beq.n	8010222 <_dtoa_r+0xaa2>
 80101cc:	9b03      	ldr	r3, [sp, #12]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	dd02      	ble.n	80101d8 <_dtoa_r+0xa58>
 80101d2:	9b02      	ldr	r3, [sp, #8]
 80101d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80101d8:	f88b a000 	strb.w	sl, [fp]
 80101dc:	e775      	b.n	80100ca <_dtoa_r+0x94a>
 80101de:	4638      	mov	r0, r7
 80101e0:	e7ba      	b.n	8010158 <_dtoa_r+0x9d8>
 80101e2:	2201      	movs	r2, #1
 80101e4:	e7e2      	b.n	80101ac <_dtoa_r+0xa2c>
 80101e6:	9b03      	ldr	r3, [sp, #12]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	db04      	blt.n	80101f6 <_dtoa_r+0xa76>
 80101ec:	9906      	ldr	r1, [sp, #24]
 80101ee:	430b      	orrs	r3, r1
 80101f0:	9904      	ldr	r1, [sp, #16]
 80101f2:	430b      	orrs	r3, r1
 80101f4:	d122      	bne.n	801023c <_dtoa_r+0xabc>
 80101f6:	2a00      	cmp	r2, #0
 80101f8:	ddee      	ble.n	80101d8 <_dtoa_r+0xa58>
 80101fa:	ee18 1a10 	vmov	r1, s16
 80101fe:	2201      	movs	r2, #1
 8010200:	4620      	mov	r0, r4
 8010202:	f000 fe95 	bl	8010f30 <__lshift>
 8010206:	4631      	mov	r1, r6
 8010208:	ee08 0a10 	vmov	s16, r0
 801020c:	f000 ff00 	bl	8011010 <__mcmp>
 8010210:	2800      	cmp	r0, #0
 8010212:	dc03      	bgt.n	801021c <_dtoa_r+0xa9c>
 8010214:	d1e0      	bne.n	80101d8 <_dtoa_r+0xa58>
 8010216:	f01a 0f01 	tst.w	sl, #1
 801021a:	d0dd      	beq.n	80101d8 <_dtoa_r+0xa58>
 801021c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010220:	d1d7      	bne.n	80101d2 <_dtoa_r+0xa52>
 8010222:	2339      	movs	r3, #57	; 0x39
 8010224:	f88b 3000 	strb.w	r3, [fp]
 8010228:	462b      	mov	r3, r5
 801022a:	461d      	mov	r5, r3
 801022c:	3b01      	subs	r3, #1
 801022e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010232:	2a39      	cmp	r2, #57	; 0x39
 8010234:	d071      	beq.n	801031a <_dtoa_r+0xb9a>
 8010236:	3201      	adds	r2, #1
 8010238:	701a      	strb	r2, [r3, #0]
 801023a:	e746      	b.n	80100ca <_dtoa_r+0x94a>
 801023c:	2a00      	cmp	r2, #0
 801023e:	dd07      	ble.n	8010250 <_dtoa_r+0xad0>
 8010240:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010244:	d0ed      	beq.n	8010222 <_dtoa_r+0xaa2>
 8010246:	f10a 0301 	add.w	r3, sl, #1
 801024a:	f88b 3000 	strb.w	r3, [fp]
 801024e:	e73c      	b.n	80100ca <_dtoa_r+0x94a>
 8010250:	9b05      	ldr	r3, [sp, #20]
 8010252:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010256:	4599      	cmp	r9, r3
 8010258:	d047      	beq.n	80102ea <_dtoa_r+0xb6a>
 801025a:	ee18 1a10 	vmov	r1, s16
 801025e:	2300      	movs	r3, #0
 8010260:	220a      	movs	r2, #10
 8010262:	4620      	mov	r0, r4
 8010264:	f000 fc6a 	bl	8010b3c <__multadd>
 8010268:	45b8      	cmp	r8, r7
 801026a:	ee08 0a10 	vmov	s16, r0
 801026e:	f04f 0300 	mov.w	r3, #0
 8010272:	f04f 020a 	mov.w	r2, #10
 8010276:	4641      	mov	r1, r8
 8010278:	4620      	mov	r0, r4
 801027a:	d106      	bne.n	801028a <_dtoa_r+0xb0a>
 801027c:	f000 fc5e 	bl	8010b3c <__multadd>
 8010280:	4680      	mov	r8, r0
 8010282:	4607      	mov	r7, r0
 8010284:	f109 0901 	add.w	r9, r9, #1
 8010288:	e772      	b.n	8010170 <_dtoa_r+0x9f0>
 801028a:	f000 fc57 	bl	8010b3c <__multadd>
 801028e:	4639      	mov	r1, r7
 8010290:	4680      	mov	r8, r0
 8010292:	2300      	movs	r3, #0
 8010294:	220a      	movs	r2, #10
 8010296:	4620      	mov	r0, r4
 8010298:	f000 fc50 	bl	8010b3c <__multadd>
 801029c:	4607      	mov	r7, r0
 801029e:	e7f1      	b.n	8010284 <_dtoa_r+0xb04>
 80102a0:	9b03      	ldr	r3, [sp, #12]
 80102a2:	9302      	str	r3, [sp, #8]
 80102a4:	9d01      	ldr	r5, [sp, #4]
 80102a6:	ee18 0a10 	vmov	r0, s16
 80102aa:	4631      	mov	r1, r6
 80102ac:	f7ff f9dc 	bl	800f668 <quorem>
 80102b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80102b4:	9b01      	ldr	r3, [sp, #4]
 80102b6:	f805 ab01 	strb.w	sl, [r5], #1
 80102ba:	1aea      	subs	r2, r5, r3
 80102bc:	9b02      	ldr	r3, [sp, #8]
 80102be:	4293      	cmp	r3, r2
 80102c0:	dd09      	ble.n	80102d6 <_dtoa_r+0xb56>
 80102c2:	ee18 1a10 	vmov	r1, s16
 80102c6:	2300      	movs	r3, #0
 80102c8:	220a      	movs	r2, #10
 80102ca:	4620      	mov	r0, r4
 80102cc:	f000 fc36 	bl	8010b3c <__multadd>
 80102d0:	ee08 0a10 	vmov	s16, r0
 80102d4:	e7e7      	b.n	80102a6 <_dtoa_r+0xb26>
 80102d6:	9b02      	ldr	r3, [sp, #8]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	bfc8      	it	gt
 80102dc:	461d      	movgt	r5, r3
 80102de:	9b01      	ldr	r3, [sp, #4]
 80102e0:	bfd8      	it	le
 80102e2:	2501      	movle	r5, #1
 80102e4:	441d      	add	r5, r3
 80102e6:	f04f 0800 	mov.w	r8, #0
 80102ea:	ee18 1a10 	vmov	r1, s16
 80102ee:	2201      	movs	r2, #1
 80102f0:	4620      	mov	r0, r4
 80102f2:	f000 fe1d 	bl	8010f30 <__lshift>
 80102f6:	4631      	mov	r1, r6
 80102f8:	ee08 0a10 	vmov	s16, r0
 80102fc:	f000 fe88 	bl	8011010 <__mcmp>
 8010300:	2800      	cmp	r0, #0
 8010302:	dc91      	bgt.n	8010228 <_dtoa_r+0xaa8>
 8010304:	d102      	bne.n	801030c <_dtoa_r+0xb8c>
 8010306:	f01a 0f01 	tst.w	sl, #1
 801030a:	d18d      	bne.n	8010228 <_dtoa_r+0xaa8>
 801030c:	462b      	mov	r3, r5
 801030e:	461d      	mov	r5, r3
 8010310:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010314:	2a30      	cmp	r2, #48	; 0x30
 8010316:	d0fa      	beq.n	801030e <_dtoa_r+0xb8e>
 8010318:	e6d7      	b.n	80100ca <_dtoa_r+0x94a>
 801031a:	9a01      	ldr	r2, [sp, #4]
 801031c:	429a      	cmp	r2, r3
 801031e:	d184      	bne.n	801022a <_dtoa_r+0xaaa>
 8010320:	9b00      	ldr	r3, [sp, #0]
 8010322:	3301      	adds	r3, #1
 8010324:	9300      	str	r3, [sp, #0]
 8010326:	2331      	movs	r3, #49	; 0x31
 8010328:	7013      	strb	r3, [r2, #0]
 801032a:	e6ce      	b.n	80100ca <_dtoa_r+0x94a>
 801032c:	4b09      	ldr	r3, [pc, #36]	; (8010354 <_dtoa_r+0xbd4>)
 801032e:	f7ff ba95 	b.w	800f85c <_dtoa_r+0xdc>
 8010332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010334:	2b00      	cmp	r3, #0
 8010336:	f47f aa6e 	bne.w	800f816 <_dtoa_r+0x96>
 801033a:	4b07      	ldr	r3, [pc, #28]	; (8010358 <_dtoa_r+0xbd8>)
 801033c:	f7ff ba8e 	b.w	800f85c <_dtoa_r+0xdc>
 8010340:	9b02      	ldr	r3, [sp, #8]
 8010342:	2b00      	cmp	r3, #0
 8010344:	dcae      	bgt.n	80102a4 <_dtoa_r+0xb24>
 8010346:	9b06      	ldr	r3, [sp, #24]
 8010348:	2b02      	cmp	r3, #2
 801034a:	f73f aea8 	bgt.w	801009e <_dtoa_r+0x91e>
 801034e:	e7a9      	b.n	80102a4 <_dtoa_r+0xb24>
 8010350:	08013c08 	.word	0x08013c08
 8010354:	08013a08 	.word	0x08013a08
 8010358:	08013b89 	.word	0x08013b89

0801035c <rshift>:
 801035c:	6903      	ldr	r3, [r0, #16]
 801035e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010362:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010366:	ea4f 1261 	mov.w	r2, r1, asr #5
 801036a:	f100 0414 	add.w	r4, r0, #20
 801036e:	dd45      	ble.n	80103fc <rshift+0xa0>
 8010370:	f011 011f 	ands.w	r1, r1, #31
 8010374:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010378:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801037c:	d10c      	bne.n	8010398 <rshift+0x3c>
 801037e:	f100 0710 	add.w	r7, r0, #16
 8010382:	4629      	mov	r1, r5
 8010384:	42b1      	cmp	r1, r6
 8010386:	d334      	bcc.n	80103f2 <rshift+0x96>
 8010388:	1a9b      	subs	r3, r3, r2
 801038a:	009b      	lsls	r3, r3, #2
 801038c:	1eea      	subs	r2, r5, #3
 801038e:	4296      	cmp	r6, r2
 8010390:	bf38      	it	cc
 8010392:	2300      	movcc	r3, #0
 8010394:	4423      	add	r3, r4
 8010396:	e015      	b.n	80103c4 <rshift+0x68>
 8010398:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801039c:	f1c1 0820 	rsb	r8, r1, #32
 80103a0:	40cf      	lsrs	r7, r1
 80103a2:	f105 0e04 	add.w	lr, r5, #4
 80103a6:	46a1      	mov	r9, r4
 80103a8:	4576      	cmp	r6, lr
 80103aa:	46f4      	mov	ip, lr
 80103ac:	d815      	bhi.n	80103da <rshift+0x7e>
 80103ae:	1a9a      	subs	r2, r3, r2
 80103b0:	0092      	lsls	r2, r2, #2
 80103b2:	3a04      	subs	r2, #4
 80103b4:	3501      	adds	r5, #1
 80103b6:	42ae      	cmp	r6, r5
 80103b8:	bf38      	it	cc
 80103ba:	2200      	movcc	r2, #0
 80103bc:	18a3      	adds	r3, r4, r2
 80103be:	50a7      	str	r7, [r4, r2]
 80103c0:	b107      	cbz	r7, 80103c4 <rshift+0x68>
 80103c2:	3304      	adds	r3, #4
 80103c4:	1b1a      	subs	r2, r3, r4
 80103c6:	42a3      	cmp	r3, r4
 80103c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80103cc:	bf08      	it	eq
 80103ce:	2300      	moveq	r3, #0
 80103d0:	6102      	str	r2, [r0, #16]
 80103d2:	bf08      	it	eq
 80103d4:	6143      	streq	r3, [r0, #20]
 80103d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103da:	f8dc c000 	ldr.w	ip, [ip]
 80103de:	fa0c fc08 	lsl.w	ip, ip, r8
 80103e2:	ea4c 0707 	orr.w	r7, ip, r7
 80103e6:	f849 7b04 	str.w	r7, [r9], #4
 80103ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103ee:	40cf      	lsrs	r7, r1
 80103f0:	e7da      	b.n	80103a8 <rshift+0x4c>
 80103f2:	f851 cb04 	ldr.w	ip, [r1], #4
 80103f6:	f847 cf04 	str.w	ip, [r7, #4]!
 80103fa:	e7c3      	b.n	8010384 <rshift+0x28>
 80103fc:	4623      	mov	r3, r4
 80103fe:	e7e1      	b.n	80103c4 <rshift+0x68>

08010400 <__hexdig_fun>:
 8010400:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010404:	2b09      	cmp	r3, #9
 8010406:	d802      	bhi.n	801040e <__hexdig_fun+0xe>
 8010408:	3820      	subs	r0, #32
 801040a:	b2c0      	uxtb	r0, r0
 801040c:	4770      	bx	lr
 801040e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010412:	2b05      	cmp	r3, #5
 8010414:	d801      	bhi.n	801041a <__hexdig_fun+0x1a>
 8010416:	3847      	subs	r0, #71	; 0x47
 8010418:	e7f7      	b.n	801040a <__hexdig_fun+0xa>
 801041a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801041e:	2b05      	cmp	r3, #5
 8010420:	d801      	bhi.n	8010426 <__hexdig_fun+0x26>
 8010422:	3827      	subs	r0, #39	; 0x27
 8010424:	e7f1      	b.n	801040a <__hexdig_fun+0xa>
 8010426:	2000      	movs	r0, #0
 8010428:	4770      	bx	lr
	...

0801042c <__gethex>:
 801042c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010430:	ed2d 8b02 	vpush	{d8}
 8010434:	b089      	sub	sp, #36	; 0x24
 8010436:	ee08 0a10 	vmov	s16, r0
 801043a:	9304      	str	r3, [sp, #16]
 801043c:	4bb4      	ldr	r3, [pc, #720]	; (8010710 <__gethex+0x2e4>)
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	9301      	str	r3, [sp, #4]
 8010442:	4618      	mov	r0, r3
 8010444:	468b      	mov	fp, r1
 8010446:	4690      	mov	r8, r2
 8010448:	f7ef fec2 	bl	80001d0 <strlen>
 801044c:	9b01      	ldr	r3, [sp, #4]
 801044e:	f8db 2000 	ldr.w	r2, [fp]
 8010452:	4403      	add	r3, r0
 8010454:	4682      	mov	sl, r0
 8010456:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801045a:	9305      	str	r3, [sp, #20]
 801045c:	1c93      	adds	r3, r2, #2
 801045e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010462:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010466:	32fe      	adds	r2, #254	; 0xfe
 8010468:	18d1      	adds	r1, r2, r3
 801046a:	461f      	mov	r7, r3
 801046c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010470:	9100      	str	r1, [sp, #0]
 8010472:	2830      	cmp	r0, #48	; 0x30
 8010474:	d0f8      	beq.n	8010468 <__gethex+0x3c>
 8010476:	f7ff ffc3 	bl	8010400 <__hexdig_fun>
 801047a:	4604      	mov	r4, r0
 801047c:	2800      	cmp	r0, #0
 801047e:	d13a      	bne.n	80104f6 <__gethex+0xca>
 8010480:	9901      	ldr	r1, [sp, #4]
 8010482:	4652      	mov	r2, sl
 8010484:	4638      	mov	r0, r7
 8010486:	f001 fa23 	bl	80118d0 <strncmp>
 801048a:	4605      	mov	r5, r0
 801048c:	2800      	cmp	r0, #0
 801048e:	d168      	bne.n	8010562 <__gethex+0x136>
 8010490:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010494:	eb07 060a 	add.w	r6, r7, sl
 8010498:	f7ff ffb2 	bl	8010400 <__hexdig_fun>
 801049c:	2800      	cmp	r0, #0
 801049e:	d062      	beq.n	8010566 <__gethex+0x13a>
 80104a0:	4633      	mov	r3, r6
 80104a2:	7818      	ldrb	r0, [r3, #0]
 80104a4:	2830      	cmp	r0, #48	; 0x30
 80104a6:	461f      	mov	r7, r3
 80104a8:	f103 0301 	add.w	r3, r3, #1
 80104ac:	d0f9      	beq.n	80104a2 <__gethex+0x76>
 80104ae:	f7ff ffa7 	bl	8010400 <__hexdig_fun>
 80104b2:	2301      	movs	r3, #1
 80104b4:	fab0 f480 	clz	r4, r0
 80104b8:	0964      	lsrs	r4, r4, #5
 80104ba:	4635      	mov	r5, r6
 80104bc:	9300      	str	r3, [sp, #0]
 80104be:	463a      	mov	r2, r7
 80104c0:	4616      	mov	r6, r2
 80104c2:	3201      	adds	r2, #1
 80104c4:	7830      	ldrb	r0, [r6, #0]
 80104c6:	f7ff ff9b 	bl	8010400 <__hexdig_fun>
 80104ca:	2800      	cmp	r0, #0
 80104cc:	d1f8      	bne.n	80104c0 <__gethex+0x94>
 80104ce:	9901      	ldr	r1, [sp, #4]
 80104d0:	4652      	mov	r2, sl
 80104d2:	4630      	mov	r0, r6
 80104d4:	f001 f9fc 	bl	80118d0 <strncmp>
 80104d8:	b980      	cbnz	r0, 80104fc <__gethex+0xd0>
 80104da:	b94d      	cbnz	r5, 80104f0 <__gethex+0xc4>
 80104dc:	eb06 050a 	add.w	r5, r6, sl
 80104e0:	462a      	mov	r2, r5
 80104e2:	4616      	mov	r6, r2
 80104e4:	3201      	adds	r2, #1
 80104e6:	7830      	ldrb	r0, [r6, #0]
 80104e8:	f7ff ff8a 	bl	8010400 <__hexdig_fun>
 80104ec:	2800      	cmp	r0, #0
 80104ee:	d1f8      	bne.n	80104e2 <__gethex+0xb6>
 80104f0:	1bad      	subs	r5, r5, r6
 80104f2:	00ad      	lsls	r5, r5, #2
 80104f4:	e004      	b.n	8010500 <__gethex+0xd4>
 80104f6:	2400      	movs	r4, #0
 80104f8:	4625      	mov	r5, r4
 80104fa:	e7e0      	b.n	80104be <__gethex+0x92>
 80104fc:	2d00      	cmp	r5, #0
 80104fe:	d1f7      	bne.n	80104f0 <__gethex+0xc4>
 8010500:	7833      	ldrb	r3, [r6, #0]
 8010502:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010506:	2b50      	cmp	r3, #80	; 0x50
 8010508:	d13b      	bne.n	8010582 <__gethex+0x156>
 801050a:	7873      	ldrb	r3, [r6, #1]
 801050c:	2b2b      	cmp	r3, #43	; 0x2b
 801050e:	d02c      	beq.n	801056a <__gethex+0x13e>
 8010510:	2b2d      	cmp	r3, #45	; 0x2d
 8010512:	d02e      	beq.n	8010572 <__gethex+0x146>
 8010514:	1c71      	adds	r1, r6, #1
 8010516:	f04f 0900 	mov.w	r9, #0
 801051a:	7808      	ldrb	r0, [r1, #0]
 801051c:	f7ff ff70 	bl	8010400 <__hexdig_fun>
 8010520:	1e43      	subs	r3, r0, #1
 8010522:	b2db      	uxtb	r3, r3
 8010524:	2b18      	cmp	r3, #24
 8010526:	d82c      	bhi.n	8010582 <__gethex+0x156>
 8010528:	f1a0 0210 	sub.w	r2, r0, #16
 801052c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010530:	f7ff ff66 	bl	8010400 <__hexdig_fun>
 8010534:	1e43      	subs	r3, r0, #1
 8010536:	b2db      	uxtb	r3, r3
 8010538:	2b18      	cmp	r3, #24
 801053a:	d91d      	bls.n	8010578 <__gethex+0x14c>
 801053c:	f1b9 0f00 	cmp.w	r9, #0
 8010540:	d000      	beq.n	8010544 <__gethex+0x118>
 8010542:	4252      	negs	r2, r2
 8010544:	4415      	add	r5, r2
 8010546:	f8cb 1000 	str.w	r1, [fp]
 801054a:	b1e4      	cbz	r4, 8010586 <__gethex+0x15a>
 801054c:	9b00      	ldr	r3, [sp, #0]
 801054e:	2b00      	cmp	r3, #0
 8010550:	bf14      	ite	ne
 8010552:	2700      	movne	r7, #0
 8010554:	2706      	moveq	r7, #6
 8010556:	4638      	mov	r0, r7
 8010558:	b009      	add	sp, #36	; 0x24
 801055a:	ecbd 8b02 	vpop	{d8}
 801055e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010562:	463e      	mov	r6, r7
 8010564:	4625      	mov	r5, r4
 8010566:	2401      	movs	r4, #1
 8010568:	e7ca      	b.n	8010500 <__gethex+0xd4>
 801056a:	f04f 0900 	mov.w	r9, #0
 801056e:	1cb1      	adds	r1, r6, #2
 8010570:	e7d3      	b.n	801051a <__gethex+0xee>
 8010572:	f04f 0901 	mov.w	r9, #1
 8010576:	e7fa      	b.n	801056e <__gethex+0x142>
 8010578:	230a      	movs	r3, #10
 801057a:	fb03 0202 	mla	r2, r3, r2, r0
 801057e:	3a10      	subs	r2, #16
 8010580:	e7d4      	b.n	801052c <__gethex+0x100>
 8010582:	4631      	mov	r1, r6
 8010584:	e7df      	b.n	8010546 <__gethex+0x11a>
 8010586:	1bf3      	subs	r3, r6, r7
 8010588:	3b01      	subs	r3, #1
 801058a:	4621      	mov	r1, r4
 801058c:	2b07      	cmp	r3, #7
 801058e:	dc0b      	bgt.n	80105a8 <__gethex+0x17c>
 8010590:	ee18 0a10 	vmov	r0, s16
 8010594:	f000 fa70 	bl	8010a78 <_Balloc>
 8010598:	4604      	mov	r4, r0
 801059a:	b940      	cbnz	r0, 80105ae <__gethex+0x182>
 801059c:	4b5d      	ldr	r3, [pc, #372]	; (8010714 <__gethex+0x2e8>)
 801059e:	4602      	mov	r2, r0
 80105a0:	21de      	movs	r1, #222	; 0xde
 80105a2:	485d      	ldr	r0, [pc, #372]	; (8010718 <__gethex+0x2ec>)
 80105a4:	f001 f9b6 	bl	8011914 <__assert_func>
 80105a8:	3101      	adds	r1, #1
 80105aa:	105b      	asrs	r3, r3, #1
 80105ac:	e7ee      	b.n	801058c <__gethex+0x160>
 80105ae:	f100 0914 	add.w	r9, r0, #20
 80105b2:	f04f 0b00 	mov.w	fp, #0
 80105b6:	f1ca 0301 	rsb	r3, sl, #1
 80105ba:	f8cd 9008 	str.w	r9, [sp, #8]
 80105be:	f8cd b000 	str.w	fp, [sp]
 80105c2:	9306      	str	r3, [sp, #24]
 80105c4:	42b7      	cmp	r7, r6
 80105c6:	d340      	bcc.n	801064a <__gethex+0x21e>
 80105c8:	9802      	ldr	r0, [sp, #8]
 80105ca:	9b00      	ldr	r3, [sp, #0]
 80105cc:	f840 3b04 	str.w	r3, [r0], #4
 80105d0:	eba0 0009 	sub.w	r0, r0, r9
 80105d4:	1080      	asrs	r0, r0, #2
 80105d6:	0146      	lsls	r6, r0, #5
 80105d8:	6120      	str	r0, [r4, #16]
 80105da:	4618      	mov	r0, r3
 80105dc:	f000 fb3e 	bl	8010c5c <__hi0bits>
 80105e0:	1a30      	subs	r0, r6, r0
 80105e2:	f8d8 6000 	ldr.w	r6, [r8]
 80105e6:	42b0      	cmp	r0, r6
 80105e8:	dd63      	ble.n	80106b2 <__gethex+0x286>
 80105ea:	1b87      	subs	r7, r0, r6
 80105ec:	4639      	mov	r1, r7
 80105ee:	4620      	mov	r0, r4
 80105f0:	f000 fee2 	bl	80113b8 <__any_on>
 80105f4:	4682      	mov	sl, r0
 80105f6:	b1a8      	cbz	r0, 8010624 <__gethex+0x1f8>
 80105f8:	1e7b      	subs	r3, r7, #1
 80105fa:	1159      	asrs	r1, r3, #5
 80105fc:	f003 021f 	and.w	r2, r3, #31
 8010600:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010604:	f04f 0a01 	mov.w	sl, #1
 8010608:	fa0a f202 	lsl.w	r2, sl, r2
 801060c:	420a      	tst	r2, r1
 801060e:	d009      	beq.n	8010624 <__gethex+0x1f8>
 8010610:	4553      	cmp	r3, sl
 8010612:	dd05      	ble.n	8010620 <__gethex+0x1f4>
 8010614:	1eb9      	subs	r1, r7, #2
 8010616:	4620      	mov	r0, r4
 8010618:	f000 fece 	bl	80113b8 <__any_on>
 801061c:	2800      	cmp	r0, #0
 801061e:	d145      	bne.n	80106ac <__gethex+0x280>
 8010620:	f04f 0a02 	mov.w	sl, #2
 8010624:	4639      	mov	r1, r7
 8010626:	4620      	mov	r0, r4
 8010628:	f7ff fe98 	bl	801035c <rshift>
 801062c:	443d      	add	r5, r7
 801062e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010632:	42ab      	cmp	r3, r5
 8010634:	da4c      	bge.n	80106d0 <__gethex+0x2a4>
 8010636:	ee18 0a10 	vmov	r0, s16
 801063a:	4621      	mov	r1, r4
 801063c:	f000 fa5c 	bl	8010af8 <_Bfree>
 8010640:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010642:	2300      	movs	r3, #0
 8010644:	6013      	str	r3, [r2, #0]
 8010646:	27a3      	movs	r7, #163	; 0xa3
 8010648:	e785      	b.n	8010556 <__gethex+0x12a>
 801064a:	1e73      	subs	r3, r6, #1
 801064c:	9a05      	ldr	r2, [sp, #20]
 801064e:	9303      	str	r3, [sp, #12]
 8010650:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010654:	4293      	cmp	r3, r2
 8010656:	d019      	beq.n	801068c <__gethex+0x260>
 8010658:	f1bb 0f20 	cmp.w	fp, #32
 801065c:	d107      	bne.n	801066e <__gethex+0x242>
 801065e:	9b02      	ldr	r3, [sp, #8]
 8010660:	9a00      	ldr	r2, [sp, #0]
 8010662:	f843 2b04 	str.w	r2, [r3], #4
 8010666:	9302      	str	r3, [sp, #8]
 8010668:	2300      	movs	r3, #0
 801066a:	9300      	str	r3, [sp, #0]
 801066c:	469b      	mov	fp, r3
 801066e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010672:	f7ff fec5 	bl	8010400 <__hexdig_fun>
 8010676:	9b00      	ldr	r3, [sp, #0]
 8010678:	f000 000f 	and.w	r0, r0, #15
 801067c:	fa00 f00b 	lsl.w	r0, r0, fp
 8010680:	4303      	orrs	r3, r0
 8010682:	9300      	str	r3, [sp, #0]
 8010684:	f10b 0b04 	add.w	fp, fp, #4
 8010688:	9b03      	ldr	r3, [sp, #12]
 801068a:	e00d      	b.n	80106a8 <__gethex+0x27c>
 801068c:	9b03      	ldr	r3, [sp, #12]
 801068e:	9a06      	ldr	r2, [sp, #24]
 8010690:	4413      	add	r3, r2
 8010692:	42bb      	cmp	r3, r7
 8010694:	d3e0      	bcc.n	8010658 <__gethex+0x22c>
 8010696:	4618      	mov	r0, r3
 8010698:	9901      	ldr	r1, [sp, #4]
 801069a:	9307      	str	r3, [sp, #28]
 801069c:	4652      	mov	r2, sl
 801069e:	f001 f917 	bl	80118d0 <strncmp>
 80106a2:	9b07      	ldr	r3, [sp, #28]
 80106a4:	2800      	cmp	r0, #0
 80106a6:	d1d7      	bne.n	8010658 <__gethex+0x22c>
 80106a8:	461e      	mov	r6, r3
 80106aa:	e78b      	b.n	80105c4 <__gethex+0x198>
 80106ac:	f04f 0a03 	mov.w	sl, #3
 80106b0:	e7b8      	b.n	8010624 <__gethex+0x1f8>
 80106b2:	da0a      	bge.n	80106ca <__gethex+0x29e>
 80106b4:	1a37      	subs	r7, r6, r0
 80106b6:	4621      	mov	r1, r4
 80106b8:	ee18 0a10 	vmov	r0, s16
 80106bc:	463a      	mov	r2, r7
 80106be:	f000 fc37 	bl	8010f30 <__lshift>
 80106c2:	1bed      	subs	r5, r5, r7
 80106c4:	4604      	mov	r4, r0
 80106c6:	f100 0914 	add.w	r9, r0, #20
 80106ca:	f04f 0a00 	mov.w	sl, #0
 80106ce:	e7ae      	b.n	801062e <__gethex+0x202>
 80106d0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80106d4:	42a8      	cmp	r0, r5
 80106d6:	dd72      	ble.n	80107be <__gethex+0x392>
 80106d8:	1b45      	subs	r5, r0, r5
 80106da:	42ae      	cmp	r6, r5
 80106dc:	dc36      	bgt.n	801074c <__gethex+0x320>
 80106de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106e2:	2b02      	cmp	r3, #2
 80106e4:	d02a      	beq.n	801073c <__gethex+0x310>
 80106e6:	2b03      	cmp	r3, #3
 80106e8:	d02c      	beq.n	8010744 <__gethex+0x318>
 80106ea:	2b01      	cmp	r3, #1
 80106ec:	d11c      	bne.n	8010728 <__gethex+0x2fc>
 80106ee:	42ae      	cmp	r6, r5
 80106f0:	d11a      	bne.n	8010728 <__gethex+0x2fc>
 80106f2:	2e01      	cmp	r6, #1
 80106f4:	d112      	bne.n	801071c <__gethex+0x2f0>
 80106f6:	9a04      	ldr	r2, [sp, #16]
 80106f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80106fc:	6013      	str	r3, [r2, #0]
 80106fe:	2301      	movs	r3, #1
 8010700:	6123      	str	r3, [r4, #16]
 8010702:	f8c9 3000 	str.w	r3, [r9]
 8010706:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010708:	2762      	movs	r7, #98	; 0x62
 801070a:	601c      	str	r4, [r3, #0]
 801070c:	e723      	b.n	8010556 <__gethex+0x12a>
 801070e:	bf00      	nop
 8010710:	08013c80 	.word	0x08013c80
 8010714:	08013c08 	.word	0x08013c08
 8010718:	08013c19 	.word	0x08013c19
 801071c:	1e71      	subs	r1, r6, #1
 801071e:	4620      	mov	r0, r4
 8010720:	f000 fe4a 	bl	80113b8 <__any_on>
 8010724:	2800      	cmp	r0, #0
 8010726:	d1e6      	bne.n	80106f6 <__gethex+0x2ca>
 8010728:	ee18 0a10 	vmov	r0, s16
 801072c:	4621      	mov	r1, r4
 801072e:	f000 f9e3 	bl	8010af8 <_Bfree>
 8010732:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010734:	2300      	movs	r3, #0
 8010736:	6013      	str	r3, [r2, #0]
 8010738:	2750      	movs	r7, #80	; 0x50
 801073a:	e70c      	b.n	8010556 <__gethex+0x12a>
 801073c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801073e:	2b00      	cmp	r3, #0
 8010740:	d1f2      	bne.n	8010728 <__gethex+0x2fc>
 8010742:	e7d8      	b.n	80106f6 <__gethex+0x2ca>
 8010744:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010746:	2b00      	cmp	r3, #0
 8010748:	d1d5      	bne.n	80106f6 <__gethex+0x2ca>
 801074a:	e7ed      	b.n	8010728 <__gethex+0x2fc>
 801074c:	1e6f      	subs	r7, r5, #1
 801074e:	f1ba 0f00 	cmp.w	sl, #0
 8010752:	d131      	bne.n	80107b8 <__gethex+0x38c>
 8010754:	b127      	cbz	r7, 8010760 <__gethex+0x334>
 8010756:	4639      	mov	r1, r7
 8010758:	4620      	mov	r0, r4
 801075a:	f000 fe2d 	bl	80113b8 <__any_on>
 801075e:	4682      	mov	sl, r0
 8010760:	117b      	asrs	r3, r7, #5
 8010762:	2101      	movs	r1, #1
 8010764:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010768:	f007 071f 	and.w	r7, r7, #31
 801076c:	fa01 f707 	lsl.w	r7, r1, r7
 8010770:	421f      	tst	r7, r3
 8010772:	4629      	mov	r1, r5
 8010774:	4620      	mov	r0, r4
 8010776:	bf18      	it	ne
 8010778:	f04a 0a02 	orrne.w	sl, sl, #2
 801077c:	1b76      	subs	r6, r6, r5
 801077e:	f7ff fded 	bl	801035c <rshift>
 8010782:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010786:	2702      	movs	r7, #2
 8010788:	f1ba 0f00 	cmp.w	sl, #0
 801078c:	d048      	beq.n	8010820 <__gethex+0x3f4>
 801078e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010792:	2b02      	cmp	r3, #2
 8010794:	d015      	beq.n	80107c2 <__gethex+0x396>
 8010796:	2b03      	cmp	r3, #3
 8010798:	d017      	beq.n	80107ca <__gethex+0x39e>
 801079a:	2b01      	cmp	r3, #1
 801079c:	d109      	bne.n	80107b2 <__gethex+0x386>
 801079e:	f01a 0f02 	tst.w	sl, #2
 80107a2:	d006      	beq.n	80107b2 <__gethex+0x386>
 80107a4:	f8d9 0000 	ldr.w	r0, [r9]
 80107a8:	ea4a 0a00 	orr.w	sl, sl, r0
 80107ac:	f01a 0f01 	tst.w	sl, #1
 80107b0:	d10e      	bne.n	80107d0 <__gethex+0x3a4>
 80107b2:	f047 0710 	orr.w	r7, r7, #16
 80107b6:	e033      	b.n	8010820 <__gethex+0x3f4>
 80107b8:	f04f 0a01 	mov.w	sl, #1
 80107bc:	e7d0      	b.n	8010760 <__gethex+0x334>
 80107be:	2701      	movs	r7, #1
 80107c0:	e7e2      	b.n	8010788 <__gethex+0x35c>
 80107c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107c4:	f1c3 0301 	rsb	r3, r3, #1
 80107c8:	9315      	str	r3, [sp, #84]	; 0x54
 80107ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d0f0      	beq.n	80107b2 <__gethex+0x386>
 80107d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80107d4:	f104 0314 	add.w	r3, r4, #20
 80107d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80107dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80107e0:	f04f 0c00 	mov.w	ip, #0
 80107e4:	4618      	mov	r0, r3
 80107e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80107ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 80107ee:	d01c      	beq.n	801082a <__gethex+0x3fe>
 80107f0:	3201      	adds	r2, #1
 80107f2:	6002      	str	r2, [r0, #0]
 80107f4:	2f02      	cmp	r7, #2
 80107f6:	f104 0314 	add.w	r3, r4, #20
 80107fa:	d13f      	bne.n	801087c <__gethex+0x450>
 80107fc:	f8d8 2000 	ldr.w	r2, [r8]
 8010800:	3a01      	subs	r2, #1
 8010802:	42b2      	cmp	r2, r6
 8010804:	d10a      	bne.n	801081c <__gethex+0x3f0>
 8010806:	1171      	asrs	r1, r6, #5
 8010808:	2201      	movs	r2, #1
 801080a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801080e:	f006 061f 	and.w	r6, r6, #31
 8010812:	fa02 f606 	lsl.w	r6, r2, r6
 8010816:	421e      	tst	r6, r3
 8010818:	bf18      	it	ne
 801081a:	4617      	movne	r7, r2
 801081c:	f047 0720 	orr.w	r7, r7, #32
 8010820:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010822:	601c      	str	r4, [r3, #0]
 8010824:	9b04      	ldr	r3, [sp, #16]
 8010826:	601d      	str	r5, [r3, #0]
 8010828:	e695      	b.n	8010556 <__gethex+0x12a>
 801082a:	4299      	cmp	r1, r3
 801082c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010830:	d8d8      	bhi.n	80107e4 <__gethex+0x3b8>
 8010832:	68a3      	ldr	r3, [r4, #8]
 8010834:	459b      	cmp	fp, r3
 8010836:	db19      	blt.n	801086c <__gethex+0x440>
 8010838:	6861      	ldr	r1, [r4, #4]
 801083a:	ee18 0a10 	vmov	r0, s16
 801083e:	3101      	adds	r1, #1
 8010840:	f000 f91a 	bl	8010a78 <_Balloc>
 8010844:	4681      	mov	r9, r0
 8010846:	b918      	cbnz	r0, 8010850 <__gethex+0x424>
 8010848:	4b1a      	ldr	r3, [pc, #104]	; (80108b4 <__gethex+0x488>)
 801084a:	4602      	mov	r2, r0
 801084c:	2184      	movs	r1, #132	; 0x84
 801084e:	e6a8      	b.n	80105a2 <__gethex+0x176>
 8010850:	6922      	ldr	r2, [r4, #16]
 8010852:	3202      	adds	r2, #2
 8010854:	f104 010c 	add.w	r1, r4, #12
 8010858:	0092      	lsls	r2, r2, #2
 801085a:	300c      	adds	r0, #12
 801085c:	f7fd f9a2 	bl	800dba4 <memcpy>
 8010860:	4621      	mov	r1, r4
 8010862:	ee18 0a10 	vmov	r0, s16
 8010866:	f000 f947 	bl	8010af8 <_Bfree>
 801086a:	464c      	mov	r4, r9
 801086c:	6923      	ldr	r3, [r4, #16]
 801086e:	1c5a      	adds	r2, r3, #1
 8010870:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010874:	6122      	str	r2, [r4, #16]
 8010876:	2201      	movs	r2, #1
 8010878:	615a      	str	r2, [r3, #20]
 801087a:	e7bb      	b.n	80107f4 <__gethex+0x3c8>
 801087c:	6922      	ldr	r2, [r4, #16]
 801087e:	455a      	cmp	r2, fp
 8010880:	dd0b      	ble.n	801089a <__gethex+0x46e>
 8010882:	2101      	movs	r1, #1
 8010884:	4620      	mov	r0, r4
 8010886:	f7ff fd69 	bl	801035c <rshift>
 801088a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801088e:	3501      	adds	r5, #1
 8010890:	42ab      	cmp	r3, r5
 8010892:	f6ff aed0 	blt.w	8010636 <__gethex+0x20a>
 8010896:	2701      	movs	r7, #1
 8010898:	e7c0      	b.n	801081c <__gethex+0x3f0>
 801089a:	f016 061f 	ands.w	r6, r6, #31
 801089e:	d0fa      	beq.n	8010896 <__gethex+0x46a>
 80108a0:	4453      	add	r3, sl
 80108a2:	f1c6 0620 	rsb	r6, r6, #32
 80108a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80108aa:	f000 f9d7 	bl	8010c5c <__hi0bits>
 80108ae:	42b0      	cmp	r0, r6
 80108b0:	dbe7      	blt.n	8010882 <__gethex+0x456>
 80108b2:	e7f0      	b.n	8010896 <__gethex+0x46a>
 80108b4:	08013c08 	.word	0x08013c08

080108b8 <L_shift>:
 80108b8:	f1c2 0208 	rsb	r2, r2, #8
 80108bc:	0092      	lsls	r2, r2, #2
 80108be:	b570      	push	{r4, r5, r6, lr}
 80108c0:	f1c2 0620 	rsb	r6, r2, #32
 80108c4:	6843      	ldr	r3, [r0, #4]
 80108c6:	6804      	ldr	r4, [r0, #0]
 80108c8:	fa03 f506 	lsl.w	r5, r3, r6
 80108cc:	432c      	orrs	r4, r5
 80108ce:	40d3      	lsrs	r3, r2
 80108d0:	6004      	str	r4, [r0, #0]
 80108d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80108d6:	4288      	cmp	r0, r1
 80108d8:	d3f4      	bcc.n	80108c4 <L_shift+0xc>
 80108da:	bd70      	pop	{r4, r5, r6, pc}

080108dc <__match>:
 80108dc:	b530      	push	{r4, r5, lr}
 80108de:	6803      	ldr	r3, [r0, #0]
 80108e0:	3301      	adds	r3, #1
 80108e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108e6:	b914      	cbnz	r4, 80108ee <__match+0x12>
 80108e8:	6003      	str	r3, [r0, #0]
 80108ea:	2001      	movs	r0, #1
 80108ec:	bd30      	pop	{r4, r5, pc}
 80108ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80108f6:	2d19      	cmp	r5, #25
 80108f8:	bf98      	it	ls
 80108fa:	3220      	addls	r2, #32
 80108fc:	42a2      	cmp	r2, r4
 80108fe:	d0f0      	beq.n	80108e2 <__match+0x6>
 8010900:	2000      	movs	r0, #0
 8010902:	e7f3      	b.n	80108ec <__match+0x10>

08010904 <__hexnan>:
 8010904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010908:	680b      	ldr	r3, [r1, #0]
 801090a:	115e      	asrs	r6, r3, #5
 801090c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010910:	f013 031f 	ands.w	r3, r3, #31
 8010914:	b087      	sub	sp, #28
 8010916:	bf18      	it	ne
 8010918:	3604      	addne	r6, #4
 801091a:	2500      	movs	r5, #0
 801091c:	1f37      	subs	r7, r6, #4
 801091e:	4690      	mov	r8, r2
 8010920:	6802      	ldr	r2, [r0, #0]
 8010922:	9301      	str	r3, [sp, #4]
 8010924:	4682      	mov	sl, r0
 8010926:	f846 5c04 	str.w	r5, [r6, #-4]
 801092a:	46b9      	mov	r9, r7
 801092c:	463c      	mov	r4, r7
 801092e:	9502      	str	r5, [sp, #8]
 8010930:	46ab      	mov	fp, r5
 8010932:	7851      	ldrb	r1, [r2, #1]
 8010934:	1c53      	adds	r3, r2, #1
 8010936:	9303      	str	r3, [sp, #12]
 8010938:	b341      	cbz	r1, 801098c <__hexnan+0x88>
 801093a:	4608      	mov	r0, r1
 801093c:	9205      	str	r2, [sp, #20]
 801093e:	9104      	str	r1, [sp, #16]
 8010940:	f7ff fd5e 	bl	8010400 <__hexdig_fun>
 8010944:	2800      	cmp	r0, #0
 8010946:	d14f      	bne.n	80109e8 <__hexnan+0xe4>
 8010948:	9904      	ldr	r1, [sp, #16]
 801094a:	9a05      	ldr	r2, [sp, #20]
 801094c:	2920      	cmp	r1, #32
 801094e:	d818      	bhi.n	8010982 <__hexnan+0x7e>
 8010950:	9b02      	ldr	r3, [sp, #8]
 8010952:	459b      	cmp	fp, r3
 8010954:	dd13      	ble.n	801097e <__hexnan+0x7a>
 8010956:	454c      	cmp	r4, r9
 8010958:	d206      	bcs.n	8010968 <__hexnan+0x64>
 801095a:	2d07      	cmp	r5, #7
 801095c:	dc04      	bgt.n	8010968 <__hexnan+0x64>
 801095e:	462a      	mov	r2, r5
 8010960:	4649      	mov	r1, r9
 8010962:	4620      	mov	r0, r4
 8010964:	f7ff ffa8 	bl	80108b8 <L_shift>
 8010968:	4544      	cmp	r4, r8
 801096a:	d950      	bls.n	8010a0e <__hexnan+0x10a>
 801096c:	2300      	movs	r3, #0
 801096e:	f1a4 0904 	sub.w	r9, r4, #4
 8010972:	f844 3c04 	str.w	r3, [r4, #-4]
 8010976:	f8cd b008 	str.w	fp, [sp, #8]
 801097a:	464c      	mov	r4, r9
 801097c:	461d      	mov	r5, r3
 801097e:	9a03      	ldr	r2, [sp, #12]
 8010980:	e7d7      	b.n	8010932 <__hexnan+0x2e>
 8010982:	2929      	cmp	r1, #41	; 0x29
 8010984:	d156      	bne.n	8010a34 <__hexnan+0x130>
 8010986:	3202      	adds	r2, #2
 8010988:	f8ca 2000 	str.w	r2, [sl]
 801098c:	f1bb 0f00 	cmp.w	fp, #0
 8010990:	d050      	beq.n	8010a34 <__hexnan+0x130>
 8010992:	454c      	cmp	r4, r9
 8010994:	d206      	bcs.n	80109a4 <__hexnan+0xa0>
 8010996:	2d07      	cmp	r5, #7
 8010998:	dc04      	bgt.n	80109a4 <__hexnan+0xa0>
 801099a:	462a      	mov	r2, r5
 801099c:	4649      	mov	r1, r9
 801099e:	4620      	mov	r0, r4
 80109a0:	f7ff ff8a 	bl	80108b8 <L_shift>
 80109a4:	4544      	cmp	r4, r8
 80109a6:	d934      	bls.n	8010a12 <__hexnan+0x10e>
 80109a8:	f1a8 0204 	sub.w	r2, r8, #4
 80109ac:	4623      	mov	r3, r4
 80109ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80109b2:	f842 1f04 	str.w	r1, [r2, #4]!
 80109b6:	429f      	cmp	r7, r3
 80109b8:	d2f9      	bcs.n	80109ae <__hexnan+0xaa>
 80109ba:	1b3b      	subs	r3, r7, r4
 80109bc:	f023 0303 	bic.w	r3, r3, #3
 80109c0:	3304      	adds	r3, #4
 80109c2:	3401      	adds	r4, #1
 80109c4:	3e03      	subs	r6, #3
 80109c6:	42b4      	cmp	r4, r6
 80109c8:	bf88      	it	hi
 80109ca:	2304      	movhi	r3, #4
 80109cc:	4443      	add	r3, r8
 80109ce:	2200      	movs	r2, #0
 80109d0:	f843 2b04 	str.w	r2, [r3], #4
 80109d4:	429f      	cmp	r7, r3
 80109d6:	d2fb      	bcs.n	80109d0 <__hexnan+0xcc>
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	b91b      	cbnz	r3, 80109e4 <__hexnan+0xe0>
 80109dc:	4547      	cmp	r7, r8
 80109de:	d127      	bne.n	8010a30 <__hexnan+0x12c>
 80109e0:	2301      	movs	r3, #1
 80109e2:	603b      	str	r3, [r7, #0]
 80109e4:	2005      	movs	r0, #5
 80109e6:	e026      	b.n	8010a36 <__hexnan+0x132>
 80109e8:	3501      	adds	r5, #1
 80109ea:	2d08      	cmp	r5, #8
 80109ec:	f10b 0b01 	add.w	fp, fp, #1
 80109f0:	dd06      	ble.n	8010a00 <__hexnan+0xfc>
 80109f2:	4544      	cmp	r4, r8
 80109f4:	d9c3      	bls.n	801097e <__hexnan+0x7a>
 80109f6:	2300      	movs	r3, #0
 80109f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80109fc:	2501      	movs	r5, #1
 80109fe:	3c04      	subs	r4, #4
 8010a00:	6822      	ldr	r2, [r4, #0]
 8010a02:	f000 000f 	and.w	r0, r0, #15
 8010a06:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010a0a:	6022      	str	r2, [r4, #0]
 8010a0c:	e7b7      	b.n	801097e <__hexnan+0x7a>
 8010a0e:	2508      	movs	r5, #8
 8010a10:	e7b5      	b.n	801097e <__hexnan+0x7a>
 8010a12:	9b01      	ldr	r3, [sp, #4]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d0df      	beq.n	80109d8 <__hexnan+0xd4>
 8010a18:	f04f 32ff 	mov.w	r2, #4294967295
 8010a1c:	f1c3 0320 	rsb	r3, r3, #32
 8010a20:	fa22 f303 	lsr.w	r3, r2, r3
 8010a24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010a28:	401a      	ands	r2, r3
 8010a2a:	f846 2c04 	str.w	r2, [r6, #-4]
 8010a2e:	e7d3      	b.n	80109d8 <__hexnan+0xd4>
 8010a30:	3f04      	subs	r7, #4
 8010a32:	e7d1      	b.n	80109d8 <__hexnan+0xd4>
 8010a34:	2004      	movs	r0, #4
 8010a36:	b007      	add	sp, #28
 8010a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010a3c <_localeconv_r>:
 8010a3c:	4800      	ldr	r0, [pc, #0]	; (8010a40 <_localeconv_r+0x4>)
 8010a3e:	4770      	bx	lr
 8010a40:	20000168 	.word	0x20000168

08010a44 <malloc>:
 8010a44:	4b02      	ldr	r3, [pc, #8]	; (8010a50 <malloc+0xc>)
 8010a46:	4601      	mov	r1, r0
 8010a48:	6818      	ldr	r0, [r3, #0]
 8010a4a:	f000 bd59 	b.w	8011500 <_malloc_r>
 8010a4e:	bf00      	nop
 8010a50:	20000010 	.word	0x20000010

08010a54 <__ascii_mbtowc>:
 8010a54:	b082      	sub	sp, #8
 8010a56:	b901      	cbnz	r1, 8010a5a <__ascii_mbtowc+0x6>
 8010a58:	a901      	add	r1, sp, #4
 8010a5a:	b142      	cbz	r2, 8010a6e <__ascii_mbtowc+0x1a>
 8010a5c:	b14b      	cbz	r3, 8010a72 <__ascii_mbtowc+0x1e>
 8010a5e:	7813      	ldrb	r3, [r2, #0]
 8010a60:	600b      	str	r3, [r1, #0]
 8010a62:	7812      	ldrb	r2, [r2, #0]
 8010a64:	1e10      	subs	r0, r2, #0
 8010a66:	bf18      	it	ne
 8010a68:	2001      	movne	r0, #1
 8010a6a:	b002      	add	sp, #8
 8010a6c:	4770      	bx	lr
 8010a6e:	4610      	mov	r0, r2
 8010a70:	e7fb      	b.n	8010a6a <__ascii_mbtowc+0x16>
 8010a72:	f06f 0001 	mvn.w	r0, #1
 8010a76:	e7f8      	b.n	8010a6a <__ascii_mbtowc+0x16>

08010a78 <_Balloc>:
 8010a78:	b570      	push	{r4, r5, r6, lr}
 8010a7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a7c:	4604      	mov	r4, r0
 8010a7e:	460d      	mov	r5, r1
 8010a80:	b976      	cbnz	r6, 8010aa0 <_Balloc+0x28>
 8010a82:	2010      	movs	r0, #16
 8010a84:	f7ff ffde 	bl	8010a44 <malloc>
 8010a88:	4602      	mov	r2, r0
 8010a8a:	6260      	str	r0, [r4, #36]	; 0x24
 8010a8c:	b920      	cbnz	r0, 8010a98 <_Balloc+0x20>
 8010a8e:	4b18      	ldr	r3, [pc, #96]	; (8010af0 <_Balloc+0x78>)
 8010a90:	4818      	ldr	r0, [pc, #96]	; (8010af4 <_Balloc+0x7c>)
 8010a92:	2166      	movs	r1, #102	; 0x66
 8010a94:	f000 ff3e 	bl	8011914 <__assert_func>
 8010a98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a9c:	6006      	str	r6, [r0, #0]
 8010a9e:	60c6      	str	r6, [r0, #12]
 8010aa0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010aa2:	68f3      	ldr	r3, [r6, #12]
 8010aa4:	b183      	cbz	r3, 8010ac8 <_Balloc+0x50>
 8010aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010aa8:	68db      	ldr	r3, [r3, #12]
 8010aaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010aae:	b9b8      	cbnz	r0, 8010ae0 <_Balloc+0x68>
 8010ab0:	2101      	movs	r1, #1
 8010ab2:	fa01 f605 	lsl.w	r6, r1, r5
 8010ab6:	1d72      	adds	r2, r6, #5
 8010ab8:	0092      	lsls	r2, r2, #2
 8010aba:	4620      	mov	r0, r4
 8010abc:	f000 fc9d 	bl	80113fa <_calloc_r>
 8010ac0:	b160      	cbz	r0, 8010adc <_Balloc+0x64>
 8010ac2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ac6:	e00e      	b.n	8010ae6 <_Balloc+0x6e>
 8010ac8:	2221      	movs	r2, #33	; 0x21
 8010aca:	2104      	movs	r1, #4
 8010acc:	4620      	mov	r0, r4
 8010ace:	f000 fc94 	bl	80113fa <_calloc_r>
 8010ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ad4:	60f0      	str	r0, [r6, #12]
 8010ad6:	68db      	ldr	r3, [r3, #12]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d1e4      	bne.n	8010aa6 <_Balloc+0x2e>
 8010adc:	2000      	movs	r0, #0
 8010ade:	bd70      	pop	{r4, r5, r6, pc}
 8010ae0:	6802      	ldr	r2, [r0, #0]
 8010ae2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010aec:	e7f7      	b.n	8010ade <_Balloc+0x66>
 8010aee:	bf00      	nop
 8010af0:	08013b96 	.word	0x08013b96
 8010af4:	08013c94 	.word	0x08013c94

08010af8 <_Bfree>:
 8010af8:	b570      	push	{r4, r5, r6, lr}
 8010afa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010afc:	4605      	mov	r5, r0
 8010afe:	460c      	mov	r4, r1
 8010b00:	b976      	cbnz	r6, 8010b20 <_Bfree+0x28>
 8010b02:	2010      	movs	r0, #16
 8010b04:	f7ff ff9e 	bl	8010a44 <malloc>
 8010b08:	4602      	mov	r2, r0
 8010b0a:	6268      	str	r0, [r5, #36]	; 0x24
 8010b0c:	b920      	cbnz	r0, 8010b18 <_Bfree+0x20>
 8010b0e:	4b09      	ldr	r3, [pc, #36]	; (8010b34 <_Bfree+0x3c>)
 8010b10:	4809      	ldr	r0, [pc, #36]	; (8010b38 <_Bfree+0x40>)
 8010b12:	218a      	movs	r1, #138	; 0x8a
 8010b14:	f000 fefe 	bl	8011914 <__assert_func>
 8010b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b1c:	6006      	str	r6, [r0, #0]
 8010b1e:	60c6      	str	r6, [r0, #12]
 8010b20:	b13c      	cbz	r4, 8010b32 <_Bfree+0x3a>
 8010b22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010b24:	6862      	ldr	r2, [r4, #4]
 8010b26:	68db      	ldr	r3, [r3, #12]
 8010b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b2c:	6021      	str	r1, [r4, #0]
 8010b2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010b32:	bd70      	pop	{r4, r5, r6, pc}
 8010b34:	08013b96 	.word	0x08013b96
 8010b38:	08013c94 	.word	0x08013c94

08010b3c <__multadd>:
 8010b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b40:	690d      	ldr	r5, [r1, #16]
 8010b42:	4607      	mov	r7, r0
 8010b44:	460c      	mov	r4, r1
 8010b46:	461e      	mov	r6, r3
 8010b48:	f101 0c14 	add.w	ip, r1, #20
 8010b4c:	2000      	movs	r0, #0
 8010b4e:	f8dc 3000 	ldr.w	r3, [ip]
 8010b52:	b299      	uxth	r1, r3
 8010b54:	fb02 6101 	mla	r1, r2, r1, r6
 8010b58:	0c1e      	lsrs	r6, r3, #16
 8010b5a:	0c0b      	lsrs	r3, r1, #16
 8010b5c:	fb02 3306 	mla	r3, r2, r6, r3
 8010b60:	b289      	uxth	r1, r1
 8010b62:	3001      	adds	r0, #1
 8010b64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010b68:	4285      	cmp	r5, r0
 8010b6a:	f84c 1b04 	str.w	r1, [ip], #4
 8010b6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010b72:	dcec      	bgt.n	8010b4e <__multadd+0x12>
 8010b74:	b30e      	cbz	r6, 8010bba <__multadd+0x7e>
 8010b76:	68a3      	ldr	r3, [r4, #8]
 8010b78:	42ab      	cmp	r3, r5
 8010b7a:	dc19      	bgt.n	8010bb0 <__multadd+0x74>
 8010b7c:	6861      	ldr	r1, [r4, #4]
 8010b7e:	4638      	mov	r0, r7
 8010b80:	3101      	adds	r1, #1
 8010b82:	f7ff ff79 	bl	8010a78 <_Balloc>
 8010b86:	4680      	mov	r8, r0
 8010b88:	b928      	cbnz	r0, 8010b96 <__multadd+0x5a>
 8010b8a:	4602      	mov	r2, r0
 8010b8c:	4b0c      	ldr	r3, [pc, #48]	; (8010bc0 <__multadd+0x84>)
 8010b8e:	480d      	ldr	r0, [pc, #52]	; (8010bc4 <__multadd+0x88>)
 8010b90:	21b5      	movs	r1, #181	; 0xb5
 8010b92:	f000 febf 	bl	8011914 <__assert_func>
 8010b96:	6922      	ldr	r2, [r4, #16]
 8010b98:	3202      	adds	r2, #2
 8010b9a:	f104 010c 	add.w	r1, r4, #12
 8010b9e:	0092      	lsls	r2, r2, #2
 8010ba0:	300c      	adds	r0, #12
 8010ba2:	f7fc ffff 	bl	800dba4 <memcpy>
 8010ba6:	4621      	mov	r1, r4
 8010ba8:	4638      	mov	r0, r7
 8010baa:	f7ff ffa5 	bl	8010af8 <_Bfree>
 8010bae:	4644      	mov	r4, r8
 8010bb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010bb4:	3501      	adds	r5, #1
 8010bb6:	615e      	str	r6, [r3, #20]
 8010bb8:	6125      	str	r5, [r4, #16]
 8010bba:	4620      	mov	r0, r4
 8010bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bc0:	08013c08 	.word	0x08013c08
 8010bc4:	08013c94 	.word	0x08013c94

08010bc8 <__s2b>:
 8010bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bcc:	460c      	mov	r4, r1
 8010bce:	4615      	mov	r5, r2
 8010bd0:	461f      	mov	r7, r3
 8010bd2:	2209      	movs	r2, #9
 8010bd4:	3308      	adds	r3, #8
 8010bd6:	4606      	mov	r6, r0
 8010bd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8010bdc:	2100      	movs	r1, #0
 8010bde:	2201      	movs	r2, #1
 8010be0:	429a      	cmp	r2, r3
 8010be2:	db09      	blt.n	8010bf8 <__s2b+0x30>
 8010be4:	4630      	mov	r0, r6
 8010be6:	f7ff ff47 	bl	8010a78 <_Balloc>
 8010bea:	b940      	cbnz	r0, 8010bfe <__s2b+0x36>
 8010bec:	4602      	mov	r2, r0
 8010bee:	4b19      	ldr	r3, [pc, #100]	; (8010c54 <__s2b+0x8c>)
 8010bf0:	4819      	ldr	r0, [pc, #100]	; (8010c58 <__s2b+0x90>)
 8010bf2:	21ce      	movs	r1, #206	; 0xce
 8010bf4:	f000 fe8e 	bl	8011914 <__assert_func>
 8010bf8:	0052      	lsls	r2, r2, #1
 8010bfa:	3101      	adds	r1, #1
 8010bfc:	e7f0      	b.n	8010be0 <__s2b+0x18>
 8010bfe:	9b08      	ldr	r3, [sp, #32]
 8010c00:	6143      	str	r3, [r0, #20]
 8010c02:	2d09      	cmp	r5, #9
 8010c04:	f04f 0301 	mov.w	r3, #1
 8010c08:	6103      	str	r3, [r0, #16]
 8010c0a:	dd16      	ble.n	8010c3a <__s2b+0x72>
 8010c0c:	f104 0909 	add.w	r9, r4, #9
 8010c10:	46c8      	mov	r8, r9
 8010c12:	442c      	add	r4, r5
 8010c14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010c18:	4601      	mov	r1, r0
 8010c1a:	3b30      	subs	r3, #48	; 0x30
 8010c1c:	220a      	movs	r2, #10
 8010c1e:	4630      	mov	r0, r6
 8010c20:	f7ff ff8c 	bl	8010b3c <__multadd>
 8010c24:	45a0      	cmp	r8, r4
 8010c26:	d1f5      	bne.n	8010c14 <__s2b+0x4c>
 8010c28:	f1a5 0408 	sub.w	r4, r5, #8
 8010c2c:	444c      	add	r4, r9
 8010c2e:	1b2d      	subs	r5, r5, r4
 8010c30:	1963      	adds	r3, r4, r5
 8010c32:	42bb      	cmp	r3, r7
 8010c34:	db04      	blt.n	8010c40 <__s2b+0x78>
 8010c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c3a:	340a      	adds	r4, #10
 8010c3c:	2509      	movs	r5, #9
 8010c3e:	e7f6      	b.n	8010c2e <__s2b+0x66>
 8010c40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c44:	4601      	mov	r1, r0
 8010c46:	3b30      	subs	r3, #48	; 0x30
 8010c48:	220a      	movs	r2, #10
 8010c4a:	4630      	mov	r0, r6
 8010c4c:	f7ff ff76 	bl	8010b3c <__multadd>
 8010c50:	e7ee      	b.n	8010c30 <__s2b+0x68>
 8010c52:	bf00      	nop
 8010c54:	08013c08 	.word	0x08013c08
 8010c58:	08013c94 	.word	0x08013c94

08010c5c <__hi0bits>:
 8010c5c:	0c03      	lsrs	r3, r0, #16
 8010c5e:	041b      	lsls	r3, r3, #16
 8010c60:	b9d3      	cbnz	r3, 8010c98 <__hi0bits+0x3c>
 8010c62:	0400      	lsls	r0, r0, #16
 8010c64:	2310      	movs	r3, #16
 8010c66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010c6a:	bf04      	itt	eq
 8010c6c:	0200      	lsleq	r0, r0, #8
 8010c6e:	3308      	addeq	r3, #8
 8010c70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010c74:	bf04      	itt	eq
 8010c76:	0100      	lsleq	r0, r0, #4
 8010c78:	3304      	addeq	r3, #4
 8010c7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010c7e:	bf04      	itt	eq
 8010c80:	0080      	lsleq	r0, r0, #2
 8010c82:	3302      	addeq	r3, #2
 8010c84:	2800      	cmp	r0, #0
 8010c86:	db05      	blt.n	8010c94 <__hi0bits+0x38>
 8010c88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010c8c:	f103 0301 	add.w	r3, r3, #1
 8010c90:	bf08      	it	eq
 8010c92:	2320      	moveq	r3, #32
 8010c94:	4618      	mov	r0, r3
 8010c96:	4770      	bx	lr
 8010c98:	2300      	movs	r3, #0
 8010c9a:	e7e4      	b.n	8010c66 <__hi0bits+0xa>

08010c9c <__lo0bits>:
 8010c9c:	6803      	ldr	r3, [r0, #0]
 8010c9e:	f013 0207 	ands.w	r2, r3, #7
 8010ca2:	4601      	mov	r1, r0
 8010ca4:	d00b      	beq.n	8010cbe <__lo0bits+0x22>
 8010ca6:	07da      	lsls	r2, r3, #31
 8010ca8:	d423      	bmi.n	8010cf2 <__lo0bits+0x56>
 8010caa:	0798      	lsls	r0, r3, #30
 8010cac:	bf49      	itett	mi
 8010cae:	085b      	lsrmi	r3, r3, #1
 8010cb0:	089b      	lsrpl	r3, r3, #2
 8010cb2:	2001      	movmi	r0, #1
 8010cb4:	600b      	strmi	r3, [r1, #0]
 8010cb6:	bf5c      	itt	pl
 8010cb8:	600b      	strpl	r3, [r1, #0]
 8010cba:	2002      	movpl	r0, #2
 8010cbc:	4770      	bx	lr
 8010cbe:	b298      	uxth	r0, r3
 8010cc0:	b9a8      	cbnz	r0, 8010cee <__lo0bits+0x52>
 8010cc2:	0c1b      	lsrs	r3, r3, #16
 8010cc4:	2010      	movs	r0, #16
 8010cc6:	b2da      	uxtb	r2, r3
 8010cc8:	b90a      	cbnz	r2, 8010cce <__lo0bits+0x32>
 8010cca:	3008      	adds	r0, #8
 8010ccc:	0a1b      	lsrs	r3, r3, #8
 8010cce:	071a      	lsls	r2, r3, #28
 8010cd0:	bf04      	itt	eq
 8010cd2:	091b      	lsreq	r3, r3, #4
 8010cd4:	3004      	addeq	r0, #4
 8010cd6:	079a      	lsls	r2, r3, #30
 8010cd8:	bf04      	itt	eq
 8010cda:	089b      	lsreq	r3, r3, #2
 8010cdc:	3002      	addeq	r0, #2
 8010cde:	07da      	lsls	r2, r3, #31
 8010ce0:	d403      	bmi.n	8010cea <__lo0bits+0x4e>
 8010ce2:	085b      	lsrs	r3, r3, #1
 8010ce4:	f100 0001 	add.w	r0, r0, #1
 8010ce8:	d005      	beq.n	8010cf6 <__lo0bits+0x5a>
 8010cea:	600b      	str	r3, [r1, #0]
 8010cec:	4770      	bx	lr
 8010cee:	4610      	mov	r0, r2
 8010cf0:	e7e9      	b.n	8010cc6 <__lo0bits+0x2a>
 8010cf2:	2000      	movs	r0, #0
 8010cf4:	4770      	bx	lr
 8010cf6:	2020      	movs	r0, #32
 8010cf8:	4770      	bx	lr
	...

08010cfc <__i2b>:
 8010cfc:	b510      	push	{r4, lr}
 8010cfe:	460c      	mov	r4, r1
 8010d00:	2101      	movs	r1, #1
 8010d02:	f7ff feb9 	bl	8010a78 <_Balloc>
 8010d06:	4602      	mov	r2, r0
 8010d08:	b928      	cbnz	r0, 8010d16 <__i2b+0x1a>
 8010d0a:	4b05      	ldr	r3, [pc, #20]	; (8010d20 <__i2b+0x24>)
 8010d0c:	4805      	ldr	r0, [pc, #20]	; (8010d24 <__i2b+0x28>)
 8010d0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010d12:	f000 fdff 	bl	8011914 <__assert_func>
 8010d16:	2301      	movs	r3, #1
 8010d18:	6144      	str	r4, [r0, #20]
 8010d1a:	6103      	str	r3, [r0, #16]
 8010d1c:	bd10      	pop	{r4, pc}
 8010d1e:	bf00      	nop
 8010d20:	08013c08 	.word	0x08013c08
 8010d24:	08013c94 	.word	0x08013c94

08010d28 <__multiply>:
 8010d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d2c:	4691      	mov	r9, r2
 8010d2e:	690a      	ldr	r2, [r1, #16]
 8010d30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010d34:	429a      	cmp	r2, r3
 8010d36:	bfb8      	it	lt
 8010d38:	460b      	movlt	r3, r1
 8010d3a:	460c      	mov	r4, r1
 8010d3c:	bfbc      	itt	lt
 8010d3e:	464c      	movlt	r4, r9
 8010d40:	4699      	movlt	r9, r3
 8010d42:	6927      	ldr	r7, [r4, #16]
 8010d44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010d48:	68a3      	ldr	r3, [r4, #8]
 8010d4a:	6861      	ldr	r1, [r4, #4]
 8010d4c:	eb07 060a 	add.w	r6, r7, sl
 8010d50:	42b3      	cmp	r3, r6
 8010d52:	b085      	sub	sp, #20
 8010d54:	bfb8      	it	lt
 8010d56:	3101      	addlt	r1, #1
 8010d58:	f7ff fe8e 	bl	8010a78 <_Balloc>
 8010d5c:	b930      	cbnz	r0, 8010d6c <__multiply+0x44>
 8010d5e:	4602      	mov	r2, r0
 8010d60:	4b44      	ldr	r3, [pc, #272]	; (8010e74 <__multiply+0x14c>)
 8010d62:	4845      	ldr	r0, [pc, #276]	; (8010e78 <__multiply+0x150>)
 8010d64:	f240 115d 	movw	r1, #349	; 0x15d
 8010d68:	f000 fdd4 	bl	8011914 <__assert_func>
 8010d6c:	f100 0514 	add.w	r5, r0, #20
 8010d70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010d74:	462b      	mov	r3, r5
 8010d76:	2200      	movs	r2, #0
 8010d78:	4543      	cmp	r3, r8
 8010d7a:	d321      	bcc.n	8010dc0 <__multiply+0x98>
 8010d7c:	f104 0314 	add.w	r3, r4, #20
 8010d80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010d84:	f109 0314 	add.w	r3, r9, #20
 8010d88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010d8c:	9202      	str	r2, [sp, #8]
 8010d8e:	1b3a      	subs	r2, r7, r4
 8010d90:	3a15      	subs	r2, #21
 8010d92:	f022 0203 	bic.w	r2, r2, #3
 8010d96:	3204      	adds	r2, #4
 8010d98:	f104 0115 	add.w	r1, r4, #21
 8010d9c:	428f      	cmp	r7, r1
 8010d9e:	bf38      	it	cc
 8010da0:	2204      	movcc	r2, #4
 8010da2:	9201      	str	r2, [sp, #4]
 8010da4:	9a02      	ldr	r2, [sp, #8]
 8010da6:	9303      	str	r3, [sp, #12]
 8010da8:	429a      	cmp	r2, r3
 8010daa:	d80c      	bhi.n	8010dc6 <__multiply+0x9e>
 8010dac:	2e00      	cmp	r6, #0
 8010dae:	dd03      	ble.n	8010db8 <__multiply+0x90>
 8010db0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d05a      	beq.n	8010e6e <__multiply+0x146>
 8010db8:	6106      	str	r6, [r0, #16]
 8010dba:	b005      	add	sp, #20
 8010dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dc0:	f843 2b04 	str.w	r2, [r3], #4
 8010dc4:	e7d8      	b.n	8010d78 <__multiply+0x50>
 8010dc6:	f8b3 a000 	ldrh.w	sl, [r3]
 8010dca:	f1ba 0f00 	cmp.w	sl, #0
 8010dce:	d024      	beq.n	8010e1a <__multiply+0xf2>
 8010dd0:	f104 0e14 	add.w	lr, r4, #20
 8010dd4:	46a9      	mov	r9, r5
 8010dd6:	f04f 0c00 	mov.w	ip, #0
 8010dda:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010dde:	f8d9 1000 	ldr.w	r1, [r9]
 8010de2:	fa1f fb82 	uxth.w	fp, r2
 8010de6:	b289      	uxth	r1, r1
 8010de8:	fb0a 110b 	mla	r1, sl, fp, r1
 8010dec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010df0:	f8d9 2000 	ldr.w	r2, [r9]
 8010df4:	4461      	add	r1, ip
 8010df6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010dfa:	fb0a c20b 	mla	r2, sl, fp, ip
 8010dfe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010e02:	b289      	uxth	r1, r1
 8010e04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010e08:	4577      	cmp	r7, lr
 8010e0a:	f849 1b04 	str.w	r1, [r9], #4
 8010e0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e12:	d8e2      	bhi.n	8010dda <__multiply+0xb2>
 8010e14:	9a01      	ldr	r2, [sp, #4]
 8010e16:	f845 c002 	str.w	ip, [r5, r2]
 8010e1a:	9a03      	ldr	r2, [sp, #12]
 8010e1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010e20:	3304      	adds	r3, #4
 8010e22:	f1b9 0f00 	cmp.w	r9, #0
 8010e26:	d020      	beq.n	8010e6a <__multiply+0x142>
 8010e28:	6829      	ldr	r1, [r5, #0]
 8010e2a:	f104 0c14 	add.w	ip, r4, #20
 8010e2e:	46ae      	mov	lr, r5
 8010e30:	f04f 0a00 	mov.w	sl, #0
 8010e34:	f8bc b000 	ldrh.w	fp, [ip]
 8010e38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010e3c:	fb09 220b 	mla	r2, r9, fp, r2
 8010e40:	4492      	add	sl, r2
 8010e42:	b289      	uxth	r1, r1
 8010e44:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010e48:	f84e 1b04 	str.w	r1, [lr], #4
 8010e4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e50:	f8be 1000 	ldrh.w	r1, [lr]
 8010e54:	0c12      	lsrs	r2, r2, #16
 8010e56:	fb09 1102 	mla	r1, r9, r2, r1
 8010e5a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010e5e:	4567      	cmp	r7, ip
 8010e60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010e64:	d8e6      	bhi.n	8010e34 <__multiply+0x10c>
 8010e66:	9a01      	ldr	r2, [sp, #4]
 8010e68:	50a9      	str	r1, [r5, r2]
 8010e6a:	3504      	adds	r5, #4
 8010e6c:	e79a      	b.n	8010da4 <__multiply+0x7c>
 8010e6e:	3e01      	subs	r6, #1
 8010e70:	e79c      	b.n	8010dac <__multiply+0x84>
 8010e72:	bf00      	nop
 8010e74:	08013c08 	.word	0x08013c08
 8010e78:	08013c94 	.word	0x08013c94

08010e7c <__pow5mult>:
 8010e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e80:	4615      	mov	r5, r2
 8010e82:	f012 0203 	ands.w	r2, r2, #3
 8010e86:	4606      	mov	r6, r0
 8010e88:	460f      	mov	r7, r1
 8010e8a:	d007      	beq.n	8010e9c <__pow5mult+0x20>
 8010e8c:	4c25      	ldr	r4, [pc, #148]	; (8010f24 <__pow5mult+0xa8>)
 8010e8e:	3a01      	subs	r2, #1
 8010e90:	2300      	movs	r3, #0
 8010e92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010e96:	f7ff fe51 	bl	8010b3c <__multadd>
 8010e9a:	4607      	mov	r7, r0
 8010e9c:	10ad      	asrs	r5, r5, #2
 8010e9e:	d03d      	beq.n	8010f1c <__pow5mult+0xa0>
 8010ea0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010ea2:	b97c      	cbnz	r4, 8010ec4 <__pow5mult+0x48>
 8010ea4:	2010      	movs	r0, #16
 8010ea6:	f7ff fdcd 	bl	8010a44 <malloc>
 8010eaa:	4602      	mov	r2, r0
 8010eac:	6270      	str	r0, [r6, #36]	; 0x24
 8010eae:	b928      	cbnz	r0, 8010ebc <__pow5mult+0x40>
 8010eb0:	4b1d      	ldr	r3, [pc, #116]	; (8010f28 <__pow5mult+0xac>)
 8010eb2:	481e      	ldr	r0, [pc, #120]	; (8010f2c <__pow5mult+0xb0>)
 8010eb4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010eb8:	f000 fd2c 	bl	8011914 <__assert_func>
 8010ebc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010ec0:	6004      	str	r4, [r0, #0]
 8010ec2:	60c4      	str	r4, [r0, #12]
 8010ec4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010ec8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010ecc:	b94c      	cbnz	r4, 8010ee2 <__pow5mult+0x66>
 8010ece:	f240 2171 	movw	r1, #625	; 0x271
 8010ed2:	4630      	mov	r0, r6
 8010ed4:	f7ff ff12 	bl	8010cfc <__i2b>
 8010ed8:	2300      	movs	r3, #0
 8010eda:	f8c8 0008 	str.w	r0, [r8, #8]
 8010ede:	4604      	mov	r4, r0
 8010ee0:	6003      	str	r3, [r0, #0]
 8010ee2:	f04f 0900 	mov.w	r9, #0
 8010ee6:	07eb      	lsls	r3, r5, #31
 8010ee8:	d50a      	bpl.n	8010f00 <__pow5mult+0x84>
 8010eea:	4639      	mov	r1, r7
 8010eec:	4622      	mov	r2, r4
 8010eee:	4630      	mov	r0, r6
 8010ef0:	f7ff ff1a 	bl	8010d28 <__multiply>
 8010ef4:	4639      	mov	r1, r7
 8010ef6:	4680      	mov	r8, r0
 8010ef8:	4630      	mov	r0, r6
 8010efa:	f7ff fdfd 	bl	8010af8 <_Bfree>
 8010efe:	4647      	mov	r7, r8
 8010f00:	106d      	asrs	r5, r5, #1
 8010f02:	d00b      	beq.n	8010f1c <__pow5mult+0xa0>
 8010f04:	6820      	ldr	r0, [r4, #0]
 8010f06:	b938      	cbnz	r0, 8010f18 <__pow5mult+0x9c>
 8010f08:	4622      	mov	r2, r4
 8010f0a:	4621      	mov	r1, r4
 8010f0c:	4630      	mov	r0, r6
 8010f0e:	f7ff ff0b 	bl	8010d28 <__multiply>
 8010f12:	6020      	str	r0, [r4, #0]
 8010f14:	f8c0 9000 	str.w	r9, [r0]
 8010f18:	4604      	mov	r4, r0
 8010f1a:	e7e4      	b.n	8010ee6 <__pow5mult+0x6a>
 8010f1c:	4638      	mov	r0, r7
 8010f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f22:	bf00      	nop
 8010f24:	08013de0 	.word	0x08013de0
 8010f28:	08013b96 	.word	0x08013b96
 8010f2c:	08013c94 	.word	0x08013c94

08010f30 <__lshift>:
 8010f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f34:	460c      	mov	r4, r1
 8010f36:	6849      	ldr	r1, [r1, #4]
 8010f38:	6923      	ldr	r3, [r4, #16]
 8010f3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010f3e:	68a3      	ldr	r3, [r4, #8]
 8010f40:	4607      	mov	r7, r0
 8010f42:	4691      	mov	r9, r2
 8010f44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010f48:	f108 0601 	add.w	r6, r8, #1
 8010f4c:	42b3      	cmp	r3, r6
 8010f4e:	db0b      	blt.n	8010f68 <__lshift+0x38>
 8010f50:	4638      	mov	r0, r7
 8010f52:	f7ff fd91 	bl	8010a78 <_Balloc>
 8010f56:	4605      	mov	r5, r0
 8010f58:	b948      	cbnz	r0, 8010f6e <__lshift+0x3e>
 8010f5a:	4602      	mov	r2, r0
 8010f5c:	4b2a      	ldr	r3, [pc, #168]	; (8011008 <__lshift+0xd8>)
 8010f5e:	482b      	ldr	r0, [pc, #172]	; (801100c <__lshift+0xdc>)
 8010f60:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010f64:	f000 fcd6 	bl	8011914 <__assert_func>
 8010f68:	3101      	adds	r1, #1
 8010f6a:	005b      	lsls	r3, r3, #1
 8010f6c:	e7ee      	b.n	8010f4c <__lshift+0x1c>
 8010f6e:	2300      	movs	r3, #0
 8010f70:	f100 0114 	add.w	r1, r0, #20
 8010f74:	f100 0210 	add.w	r2, r0, #16
 8010f78:	4618      	mov	r0, r3
 8010f7a:	4553      	cmp	r3, sl
 8010f7c:	db37      	blt.n	8010fee <__lshift+0xbe>
 8010f7e:	6920      	ldr	r0, [r4, #16]
 8010f80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010f84:	f104 0314 	add.w	r3, r4, #20
 8010f88:	f019 091f 	ands.w	r9, r9, #31
 8010f8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010f90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010f94:	d02f      	beq.n	8010ff6 <__lshift+0xc6>
 8010f96:	f1c9 0e20 	rsb	lr, r9, #32
 8010f9a:	468a      	mov	sl, r1
 8010f9c:	f04f 0c00 	mov.w	ip, #0
 8010fa0:	681a      	ldr	r2, [r3, #0]
 8010fa2:	fa02 f209 	lsl.w	r2, r2, r9
 8010fa6:	ea42 020c 	orr.w	r2, r2, ip
 8010faa:	f84a 2b04 	str.w	r2, [sl], #4
 8010fae:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fb2:	4298      	cmp	r0, r3
 8010fb4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010fb8:	d8f2      	bhi.n	8010fa0 <__lshift+0x70>
 8010fba:	1b03      	subs	r3, r0, r4
 8010fbc:	3b15      	subs	r3, #21
 8010fbe:	f023 0303 	bic.w	r3, r3, #3
 8010fc2:	3304      	adds	r3, #4
 8010fc4:	f104 0215 	add.w	r2, r4, #21
 8010fc8:	4290      	cmp	r0, r2
 8010fca:	bf38      	it	cc
 8010fcc:	2304      	movcc	r3, #4
 8010fce:	f841 c003 	str.w	ip, [r1, r3]
 8010fd2:	f1bc 0f00 	cmp.w	ip, #0
 8010fd6:	d001      	beq.n	8010fdc <__lshift+0xac>
 8010fd8:	f108 0602 	add.w	r6, r8, #2
 8010fdc:	3e01      	subs	r6, #1
 8010fde:	4638      	mov	r0, r7
 8010fe0:	612e      	str	r6, [r5, #16]
 8010fe2:	4621      	mov	r1, r4
 8010fe4:	f7ff fd88 	bl	8010af8 <_Bfree>
 8010fe8:	4628      	mov	r0, r5
 8010fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fee:	f842 0f04 	str.w	r0, [r2, #4]!
 8010ff2:	3301      	adds	r3, #1
 8010ff4:	e7c1      	b.n	8010f7a <__lshift+0x4a>
 8010ff6:	3904      	subs	r1, #4
 8010ff8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ffc:	f841 2f04 	str.w	r2, [r1, #4]!
 8011000:	4298      	cmp	r0, r3
 8011002:	d8f9      	bhi.n	8010ff8 <__lshift+0xc8>
 8011004:	e7ea      	b.n	8010fdc <__lshift+0xac>
 8011006:	bf00      	nop
 8011008:	08013c08 	.word	0x08013c08
 801100c:	08013c94 	.word	0x08013c94

08011010 <__mcmp>:
 8011010:	b530      	push	{r4, r5, lr}
 8011012:	6902      	ldr	r2, [r0, #16]
 8011014:	690c      	ldr	r4, [r1, #16]
 8011016:	1b12      	subs	r2, r2, r4
 8011018:	d10e      	bne.n	8011038 <__mcmp+0x28>
 801101a:	f100 0314 	add.w	r3, r0, #20
 801101e:	3114      	adds	r1, #20
 8011020:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011024:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011028:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801102c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011030:	42a5      	cmp	r5, r4
 8011032:	d003      	beq.n	801103c <__mcmp+0x2c>
 8011034:	d305      	bcc.n	8011042 <__mcmp+0x32>
 8011036:	2201      	movs	r2, #1
 8011038:	4610      	mov	r0, r2
 801103a:	bd30      	pop	{r4, r5, pc}
 801103c:	4283      	cmp	r3, r0
 801103e:	d3f3      	bcc.n	8011028 <__mcmp+0x18>
 8011040:	e7fa      	b.n	8011038 <__mcmp+0x28>
 8011042:	f04f 32ff 	mov.w	r2, #4294967295
 8011046:	e7f7      	b.n	8011038 <__mcmp+0x28>

08011048 <__mdiff>:
 8011048:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801104c:	460c      	mov	r4, r1
 801104e:	4606      	mov	r6, r0
 8011050:	4611      	mov	r1, r2
 8011052:	4620      	mov	r0, r4
 8011054:	4690      	mov	r8, r2
 8011056:	f7ff ffdb 	bl	8011010 <__mcmp>
 801105a:	1e05      	subs	r5, r0, #0
 801105c:	d110      	bne.n	8011080 <__mdiff+0x38>
 801105e:	4629      	mov	r1, r5
 8011060:	4630      	mov	r0, r6
 8011062:	f7ff fd09 	bl	8010a78 <_Balloc>
 8011066:	b930      	cbnz	r0, 8011076 <__mdiff+0x2e>
 8011068:	4b3a      	ldr	r3, [pc, #232]	; (8011154 <__mdiff+0x10c>)
 801106a:	4602      	mov	r2, r0
 801106c:	f240 2132 	movw	r1, #562	; 0x232
 8011070:	4839      	ldr	r0, [pc, #228]	; (8011158 <__mdiff+0x110>)
 8011072:	f000 fc4f 	bl	8011914 <__assert_func>
 8011076:	2301      	movs	r3, #1
 8011078:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801107c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011080:	bfa4      	itt	ge
 8011082:	4643      	movge	r3, r8
 8011084:	46a0      	movge	r8, r4
 8011086:	4630      	mov	r0, r6
 8011088:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801108c:	bfa6      	itte	ge
 801108e:	461c      	movge	r4, r3
 8011090:	2500      	movge	r5, #0
 8011092:	2501      	movlt	r5, #1
 8011094:	f7ff fcf0 	bl	8010a78 <_Balloc>
 8011098:	b920      	cbnz	r0, 80110a4 <__mdiff+0x5c>
 801109a:	4b2e      	ldr	r3, [pc, #184]	; (8011154 <__mdiff+0x10c>)
 801109c:	4602      	mov	r2, r0
 801109e:	f44f 7110 	mov.w	r1, #576	; 0x240
 80110a2:	e7e5      	b.n	8011070 <__mdiff+0x28>
 80110a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80110a8:	6926      	ldr	r6, [r4, #16]
 80110aa:	60c5      	str	r5, [r0, #12]
 80110ac:	f104 0914 	add.w	r9, r4, #20
 80110b0:	f108 0514 	add.w	r5, r8, #20
 80110b4:	f100 0e14 	add.w	lr, r0, #20
 80110b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80110bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80110c0:	f108 0210 	add.w	r2, r8, #16
 80110c4:	46f2      	mov	sl, lr
 80110c6:	2100      	movs	r1, #0
 80110c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80110cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80110d0:	fa1f f883 	uxth.w	r8, r3
 80110d4:	fa11 f18b 	uxtah	r1, r1, fp
 80110d8:	0c1b      	lsrs	r3, r3, #16
 80110da:	eba1 0808 	sub.w	r8, r1, r8
 80110de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80110e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80110e6:	fa1f f888 	uxth.w	r8, r8
 80110ea:	1419      	asrs	r1, r3, #16
 80110ec:	454e      	cmp	r6, r9
 80110ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80110f2:	f84a 3b04 	str.w	r3, [sl], #4
 80110f6:	d8e7      	bhi.n	80110c8 <__mdiff+0x80>
 80110f8:	1b33      	subs	r3, r6, r4
 80110fa:	3b15      	subs	r3, #21
 80110fc:	f023 0303 	bic.w	r3, r3, #3
 8011100:	3304      	adds	r3, #4
 8011102:	3415      	adds	r4, #21
 8011104:	42a6      	cmp	r6, r4
 8011106:	bf38      	it	cc
 8011108:	2304      	movcc	r3, #4
 801110a:	441d      	add	r5, r3
 801110c:	4473      	add	r3, lr
 801110e:	469e      	mov	lr, r3
 8011110:	462e      	mov	r6, r5
 8011112:	4566      	cmp	r6, ip
 8011114:	d30e      	bcc.n	8011134 <__mdiff+0xec>
 8011116:	f10c 0203 	add.w	r2, ip, #3
 801111a:	1b52      	subs	r2, r2, r5
 801111c:	f022 0203 	bic.w	r2, r2, #3
 8011120:	3d03      	subs	r5, #3
 8011122:	45ac      	cmp	ip, r5
 8011124:	bf38      	it	cc
 8011126:	2200      	movcc	r2, #0
 8011128:	441a      	add	r2, r3
 801112a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801112e:	b17b      	cbz	r3, 8011150 <__mdiff+0x108>
 8011130:	6107      	str	r7, [r0, #16]
 8011132:	e7a3      	b.n	801107c <__mdiff+0x34>
 8011134:	f856 8b04 	ldr.w	r8, [r6], #4
 8011138:	fa11 f288 	uxtah	r2, r1, r8
 801113c:	1414      	asrs	r4, r2, #16
 801113e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011142:	b292      	uxth	r2, r2
 8011144:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011148:	f84e 2b04 	str.w	r2, [lr], #4
 801114c:	1421      	asrs	r1, r4, #16
 801114e:	e7e0      	b.n	8011112 <__mdiff+0xca>
 8011150:	3f01      	subs	r7, #1
 8011152:	e7ea      	b.n	801112a <__mdiff+0xe2>
 8011154:	08013c08 	.word	0x08013c08
 8011158:	08013c94 	.word	0x08013c94

0801115c <__ulp>:
 801115c:	b082      	sub	sp, #8
 801115e:	ed8d 0b00 	vstr	d0, [sp]
 8011162:	9b01      	ldr	r3, [sp, #4]
 8011164:	4912      	ldr	r1, [pc, #72]	; (80111b0 <__ulp+0x54>)
 8011166:	4019      	ands	r1, r3
 8011168:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801116c:	2900      	cmp	r1, #0
 801116e:	dd05      	ble.n	801117c <__ulp+0x20>
 8011170:	2200      	movs	r2, #0
 8011172:	460b      	mov	r3, r1
 8011174:	ec43 2b10 	vmov	d0, r2, r3
 8011178:	b002      	add	sp, #8
 801117a:	4770      	bx	lr
 801117c:	4249      	negs	r1, r1
 801117e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011182:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011186:	f04f 0200 	mov.w	r2, #0
 801118a:	f04f 0300 	mov.w	r3, #0
 801118e:	da04      	bge.n	801119a <__ulp+0x3e>
 8011190:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011194:	fa41 f300 	asr.w	r3, r1, r0
 8011198:	e7ec      	b.n	8011174 <__ulp+0x18>
 801119a:	f1a0 0114 	sub.w	r1, r0, #20
 801119e:	291e      	cmp	r1, #30
 80111a0:	bfda      	itte	le
 80111a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80111a6:	fa20 f101 	lsrle.w	r1, r0, r1
 80111aa:	2101      	movgt	r1, #1
 80111ac:	460a      	mov	r2, r1
 80111ae:	e7e1      	b.n	8011174 <__ulp+0x18>
 80111b0:	7ff00000 	.word	0x7ff00000

080111b4 <__b2d>:
 80111b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111b6:	6905      	ldr	r5, [r0, #16]
 80111b8:	f100 0714 	add.w	r7, r0, #20
 80111bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80111c0:	1f2e      	subs	r6, r5, #4
 80111c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80111c6:	4620      	mov	r0, r4
 80111c8:	f7ff fd48 	bl	8010c5c <__hi0bits>
 80111cc:	f1c0 0320 	rsb	r3, r0, #32
 80111d0:	280a      	cmp	r0, #10
 80111d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011250 <__b2d+0x9c>
 80111d6:	600b      	str	r3, [r1, #0]
 80111d8:	dc14      	bgt.n	8011204 <__b2d+0x50>
 80111da:	f1c0 0e0b 	rsb	lr, r0, #11
 80111de:	fa24 f10e 	lsr.w	r1, r4, lr
 80111e2:	42b7      	cmp	r7, r6
 80111e4:	ea41 030c 	orr.w	r3, r1, ip
 80111e8:	bf34      	ite	cc
 80111ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80111ee:	2100      	movcs	r1, #0
 80111f0:	3015      	adds	r0, #21
 80111f2:	fa04 f000 	lsl.w	r0, r4, r0
 80111f6:	fa21 f10e 	lsr.w	r1, r1, lr
 80111fa:	ea40 0201 	orr.w	r2, r0, r1
 80111fe:	ec43 2b10 	vmov	d0, r2, r3
 8011202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011204:	42b7      	cmp	r7, r6
 8011206:	bf3a      	itte	cc
 8011208:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801120c:	f1a5 0608 	subcc.w	r6, r5, #8
 8011210:	2100      	movcs	r1, #0
 8011212:	380b      	subs	r0, #11
 8011214:	d017      	beq.n	8011246 <__b2d+0x92>
 8011216:	f1c0 0c20 	rsb	ip, r0, #32
 801121a:	fa04 f500 	lsl.w	r5, r4, r0
 801121e:	42be      	cmp	r6, r7
 8011220:	fa21 f40c 	lsr.w	r4, r1, ip
 8011224:	ea45 0504 	orr.w	r5, r5, r4
 8011228:	bf8c      	ite	hi
 801122a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801122e:	2400      	movls	r4, #0
 8011230:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011234:	fa01 f000 	lsl.w	r0, r1, r0
 8011238:	fa24 f40c 	lsr.w	r4, r4, ip
 801123c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011240:	ea40 0204 	orr.w	r2, r0, r4
 8011244:	e7db      	b.n	80111fe <__b2d+0x4a>
 8011246:	ea44 030c 	orr.w	r3, r4, ip
 801124a:	460a      	mov	r2, r1
 801124c:	e7d7      	b.n	80111fe <__b2d+0x4a>
 801124e:	bf00      	nop
 8011250:	3ff00000 	.word	0x3ff00000

08011254 <__d2b>:
 8011254:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011258:	4689      	mov	r9, r1
 801125a:	2101      	movs	r1, #1
 801125c:	ec57 6b10 	vmov	r6, r7, d0
 8011260:	4690      	mov	r8, r2
 8011262:	f7ff fc09 	bl	8010a78 <_Balloc>
 8011266:	4604      	mov	r4, r0
 8011268:	b930      	cbnz	r0, 8011278 <__d2b+0x24>
 801126a:	4602      	mov	r2, r0
 801126c:	4b25      	ldr	r3, [pc, #148]	; (8011304 <__d2b+0xb0>)
 801126e:	4826      	ldr	r0, [pc, #152]	; (8011308 <__d2b+0xb4>)
 8011270:	f240 310a 	movw	r1, #778	; 0x30a
 8011274:	f000 fb4e 	bl	8011914 <__assert_func>
 8011278:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801127c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011280:	bb35      	cbnz	r5, 80112d0 <__d2b+0x7c>
 8011282:	2e00      	cmp	r6, #0
 8011284:	9301      	str	r3, [sp, #4]
 8011286:	d028      	beq.n	80112da <__d2b+0x86>
 8011288:	4668      	mov	r0, sp
 801128a:	9600      	str	r6, [sp, #0]
 801128c:	f7ff fd06 	bl	8010c9c <__lo0bits>
 8011290:	9900      	ldr	r1, [sp, #0]
 8011292:	b300      	cbz	r0, 80112d6 <__d2b+0x82>
 8011294:	9a01      	ldr	r2, [sp, #4]
 8011296:	f1c0 0320 	rsb	r3, r0, #32
 801129a:	fa02 f303 	lsl.w	r3, r2, r3
 801129e:	430b      	orrs	r3, r1
 80112a0:	40c2      	lsrs	r2, r0
 80112a2:	6163      	str	r3, [r4, #20]
 80112a4:	9201      	str	r2, [sp, #4]
 80112a6:	9b01      	ldr	r3, [sp, #4]
 80112a8:	61a3      	str	r3, [r4, #24]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	bf14      	ite	ne
 80112ae:	2202      	movne	r2, #2
 80112b0:	2201      	moveq	r2, #1
 80112b2:	6122      	str	r2, [r4, #16]
 80112b4:	b1d5      	cbz	r5, 80112ec <__d2b+0x98>
 80112b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80112ba:	4405      	add	r5, r0
 80112bc:	f8c9 5000 	str.w	r5, [r9]
 80112c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80112c4:	f8c8 0000 	str.w	r0, [r8]
 80112c8:	4620      	mov	r0, r4
 80112ca:	b003      	add	sp, #12
 80112cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80112d4:	e7d5      	b.n	8011282 <__d2b+0x2e>
 80112d6:	6161      	str	r1, [r4, #20]
 80112d8:	e7e5      	b.n	80112a6 <__d2b+0x52>
 80112da:	a801      	add	r0, sp, #4
 80112dc:	f7ff fcde 	bl	8010c9c <__lo0bits>
 80112e0:	9b01      	ldr	r3, [sp, #4]
 80112e2:	6163      	str	r3, [r4, #20]
 80112e4:	2201      	movs	r2, #1
 80112e6:	6122      	str	r2, [r4, #16]
 80112e8:	3020      	adds	r0, #32
 80112ea:	e7e3      	b.n	80112b4 <__d2b+0x60>
 80112ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80112f4:	f8c9 0000 	str.w	r0, [r9]
 80112f8:	6918      	ldr	r0, [r3, #16]
 80112fa:	f7ff fcaf 	bl	8010c5c <__hi0bits>
 80112fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011302:	e7df      	b.n	80112c4 <__d2b+0x70>
 8011304:	08013c08 	.word	0x08013c08
 8011308:	08013c94 	.word	0x08013c94

0801130c <__ratio>:
 801130c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011310:	4688      	mov	r8, r1
 8011312:	4669      	mov	r1, sp
 8011314:	4681      	mov	r9, r0
 8011316:	f7ff ff4d 	bl	80111b4 <__b2d>
 801131a:	a901      	add	r1, sp, #4
 801131c:	4640      	mov	r0, r8
 801131e:	ec55 4b10 	vmov	r4, r5, d0
 8011322:	f7ff ff47 	bl	80111b4 <__b2d>
 8011326:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801132a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801132e:	eba3 0c02 	sub.w	ip, r3, r2
 8011332:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011336:	1a9b      	subs	r3, r3, r2
 8011338:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801133c:	ec51 0b10 	vmov	r0, r1, d0
 8011340:	2b00      	cmp	r3, #0
 8011342:	bfd6      	itet	le
 8011344:	460a      	movle	r2, r1
 8011346:	462a      	movgt	r2, r5
 8011348:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801134c:	468b      	mov	fp, r1
 801134e:	462f      	mov	r7, r5
 8011350:	bfd4      	ite	le
 8011352:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011356:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801135a:	4620      	mov	r0, r4
 801135c:	ee10 2a10 	vmov	r2, s0
 8011360:	465b      	mov	r3, fp
 8011362:	4639      	mov	r1, r7
 8011364:	f7ef fa72 	bl	800084c <__aeabi_ddiv>
 8011368:	ec41 0b10 	vmov	d0, r0, r1
 801136c:	b003      	add	sp, #12
 801136e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011372 <__copybits>:
 8011372:	3901      	subs	r1, #1
 8011374:	b570      	push	{r4, r5, r6, lr}
 8011376:	1149      	asrs	r1, r1, #5
 8011378:	6914      	ldr	r4, [r2, #16]
 801137a:	3101      	adds	r1, #1
 801137c:	f102 0314 	add.w	r3, r2, #20
 8011380:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011384:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011388:	1f05      	subs	r5, r0, #4
 801138a:	42a3      	cmp	r3, r4
 801138c:	d30c      	bcc.n	80113a8 <__copybits+0x36>
 801138e:	1aa3      	subs	r3, r4, r2
 8011390:	3b11      	subs	r3, #17
 8011392:	f023 0303 	bic.w	r3, r3, #3
 8011396:	3211      	adds	r2, #17
 8011398:	42a2      	cmp	r2, r4
 801139a:	bf88      	it	hi
 801139c:	2300      	movhi	r3, #0
 801139e:	4418      	add	r0, r3
 80113a0:	2300      	movs	r3, #0
 80113a2:	4288      	cmp	r0, r1
 80113a4:	d305      	bcc.n	80113b2 <__copybits+0x40>
 80113a6:	bd70      	pop	{r4, r5, r6, pc}
 80113a8:	f853 6b04 	ldr.w	r6, [r3], #4
 80113ac:	f845 6f04 	str.w	r6, [r5, #4]!
 80113b0:	e7eb      	b.n	801138a <__copybits+0x18>
 80113b2:	f840 3b04 	str.w	r3, [r0], #4
 80113b6:	e7f4      	b.n	80113a2 <__copybits+0x30>

080113b8 <__any_on>:
 80113b8:	f100 0214 	add.w	r2, r0, #20
 80113bc:	6900      	ldr	r0, [r0, #16]
 80113be:	114b      	asrs	r3, r1, #5
 80113c0:	4298      	cmp	r0, r3
 80113c2:	b510      	push	{r4, lr}
 80113c4:	db11      	blt.n	80113ea <__any_on+0x32>
 80113c6:	dd0a      	ble.n	80113de <__any_on+0x26>
 80113c8:	f011 011f 	ands.w	r1, r1, #31
 80113cc:	d007      	beq.n	80113de <__any_on+0x26>
 80113ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80113d2:	fa24 f001 	lsr.w	r0, r4, r1
 80113d6:	fa00 f101 	lsl.w	r1, r0, r1
 80113da:	428c      	cmp	r4, r1
 80113dc:	d10b      	bne.n	80113f6 <__any_on+0x3e>
 80113de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80113e2:	4293      	cmp	r3, r2
 80113e4:	d803      	bhi.n	80113ee <__any_on+0x36>
 80113e6:	2000      	movs	r0, #0
 80113e8:	bd10      	pop	{r4, pc}
 80113ea:	4603      	mov	r3, r0
 80113ec:	e7f7      	b.n	80113de <__any_on+0x26>
 80113ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80113f2:	2900      	cmp	r1, #0
 80113f4:	d0f5      	beq.n	80113e2 <__any_on+0x2a>
 80113f6:	2001      	movs	r0, #1
 80113f8:	e7f6      	b.n	80113e8 <__any_on+0x30>

080113fa <_calloc_r>:
 80113fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113fc:	fba1 2402 	umull	r2, r4, r1, r2
 8011400:	b94c      	cbnz	r4, 8011416 <_calloc_r+0x1c>
 8011402:	4611      	mov	r1, r2
 8011404:	9201      	str	r2, [sp, #4]
 8011406:	f000 f87b 	bl	8011500 <_malloc_r>
 801140a:	9a01      	ldr	r2, [sp, #4]
 801140c:	4605      	mov	r5, r0
 801140e:	b930      	cbnz	r0, 801141e <_calloc_r+0x24>
 8011410:	4628      	mov	r0, r5
 8011412:	b003      	add	sp, #12
 8011414:	bd30      	pop	{r4, r5, pc}
 8011416:	220c      	movs	r2, #12
 8011418:	6002      	str	r2, [r0, #0]
 801141a:	2500      	movs	r5, #0
 801141c:	e7f8      	b.n	8011410 <_calloc_r+0x16>
 801141e:	4621      	mov	r1, r4
 8011420:	f7fc fbce 	bl	800dbc0 <memset>
 8011424:	e7f4      	b.n	8011410 <_calloc_r+0x16>
	...

08011428 <_free_r>:
 8011428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801142a:	2900      	cmp	r1, #0
 801142c:	d044      	beq.n	80114b8 <_free_r+0x90>
 801142e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011432:	9001      	str	r0, [sp, #4]
 8011434:	2b00      	cmp	r3, #0
 8011436:	f1a1 0404 	sub.w	r4, r1, #4
 801143a:	bfb8      	it	lt
 801143c:	18e4      	addlt	r4, r4, r3
 801143e:	f000 fab3 	bl	80119a8 <__malloc_lock>
 8011442:	4a1e      	ldr	r2, [pc, #120]	; (80114bc <_free_r+0x94>)
 8011444:	9801      	ldr	r0, [sp, #4]
 8011446:	6813      	ldr	r3, [r2, #0]
 8011448:	b933      	cbnz	r3, 8011458 <_free_r+0x30>
 801144a:	6063      	str	r3, [r4, #4]
 801144c:	6014      	str	r4, [r2, #0]
 801144e:	b003      	add	sp, #12
 8011450:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011454:	f000 baae 	b.w	80119b4 <__malloc_unlock>
 8011458:	42a3      	cmp	r3, r4
 801145a:	d908      	bls.n	801146e <_free_r+0x46>
 801145c:	6825      	ldr	r5, [r4, #0]
 801145e:	1961      	adds	r1, r4, r5
 8011460:	428b      	cmp	r3, r1
 8011462:	bf01      	itttt	eq
 8011464:	6819      	ldreq	r1, [r3, #0]
 8011466:	685b      	ldreq	r3, [r3, #4]
 8011468:	1949      	addeq	r1, r1, r5
 801146a:	6021      	streq	r1, [r4, #0]
 801146c:	e7ed      	b.n	801144a <_free_r+0x22>
 801146e:	461a      	mov	r2, r3
 8011470:	685b      	ldr	r3, [r3, #4]
 8011472:	b10b      	cbz	r3, 8011478 <_free_r+0x50>
 8011474:	42a3      	cmp	r3, r4
 8011476:	d9fa      	bls.n	801146e <_free_r+0x46>
 8011478:	6811      	ldr	r1, [r2, #0]
 801147a:	1855      	adds	r5, r2, r1
 801147c:	42a5      	cmp	r5, r4
 801147e:	d10b      	bne.n	8011498 <_free_r+0x70>
 8011480:	6824      	ldr	r4, [r4, #0]
 8011482:	4421      	add	r1, r4
 8011484:	1854      	adds	r4, r2, r1
 8011486:	42a3      	cmp	r3, r4
 8011488:	6011      	str	r1, [r2, #0]
 801148a:	d1e0      	bne.n	801144e <_free_r+0x26>
 801148c:	681c      	ldr	r4, [r3, #0]
 801148e:	685b      	ldr	r3, [r3, #4]
 8011490:	6053      	str	r3, [r2, #4]
 8011492:	4421      	add	r1, r4
 8011494:	6011      	str	r1, [r2, #0]
 8011496:	e7da      	b.n	801144e <_free_r+0x26>
 8011498:	d902      	bls.n	80114a0 <_free_r+0x78>
 801149a:	230c      	movs	r3, #12
 801149c:	6003      	str	r3, [r0, #0]
 801149e:	e7d6      	b.n	801144e <_free_r+0x26>
 80114a0:	6825      	ldr	r5, [r4, #0]
 80114a2:	1961      	adds	r1, r4, r5
 80114a4:	428b      	cmp	r3, r1
 80114a6:	bf04      	itt	eq
 80114a8:	6819      	ldreq	r1, [r3, #0]
 80114aa:	685b      	ldreq	r3, [r3, #4]
 80114ac:	6063      	str	r3, [r4, #4]
 80114ae:	bf04      	itt	eq
 80114b0:	1949      	addeq	r1, r1, r5
 80114b2:	6021      	streq	r1, [r4, #0]
 80114b4:	6054      	str	r4, [r2, #4]
 80114b6:	e7ca      	b.n	801144e <_free_r+0x26>
 80114b8:	b003      	add	sp, #12
 80114ba:	bd30      	pop	{r4, r5, pc}
 80114bc:	200059a4 	.word	0x200059a4

080114c0 <sbrk_aligned>:
 80114c0:	b570      	push	{r4, r5, r6, lr}
 80114c2:	4e0e      	ldr	r6, [pc, #56]	; (80114fc <sbrk_aligned+0x3c>)
 80114c4:	460c      	mov	r4, r1
 80114c6:	6831      	ldr	r1, [r6, #0]
 80114c8:	4605      	mov	r5, r0
 80114ca:	b911      	cbnz	r1, 80114d2 <sbrk_aligned+0x12>
 80114cc:	f000 f9f0 	bl	80118b0 <_sbrk_r>
 80114d0:	6030      	str	r0, [r6, #0]
 80114d2:	4621      	mov	r1, r4
 80114d4:	4628      	mov	r0, r5
 80114d6:	f000 f9eb 	bl	80118b0 <_sbrk_r>
 80114da:	1c43      	adds	r3, r0, #1
 80114dc:	d00a      	beq.n	80114f4 <sbrk_aligned+0x34>
 80114de:	1cc4      	adds	r4, r0, #3
 80114e0:	f024 0403 	bic.w	r4, r4, #3
 80114e4:	42a0      	cmp	r0, r4
 80114e6:	d007      	beq.n	80114f8 <sbrk_aligned+0x38>
 80114e8:	1a21      	subs	r1, r4, r0
 80114ea:	4628      	mov	r0, r5
 80114ec:	f000 f9e0 	bl	80118b0 <_sbrk_r>
 80114f0:	3001      	adds	r0, #1
 80114f2:	d101      	bne.n	80114f8 <sbrk_aligned+0x38>
 80114f4:	f04f 34ff 	mov.w	r4, #4294967295
 80114f8:	4620      	mov	r0, r4
 80114fa:	bd70      	pop	{r4, r5, r6, pc}
 80114fc:	200059a8 	.word	0x200059a8

08011500 <_malloc_r>:
 8011500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011504:	1ccd      	adds	r5, r1, #3
 8011506:	f025 0503 	bic.w	r5, r5, #3
 801150a:	3508      	adds	r5, #8
 801150c:	2d0c      	cmp	r5, #12
 801150e:	bf38      	it	cc
 8011510:	250c      	movcc	r5, #12
 8011512:	2d00      	cmp	r5, #0
 8011514:	4607      	mov	r7, r0
 8011516:	db01      	blt.n	801151c <_malloc_r+0x1c>
 8011518:	42a9      	cmp	r1, r5
 801151a:	d905      	bls.n	8011528 <_malloc_r+0x28>
 801151c:	230c      	movs	r3, #12
 801151e:	603b      	str	r3, [r7, #0]
 8011520:	2600      	movs	r6, #0
 8011522:	4630      	mov	r0, r6
 8011524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011528:	4e2e      	ldr	r6, [pc, #184]	; (80115e4 <_malloc_r+0xe4>)
 801152a:	f000 fa3d 	bl	80119a8 <__malloc_lock>
 801152e:	6833      	ldr	r3, [r6, #0]
 8011530:	461c      	mov	r4, r3
 8011532:	bb34      	cbnz	r4, 8011582 <_malloc_r+0x82>
 8011534:	4629      	mov	r1, r5
 8011536:	4638      	mov	r0, r7
 8011538:	f7ff ffc2 	bl	80114c0 <sbrk_aligned>
 801153c:	1c43      	adds	r3, r0, #1
 801153e:	4604      	mov	r4, r0
 8011540:	d14d      	bne.n	80115de <_malloc_r+0xde>
 8011542:	6834      	ldr	r4, [r6, #0]
 8011544:	4626      	mov	r6, r4
 8011546:	2e00      	cmp	r6, #0
 8011548:	d140      	bne.n	80115cc <_malloc_r+0xcc>
 801154a:	6823      	ldr	r3, [r4, #0]
 801154c:	4631      	mov	r1, r6
 801154e:	4638      	mov	r0, r7
 8011550:	eb04 0803 	add.w	r8, r4, r3
 8011554:	f000 f9ac 	bl	80118b0 <_sbrk_r>
 8011558:	4580      	cmp	r8, r0
 801155a:	d13a      	bne.n	80115d2 <_malloc_r+0xd2>
 801155c:	6821      	ldr	r1, [r4, #0]
 801155e:	3503      	adds	r5, #3
 8011560:	1a6d      	subs	r5, r5, r1
 8011562:	f025 0503 	bic.w	r5, r5, #3
 8011566:	3508      	adds	r5, #8
 8011568:	2d0c      	cmp	r5, #12
 801156a:	bf38      	it	cc
 801156c:	250c      	movcc	r5, #12
 801156e:	4629      	mov	r1, r5
 8011570:	4638      	mov	r0, r7
 8011572:	f7ff ffa5 	bl	80114c0 <sbrk_aligned>
 8011576:	3001      	adds	r0, #1
 8011578:	d02b      	beq.n	80115d2 <_malloc_r+0xd2>
 801157a:	6823      	ldr	r3, [r4, #0]
 801157c:	442b      	add	r3, r5
 801157e:	6023      	str	r3, [r4, #0]
 8011580:	e00e      	b.n	80115a0 <_malloc_r+0xa0>
 8011582:	6822      	ldr	r2, [r4, #0]
 8011584:	1b52      	subs	r2, r2, r5
 8011586:	d41e      	bmi.n	80115c6 <_malloc_r+0xc6>
 8011588:	2a0b      	cmp	r2, #11
 801158a:	d916      	bls.n	80115ba <_malloc_r+0xba>
 801158c:	1961      	adds	r1, r4, r5
 801158e:	42a3      	cmp	r3, r4
 8011590:	6025      	str	r5, [r4, #0]
 8011592:	bf18      	it	ne
 8011594:	6059      	strne	r1, [r3, #4]
 8011596:	6863      	ldr	r3, [r4, #4]
 8011598:	bf08      	it	eq
 801159a:	6031      	streq	r1, [r6, #0]
 801159c:	5162      	str	r2, [r4, r5]
 801159e:	604b      	str	r3, [r1, #4]
 80115a0:	4638      	mov	r0, r7
 80115a2:	f104 060b 	add.w	r6, r4, #11
 80115a6:	f000 fa05 	bl	80119b4 <__malloc_unlock>
 80115aa:	f026 0607 	bic.w	r6, r6, #7
 80115ae:	1d23      	adds	r3, r4, #4
 80115b0:	1af2      	subs	r2, r6, r3
 80115b2:	d0b6      	beq.n	8011522 <_malloc_r+0x22>
 80115b4:	1b9b      	subs	r3, r3, r6
 80115b6:	50a3      	str	r3, [r4, r2]
 80115b8:	e7b3      	b.n	8011522 <_malloc_r+0x22>
 80115ba:	6862      	ldr	r2, [r4, #4]
 80115bc:	42a3      	cmp	r3, r4
 80115be:	bf0c      	ite	eq
 80115c0:	6032      	streq	r2, [r6, #0]
 80115c2:	605a      	strne	r2, [r3, #4]
 80115c4:	e7ec      	b.n	80115a0 <_malloc_r+0xa0>
 80115c6:	4623      	mov	r3, r4
 80115c8:	6864      	ldr	r4, [r4, #4]
 80115ca:	e7b2      	b.n	8011532 <_malloc_r+0x32>
 80115cc:	4634      	mov	r4, r6
 80115ce:	6876      	ldr	r6, [r6, #4]
 80115d0:	e7b9      	b.n	8011546 <_malloc_r+0x46>
 80115d2:	230c      	movs	r3, #12
 80115d4:	603b      	str	r3, [r7, #0]
 80115d6:	4638      	mov	r0, r7
 80115d8:	f000 f9ec 	bl	80119b4 <__malloc_unlock>
 80115dc:	e7a1      	b.n	8011522 <_malloc_r+0x22>
 80115de:	6025      	str	r5, [r4, #0]
 80115e0:	e7de      	b.n	80115a0 <_malloc_r+0xa0>
 80115e2:	bf00      	nop
 80115e4:	200059a4 	.word	0x200059a4

080115e8 <__ssputs_r>:
 80115e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115ec:	688e      	ldr	r6, [r1, #8]
 80115ee:	429e      	cmp	r6, r3
 80115f0:	4682      	mov	sl, r0
 80115f2:	460c      	mov	r4, r1
 80115f4:	4690      	mov	r8, r2
 80115f6:	461f      	mov	r7, r3
 80115f8:	d838      	bhi.n	801166c <__ssputs_r+0x84>
 80115fa:	898a      	ldrh	r2, [r1, #12]
 80115fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011600:	d032      	beq.n	8011668 <__ssputs_r+0x80>
 8011602:	6825      	ldr	r5, [r4, #0]
 8011604:	6909      	ldr	r1, [r1, #16]
 8011606:	eba5 0901 	sub.w	r9, r5, r1
 801160a:	6965      	ldr	r5, [r4, #20]
 801160c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011610:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011614:	3301      	adds	r3, #1
 8011616:	444b      	add	r3, r9
 8011618:	106d      	asrs	r5, r5, #1
 801161a:	429d      	cmp	r5, r3
 801161c:	bf38      	it	cc
 801161e:	461d      	movcc	r5, r3
 8011620:	0553      	lsls	r3, r2, #21
 8011622:	d531      	bpl.n	8011688 <__ssputs_r+0xa0>
 8011624:	4629      	mov	r1, r5
 8011626:	f7ff ff6b 	bl	8011500 <_malloc_r>
 801162a:	4606      	mov	r6, r0
 801162c:	b950      	cbnz	r0, 8011644 <__ssputs_r+0x5c>
 801162e:	230c      	movs	r3, #12
 8011630:	f8ca 3000 	str.w	r3, [sl]
 8011634:	89a3      	ldrh	r3, [r4, #12]
 8011636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801163a:	81a3      	strh	r3, [r4, #12]
 801163c:	f04f 30ff 	mov.w	r0, #4294967295
 8011640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011644:	6921      	ldr	r1, [r4, #16]
 8011646:	464a      	mov	r2, r9
 8011648:	f7fc faac 	bl	800dba4 <memcpy>
 801164c:	89a3      	ldrh	r3, [r4, #12]
 801164e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011656:	81a3      	strh	r3, [r4, #12]
 8011658:	6126      	str	r6, [r4, #16]
 801165a:	6165      	str	r5, [r4, #20]
 801165c:	444e      	add	r6, r9
 801165e:	eba5 0509 	sub.w	r5, r5, r9
 8011662:	6026      	str	r6, [r4, #0]
 8011664:	60a5      	str	r5, [r4, #8]
 8011666:	463e      	mov	r6, r7
 8011668:	42be      	cmp	r6, r7
 801166a:	d900      	bls.n	801166e <__ssputs_r+0x86>
 801166c:	463e      	mov	r6, r7
 801166e:	6820      	ldr	r0, [r4, #0]
 8011670:	4632      	mov	r2, r6
 8011672:	4641      	mov	r1, r8
 8011674:	f000 f97e 	bl	8011974 <memmove>
 8011678:	68a3      	ldr	r3, [r4, #8]
 801167a:	1b9b      	subs	r3, r3, r6
 801167c:	60a3      	str	r3, [r4, #8]
 801167e:	6823      	ldr	r3, [r4, #0]
 8011680:	4433      	add	r3, r6
 8011682:	6023      	str	r3, [r4, #0]
 8011684:	2000      	movs	r0, #0
 8011686:	e7db      	b.n	8011640 <__ssputs_r+0x58>
 8011688:	462a      	mov	r2, r5
 801168a:	f000 f999 	bl	80119c0 <_realloc_r>
 801168e:	4606      	mov	r6, r0
 8011690:	2800      	cmp	r0, #0
 8011692:	d1e1      	bne.n	8011658 <__ssputs_r+0x70>
 8011694:	6921      	ldr	r1, [r4, #16]
 8011696:	4650      	mov	r0, sl
 8011698:	f7ff fec6 	bl	8011428 <_free_r>
 801169c:	e7c7      	b.n	801162e <__ssputs_r+0x46>
	...

080116a0 <_svfiprintf_r>:
 80116a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116a4:	4698      	mov	r8, r3
 80116a6:	898b      	ldrh	r3, [r1, #12]
 80116a8:	061b      	lsls	r3, r3, #24
 80116aa:	b09d      	sub	sp, #116	; 0x74
 80116ac:	4607      	mov	r7, r0
 80116ae:	460d      	mov	r5, r1
 80116b0:	4614      	mov	r4, r2
 80116b2:	d50e      	bpl.n	80116d2 <_svfiprintf_r+0x32>
 80116b4:	690b      	ldr	r3, [r1, #16]
 80116b6:	b963      	cbnz	r3, 80116d2 <_svfiprintf_r+0x32>
 80116b8:	2140      	movs	r1, #64	; 0x40
 80116ba:	f7ff ff21 	bl	8011500 <_malloc_r>
 80116be:	6028      	str	r0, [r5, #0]
 80116c0:	6128      	str	r0, [r5, #16]
 80116c2:	b920      	cbnz	r0, 80116ce <_svfiprintf_r+0x2e>
 80116c4:	230c      	movs	r3, #12
 80116c6:	603b      	str	r3, [r7, #0]
 80116c8:	f04f 30ff 	mov.w	r0, #4294967295
 80116cc:	e0d1      	b.n	8011872 <_svfiprintf_r+0x1d2>
 80116ce:	2340      	movs	r3, #64	; 0x40
 80116d0:	616b      	str	r3, [r5, #20]
 80116d2:	2300      	movs	r3, #0
 80116d4:	9309      	str	r3, [sp, #36]	; 0x24
 80116d6:	2320      	movs	r3, #32
 80116d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80116dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80116e0:	2330      	movs	r3, #48	; 0x30
 80116e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801188c <_svfiprintf_r+0x1ec>
 80116e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80116ea:	f04f 0901 	mov.w	r9, #1
 80116ee:	4623      	mov	r3, r4
 80116f0:	469a      	mov	sl, r3
 80116f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80116f6:	b10a      	cbz	r2, 80116fc <_svfiprintf_r+0x5c>
 80116f8:	2a25      	cmp	r2, #37	; 0x25
 80116fa:	d1f9      	bne.n	80116f0 <_svfiprintf_r+0x50>
 80116fc:	ebba 0b04 	subs.w	fp, sl, r4
 8011700:	d00b      	beq.n	801171a <_svfiprintf_r+0x7a>
 8011702:	465b      	mov	r3, fp
 8011704:	4622      	mov	r2, r4
 8011706:	4629      	mov	r1, r5
 8011708:	4638      	mov	r0, r7
 801170a:	f7ff ff6d 	bl	80115e8 <__ssputs_r>
 801170e:	3001      	adds	r0, #1
 8011710:	f000 80aa 	beq.w	8011868 <_svfiprintf_r+0x1c8>
 8011714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011716:	445a      	add	r2, fp
 8011718:	9209      	str	r2, [sp, #36]	; 0x24
 801171a:	f89a 3000 	ldrb.w	r3, [sl]
 801171e:	2b00      	cmp	r3, #0
 8011720:	f000 80a2 	beq.w	8011868 <_svfiprintf_r+0x1c8>
 8011724:	2300      	movs	r3, #0
 8011726:	f04f 32ff 	mov.w	r2, #4294967295
 801172a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801172e:	f10a 0a01 	add.w	sl, sl, #1
 8011732:	9304      	str	r3, [sp, #16]
 8011734:	9307      	str	r3, [sp, #28]
 8011736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801173a:	931a      	str	r3, [sp, #104]	; 0x68
 801173c:	4654      	mov	r4, sl
 801173e:	2205      	movs	r2, #5
 8011740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011744:	4851      	ldr	r0, [pc, #324]	; (801188c <_svfiprintf_r+0x1ec>)
 8011746:	f7ee fd4b 	bl	80001e0 <memchr>
 801174a:	9a04      	ldr	r2, [sp, #16]
 801174c:	b9d8      	cbnz	r0, 8011786 <_svfiprintf_r+0xe6>
 801174e:	06d0      	lsls	r0, r2, #27
 8011750:	bf44      	itt	mi
 8011752:	2320      	movmi	r3, #32
 8011754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011758:	0711      	lsls	r1, r2, #28
 801175a:	bf44      	itt	mi
 801175c:	232b      	movmi	r3, #43	; 0x2b
 801175e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011762:	f89a 3000 	ldrb.w	r3, [sl]
 8011766:	2b2a      	cmp	r3, #42	; 0x2a
 8011768:	d015      	beq.n	8011796 <_svfiprintf_r+0xf6>
 801176a:	9a07      	ldr	r2, [sp, #28]
 801176c:	4654      	mov	r4, sl
 801176e:	2000      	movs	r0, #0
 8011770:	f04f 0c0a 	mov.w	ip, #10
 8011774:	4621      	mov	r1, r4
 8011776:	f811 3b01 	ldrb.w	r3, [r1], #1
 801177a:	3b30      	subs	r3, #48	; 0x30
 801177c:	2b09      	cmp	r3, #9
 801177e:	d94e      	bls.n	801181e <_svfiprintf_r+0x17e>
 8011780:	b1b0      	cbz	r0, 80117b0 <_svfiprintf_r+0x110>
 8011782:	9207      	str	r2, [sp, #28]
 8011784:	e014      	b.n	80117b0 <_svfiprintf_r+0x110>
 8011786:	eba0 0308 	sub.w	r3, r0, r8
 801178a:	fa09 f303 	lsl.w	r3, r9, r3
 801178e:	4313      	orrs	r3, r2
 8011790:	9304      	str	r3, [sp, #16]
 8011792:	46a2      	mov	sl, r4
 8011794:	e7d2      	b.n	801173c <_svfiprintf_r+0x9c>
 8011796:	9b03      	ldr	r3, [sp, #12]
 8011798:	1d19      	adds	r1, r3, #4
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	9103      	str	r1, [sp, #12]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	bfbb      	ittet	lt
 80117a2:	425b      	neglt	r3, r3
 80117a4:	f042 0202 	orrlt.w	r2, r2, #2
 80117a8:	9307      	strge	r3, [sp, #28]
 80117aa:	9307      	strlt	r3, [sp, #28]
 80117ac:	bfb8      	it	lt
 80117ae:	9204      	strlt	r2, [sp, #16]
 80117b0:	7823      	ldrb	r3, [r4, #0]
 80117b2:	2b2e      	cmp	r3, #46	; 0x2e
 80117b4:	d10c      	bne.n	80117d0 <_svfiprintf_r+0x130>
 80117b6:	7863      	ldrb	r3, [r4, #1]
 80117b8:	2b2a      	cmp	r3, #42	; 0x2a
 80117ba:	d135      	bne.n	8011828 <_svfiprintf_r+0x188>
 80117bc:	9b03      	ldr	r3, [sp, #12]
 80117be:	1d1a      	adds	r2, r3, #4
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	9203      	str	r2, [sp, #12]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	bfb8      	it	lt
 80117c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80117cc:	3402      	adds	r4, #2
 80117ce:	9305      	str	r3, [sp, #20]
 80117d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801189c <_svfiprintf_r+0x1fc>
 80117d4:	7821      	ldrb	r1, [r4, #0]
 80117d6:	2203      	movs	r2, #3
 80117d8:	4650      	mov	r0, sl
 80117da:	f7ee fd01 	bl	80001e0 <memchr>
 80117de:	b140      	cbz	r0, 80117f2 <_svfiprintf_r+0x152>
 80117e0:	2340      	movs	r3, #64	; 0x40
 80117e2:	eba0 000a 	sub.w	r0, r0, sl
 80117e6:	fa03 f000 	lsl.w	r0, r3, r0
 80117ea:	9b04      	ldr	r3, [sp, #16]
 80117ec:	4303      	orrs	r3, r0
 80117ee:	3401      	adds	r4, #1
 80117f0:	9304      	str	r3, [sp, #16]
 80117f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117f6:	4826      	ldr	r0, [pc, #152]	; (8011890 <_svfiprintf_r+0x1f0>)
 80117f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80117fc:	2206      	movs	r2, #6
 80117fe:	f7ee fcef 	bl	80001e0 <memchr>
 8011802:	2800      	cmp	r0, #0
 8011804:	d038      	beq.n	8011878 <_svfiprintf_r+0x1d8>
 8011806:	4b23      	ldr	r3, [pc, #140]	; (8011894 <_svfiprintf_r+0x1f4>)
 8011808:	bb1b      	cbnz	r3, 8011852 <_svfiprintf_r+0x1b2>
 801180a:	9b03      	ldr	r3, [sp, #12]
 801180c:	3307      	adds	r3, #7
 801180e:	f023 0307 	bic.w	r3, r3, #7
 8011812:	3308      	adds	r3, #8
 8011814:	9303      	str	r3, [sp, #12]
 8011816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011818:	4433      	add	r3, r6
 801181a:	9309      	str	r3, [sp, #36]	; 0x24
 801181c:	e767      	b.n	80116ee <_svfiprintf_r+0x4e>
 801181e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011822:	460c      	mov	r4, r1
 8011824:	2001      	movs	r0, #1
 8011826:	e7a5      	b.n	8011774 <_svfiprintf_r+0xd4>
 8011828:	2300      	movs	r3, #0
 801182a:	3401      	adds	r4, #1
 801182c:	9305      	str	r3, [sp, #20]
 801182e:	4619      	mov	r1, r3
 8011830:	f04f 0c0a 	mov.w	ip, #10
 8011834:	4620      	mov	r0, r4
 8011836:	f810 2b01 	ldrb.w	r2, [r0], #1
 801183a:	3a30      	subs	r2, #48	; 0x30
 801183c:	2a09      	cmp	r2, #9
 801183e:	d903      	bls.n	8011848 <_svfiprintf_r+0x1a8>
 8011840:	2b00      	cmp	r3, #0
 8011842:	d0c5      	beq.n	80117d0 <_svfiprintf_r+0x130>
 8011844:	9105      	str	r1, [sp, #20]
 8011846:	e7c3      	b.n	80117d0 <_svfiprintf_r+0x130>
 8011848:	fb0c 2101 	mla	r1, ip, r1, r2
 801184c:	4604      	mov	r4, r0
 801184e:	2301      	movs	r3, #1
 8011850:	e7f0      	b.n	8011834 <_svfiprintf_r+0x194>
 8011852:	ab03      	add	r3, sp, #12
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	462a      	mov	r2, r5
 8011858:	4b0f      	ldr	r3, [pc, #60]	; (8011898 <_svfiprintf_r+0x1f8>)
 801185a:	a904      	add	r1, sp, #16
 801185c:	4638      	mov	r0, r7
 801185e:	f7fc fa57 	bl	800dd10 <_printf_float>
 8011862:	1c42      	adds	r2, r0, #1
 8011864:	4606      	mov	r6, r0
 8011866:	d1d6      	bne.n	8011816 <_svfiprintf_r+0x176>
 8011868:	89ab      	ldrh	r3, [r5, #12]
 801186a:	065b      	lsls	r3, r3, #25
 801186c:	f53f af2c 	bmi.w	80116c8 <_svfiprintf_r+0x28>
 8011870:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011872:	b01d      	add	sp, #116	; 0x74
 8011874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011878:	ab03      	add	r3, sp, #12
 801187a:	9300      	str	r3, [sp, #0]
 801187c:	462a      	mov	r2, r5
 801187e:	4b06      	ldr	r3, [pc, #24]	; (8011898 <_svfiprintf_r+0x1f8>)
 8011880:	a904      	add	r1, sp, #16
 8011882:	4638      	mov	r0, r7
 8011884:	f7fc fce8 	bl	800e258 <_printf_i>
 8011888:	e7eb      	b.n	8011862 <_svfiprintf_r+0x1c2>
 801188a:	bf00      	nop
 801188c:	08013dec 	.word	0x08013dec
 8011890:	08013df6 	.word	0x08013df6
 8011894:	0800dd11 	.word	0x0800dd11
 8011898:	080115e9 	.word	0x080115e9
 801189c:	08013df2 	.word	0x08013df2

080118a0 <nan>:
 80118a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118a8 <nan+0x8>
 80118a4:	4770      	bx	lr
 80118a6:	bf00      	nop
 80118a8:	00000000 	.word	0x00000000
 80118ac:	7ff80000 	.word	0x7ff80000

080118b0 <_sbrk_r>:
 80118b0:	b538      	push	{r3, r4, r5, lr}
 80118b2:	4d06      	ldr	r5, [pc, #24]	; (80118cc <_sbrk_r+0x1c>)
 80118b4:	2300      	movs	r3, #0
 80118b6:	4604      	mov	r4, r0
 80118b8:	4608      	mov	r0, r1
 80118ba:	602b      	str	r3, [r5, #0]
 80118bc:	f7f0 f9a0 	bl	8001c00 <_sbrk>
 80118c0:	1c43      	adds	r3, r0, #1
 80118c2:	d102      	bne.n	80118ca <_sbrk_r+0x1a>
 80118c4:	682b      	ldr	r3, [r5, #0]
 80118c6:	b103      	cbz	r3, 80118ca <_sbrk_r+0x1a>
 80118c8:	6023      	str	r3, [r4, #0]
 80118ca:	bd38      	pop	{r3, r4, r5, pc}
 80118cc:	200059ac 	.word	0x200059ac

080118d0 <strncmp>:
 80118d0:	b510      	push	{r4, lr}
 80118d2:	b17a      	cbz	r2, 80118f4 <strncmp+0x24>
 80118d4:	4603      	mov	r3, r0
 80118d6:	3901      	subs	r1, #1
 80118d8:	1884      	adds	r4, r0, r2
 80118da:	f813 0b01 	ldrb.w	r0, [r3], #1
 80118de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80118e2:	4290      	cmp	r0, r2
 80118e4:	d101      	bne.n	80118ea <strncmp+0x1a>
 80118e6:	42a3      	cmp	r3, r4
 80118e8:	d101      	bne.n	80118ee <strncmp+0x1e>
 80118ea:	1a80      	subs	r0, r0, r2
 80118ec:	bd10      	pop	{r4, pc}
 80118ee:	2800      	cmp	r0, #0
 80118f0:	d1f3      	bne.n	80118da <strncmp+0xa>
 80118f2:	e7fa      	b.n	80118ea <strncmp+0x1a>
 80118f4:	4610      	mov	r0, r2
 80118f6:	e7f9      	b.n	80118ec <strncmp+0x1c>

080118f8 <__ascii_wctomb>:
 80118f8:	b149      	cbz	r1, 801190e <__ascii_wctomb+0x16>
 80118fa:	2aff      	cmp	r2, #255	; 0xff
 80118fc:	bf85      	ittet	hi
 80118fe:	238a      	movhi	r3, #138	; 0x8a
 8011900:	6003      	strhi	r3, [r0, #0]
 8011902:	700a      	strbls	r2, [r1, #0]
 8011904:	f04f 30ff 	movhi.w	r0, #4294967295
 8011908:	bf98      	it	ls
 801190a:	2001      	movls	r0, #1
 801190c:	4770      	bx	lr
 801190e:	4608      	mov	r0, r1
 8011910:	4770      	bx	lr
	...

08011914 <__assert_func>:
 8011914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011916:	4614      	mov	r4, r2
 8011918:	461a      	mov	r2, r3
 801191a:	4b09      	ldr	r3, [pc, #36]	; (8011940 <__assert_func+0x2c>)
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	4605      	mov	r5, r0
 8011920:	68d8      	ldr	r0, [r3, #12]
 8011922:	b14c      	cbz	r4, 8011938 <__assert_func+0x24>
 8011924:	4b07      	ldr	r3, [pc, #28]	; (8011944 <__assert_func+0x30>)
 8011926:	9100      	str	r1, [sp, #0]
 8011928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801192c:	4906      	ldr	r1, [pc, #24]	; (8011948 <__assert_func+0x34>)
 801192e:	462b      	mov	r3, r5
 8011930:	f000 f80e 	bl	8011950 <fiprintf>
 8011934:	f000 fa8c 	bl	8011e50 <abort>
 8011938:	4b04      	ldr	r3, [pc, #16]	; (801194c <__assert_func+0x38>)
 801193a:	461c      	mov	r4, r3
 801193c:	e7f3      	b.n	8011926 <__assert_func+0x12>
 801193e:	bf00      	nop
 8011940:	20000010 	.word	0x20000010
 8011944:	08013dfd 	.word	0x08013dfd
 8011948:	08013e0a 	.word	0x08013e0a
 801194c:	08013e38 	.word	0x08013e38

08011950 <fiprintf>:
 8011950:	b40e      	push	{r1, r2, r3}
 8011952:	b503      	push	{r0, r1, lr}
 8011954:	4601      	mov	r1, r0
 8011956:	ab03      	add	r3, sp, #12
 8011958:	4805      	ldr	r0, [pc, #20]	; (8011970 <fiprintf+0x20>)
 801195a:	f853 2b04 	ldr.w	r2, [r3], #4
 801195e:	6800      	ldr	r0, [r0, #0]
 8011960:	9301      	str	r3, [sp, #4]
 8011962:	f000 f885 	bl	8011a70 <_vfiprintf_r>
 8011966:	b002      	add	sp, #8
 8011968:	f85d eb04 	ldr.w	lr, [sp], #4
 801196c:	b003      	add	sp, #12
 801196e:	4770      	bx	lr
 8011970:	20000010 	.word	0x20000010

08011974 <memmove>:
 8011974:	4288      	cmp	r0, r1
 8011976:	b510      	push	{r4, lr}
 8011978:	eb01 0402 	add.w	r4, r1, r2
 801197c:	d902      	bls.n	8011984 <memmove+0x10>
 801197e:	4284      	cmp	r4, r0
 8011980:	4623      	mov	r3, r4
 8011982:	d807      	bhi.n	8011994 <memmove+0x20>
 8011984:	1e43      	subs	r3, r0, #1
 8011986:	42a1      	cmp	r1, r4
 8011988:	d008      	beq.n	801199c <memmove+0x28>
 801198a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801198e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011992:	e7f8      	b.n	8011986 <memmove+0x12>
 8011994:	4402      	add	r2, r0
 8011996:	4601      	mov	r1, r0
 8011998:	428a      	cmp	r2, r1
 801199a:	d100      	bne.n	801199e <memmove+0x2a>
 801199c:	bd10      	pop	{r4, pc}
 801199e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80119a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80119a6:	e7f7      	b.n	8011998 <memmove+0x24>

080119a8 <__malloc_lock>:
 80119a8:	4801      	ldr	r0, [pc, #4]	; (80119b0 <__malloc_lock+0x8>)
 80119aa:	f000 bc11 	b.w	80121d0 <__retarget_lock_acquire_recursive>
 80119ae:	bf00      	nop
 80119b0:	200059b0 	.word	0x200059b0

080119b4 <__malloc_unlock>:
 80119b4:	4801      	ldr	r0, [pc, #4]	; (80119bc <__malloc_unlock+0x8>)
 80119b6:	f000 bc0c 	b.w	80121d2 <__retarget_lock_release_recursive>
 80119ba:	bf00      	nop
 80119bc:	200059b0 	.word	0x200059b0

080119c0 <_realloc_r>:
 80119c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119c4:	4680      	mov	r8, r0
 80119c6:	4614      	mov	r4, r2
 80119c8:	460e      	mov	r6, r1
 80119ca:	b921      	cbnz	r1, 80119d6 <_realloc_r+0x16>
 80119cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119d0:	4611      	mov	r1, r2
 80119d2:	f7ff bd95 	b.w	8011500 <_malloc_r>
 80119d6:	b92a      	cbnz	r2, 80119e4 <_realloc_r+0x24>
 80119d8:	f7ff fd26 	bl	8011428 <_free_r>
 80119dc:	4625      	mov	r5, r4
 80119de:	4628      	mov	r0, r5
 80119e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119e4:	f000 fc5c 	bl	80122a0 <_malloc_usable_size_r>
 80119e8:	4284      	cmp	r4, r0
 80119ea:	4607      	mov	r7, r0
 80119ec:	d802      	bhi.n	80119f4 <_realloc_r+0x34>
 80119ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119f2:	d812      	bhi.n	8011a1a <_realloc_r+0x5a>
 80119f4:	4621      	mov	r1, r4
 80119f6:	4640      	mov	r0, r8
 80119f8:	f7ff fd82 	bl	8011500 <_malloc_r>
 80119fc:	4605      	mov	r5, r0
 80119fe:	2800      	cmp	r0, #0
 8011a00:	d0ed      	beq.n	80119de <_realloc_r+0x1e>
 8011a02:	42bc      	cmp	r4, r7
 8011a04:	4622      	mov	r2, r4
 8011a06:	4631      	mov	r1, r6
 8011a08:	bf28      	it	cs
 8011a0a:	463a      	movcs	r2, r7
 8011a0c:	f7fc f8ca 	bl	800dba4 <memcpy>
 8011a10:	4631      	mov	r1, r6
 8011a12:	4640      	mov	r0, r8
 8011a14:	f7ff fd08 	bl	8011428 <_free_r>
 8011a18:	e7e1      	b.n	80119de <_realloc_r+0x1e>
 8011a1a:	4635      	mov	r5, r6
 8011a1c:	e7df      	b.n	80119de <_realloc_r+0x1e>

08011a1e <__sfputc_r>:
 8011a1e:	6893      	ldr	r3, [r2, #8]
 8011a20:	3b01      	subs	r3, #1
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	b410      	push	{r4}
 8011a26:	6093      	str	r3, [r2, #8]
 8011a28:	da08      	bge.n	8011a3c <__sfputc_r+0x1e>
 8011a2a:	6994      	ldr	r4, [r2, #24]
 8011a2c:	42a3      	cmp	r3, r4
 8011a2e:	db01      	blt.n	8011a34 <__sfputc_r+0x16>
 8011a30:	290a      	cmp	r1, #10
 8011a32:	d103      	bne.n	8011a3c <__sfputc_r+0x1e>
 8011a34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a38:	f000 b94a 	b.w	8011cd0 <__swbuf_r>
 8011a3c:	6813      	ldr	r3, [r2, #0]
 8011a3e:	1c58      	adds	r0, r3, #1
 8011a40:	6010      	str	r0, [r2, #0]
 8011a42:	7019      	strb	r1, [r3, #0]
 8011a44:	4608      	mov	r0, r1
 8011a46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a4a:	4770      	bx	lr

08011a4c <__sfputs_r>:
 8011a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a4e:	4606      	mov	r6, r0
 8011a50:	460f      	mov	r7, r1
 8011a52:	4614      	mov	r4, r2
 8011a54:	18d5      	adds	r5, r2, r3
 8011a56:	42ac      	cmp	r4, r5
 8011a58:	d101      	bne.n	8011a5e <__sfputs_r+0x12>
 8011a5a:	2000      	movs	r0, #0
 8011a5c:	e007      	b.n	8011a6e <__sfputs_r+0x22>
 8011a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a62:	463a      	mov	r2, r7
 8011a64:	4630      	mov	r0, r6
 8011a66:	f7ff ffda 	bl	8011a1e <__sfputc_r>
 8011a6a:	1c43      	adds	r3, r0, #1
 8011a6c:	d1f3      	bne.n	8011a56 <__sfputs_r+0xa>
 8011a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011a70 <_vfiprintf_r>:
 8011a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a74:	460d      	mov	r5, r1
 8011a76:	b09d      	sub	sp, #116	; 0x74
 8011a78:	4614      	mov	r4, r2
 8011a7a:	4698      	mov	r8, r3
 8011a7c:	4606      	mov	r6, r0
 8011a7e:	b118      	cbz	r0, 8011a88 <_vfiprintf_r+0x18>
 8011a80:	6983      	ldr	r3, [r0, #24]
 8011a82:	b90b      	cbnz	r3, 8011a88 <_vfiprintf_r+0x18>
 8011a84:	f000 fb06 	bl	8012094 <__sinit>
 8011a88:	4b89      	ldr	r3, [pc, #548]	; (8011cb0 <_vfiprintf_r+0x240>)
 8011a8a:	429d      	cmp	r5, r3
 8011a8c:	d11b      	bne.n	8011ac6 <_vfiprintf_r+0x56>
 8011a8e:	6875      	ldr	r5, [r6, #4]
 8011a90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a92:	07d9      	lsls	r1, r3, #31
 8011a94:	d405      	bmi.n	8011aa2 <_vfiprintf_r+0x32>
 8011a96:	89ab      	ldrh	r3, [r5, #12]
 8011a98:	059a      	lsls	r2, r3, #22
 8011a9a:	d402      	bmi.n	8011aa2 <_vfiprintf_r+0x32>
 8011a9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a9e:	f000 fb97 	bl	80121d0 <__retarget_lock_acquire_recursive>
 8011aa2:	89ab      	ldrh	r3, [r5, #12]
 8011aa4:	071b      	lsls	r3, r3, #28
 8011aa6:	d501      	bpl.n	8011aac <_vfiprintf_r+0x3c>
 8011aa8:	692b      	ldr	r3, [r5, #16]
 8011aaa:	b9eb      	cbnz	r3, 8011ae8 <_vfiprintf_r+0x78>
 8011aac:	4629      	mov	r1, r5
 8011aae:	4630      	mov	r0, r6
 8011ab0:	f000 f960 	bl	8011d74 <__swsetup_r>
 8011ab4:	b1c0      	cbz	r0, 8011ae8 <_vfiprintf_r+0x78>
 8011ab6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ab8:	07dc      	lsls	r4, r3, #31
 8011aba:	d50e      	bpl.n	8011ada <_vfiprintf_r+0x6a>
 8011abc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ac0:	b01d      	add	sp, #116	; 0x74
 8011ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ac6:	4b7b      	ldr	r3, [pc, #492]	; (8011cb4 <_vfiprintf_r+0x244>)
 8011ac8:	429d      	cmp	r5, r3
 8011aca:	d101      	bne.n	8011ad0 <_vfiprintf_r+0x60>
 8011acc:	68b5      	ldr	r5, [r6, #8]
 8011ace:	e7df      	b.n	8011a90 <_vfiprintf_r+0x20>
 8011ad0:	4b79      	ldr	r3, [pc, #484]	; (8011cb8 <_vfiprintf_r+0x248>)
 8011ad2:	429d      	cmp	r5, r3
 8011ad4:	bf08      	it	eq
 8011ad6:	68f5      	ldreq	r5, [r6, #12]
 8011ad8:	e7da      	b.n	8011a90 <_vfiprintf_r+0x20>
 8011ada:	89ab      	ldrh	r3, [r5, #12]
 8011adc:	0598      	lsls	r0, r3, #22
 8011ade:	d4ed      	bmi.n	8011abc <_vfiprintf_r+0x4c>
 8011ae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ae2:	f000 fb76 	bl	80121d2 <__retarget_lock_release_recursive>
 8011ae6:	e7e9      	b.n	8011abc <_vfiprintf_r+0x4c>
 8011ae8:	2300      	movs	r3, #0
 8011aea:	9309      	str	r3, [sp, #36]	; 0x24
 8011aec:	2320      	movs	r3, #32
 8011aee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011af2:	f8cd 800c 	str.w	r8, [sp, #12]
 8011af6:	2330      	movs	r3, #48	; 0x30
 8011af8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011cbc <_vfiprintf_r+0x24c>
 8011afc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b00:	f04f 0901 	mov.w	r9, #1
 8011b04:	4623      	mov	r3, r4
 8011b06:	469a      	mov	sl, r3
 8011b08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b0c:	b10a      	cbz	r2, 8011b12 <_vfiprintf_r+0xa2>
 8011b0e:	2a25      	cmp	r2, #37	; 0x25
 8011b10:	d1f9      	bne.n	8011b06 <_vfiprintf_r+0x96>
 8011b12:	ebba 0b04 	subs.w	fp, sl, r4
 8011b16:	d00b      	beq.n	8011b30 <_vfiprintf_r+0xc0>
 8011b18:	465b      	mov	r3, fp
 8011b1a:	4622      	mov	r2, r4
 8011b1c:	4629      	mov	r1, r5
 8011b1e:	4630      	mov	r0, r6
 8011b20:	f7ff ff94 	bl	8011a4c <__sfputs_r>
 8011b24:	3001      	adds	r0, #1
 8011b26:	f000 80aa 	beq.w	8011c7e <_vfiprintf_r+0x20e>
 8011b2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b2c:	445a      	add	r2, fp
 8011b2e:	9209      	str	r2, [sp, #36]	; 0x24
 8011b30:	f89a 3000 	ldrb.w	r3, [sl]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	f000 80a2 	beq.w	8011c7e <_vfiprintf_r+0x20e>
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8011b40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b44:	f10a 0a01 	add.w	sl, sl, #1
 8011b48:	9304      	str	r3, [sp, #16]
 8011b4a:	9307      	str	r3, [sp, #28]
 8011b4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b50:	931a      	str	r3, [sp, #104]	; 0x68
 8011b52:	4654      	mov	r4, sl
 8011b54:	2205      	movs	r2, #5
 8011b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b5a:	4858      	ldr	r0, [pc, #352]	; (8011cbc <_vfiprintf_r+0x24c>)
 8011b5c:	f7ee fb40 	bl	80001e0 <memchr>
 8011b60:	9a04      	ldr	r2, [sp, #16]
 8011b62:	b9d8      	cbnz	r0, 8011b9c <_vfiprintf_r+0x12c>
 8011b64:	06d1      	lsls	r1, r2, #27
 8011b66:	bf44      	itt	mi
 8011b68:	2320      	movmi	r3, #32
 8011b6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b6e:	0713      	lsls	r3, r2, #28
 8011b70:	bf44      	itt	mi
 8011b72:	232b      	movmi	r3, #43	; 0x2b
 8011b74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b78:	f89a 3000 	ldrb.w	r3, [sl]
 8011b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8011b7e:	d015      	beq.n	8011bac <_vfiprintf_r+0x13c>
 8011b80:	9a07      	ldr	r2, [sp, #28]
 8011b82:	4654      	mov	r4, sl
 8011b84:	2000      	movs	r0, #0
 8011b86:	f04f 0c0a 	mov.w	ip, #10
 8011b8a:	4621      	mov	r1, r4
 8011b8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b90:	3b30      	subs	r3, #48	; 0x30
 8011b92:	2b09      	cmp	r3, #9
 8011b94:	d94e      	bls.n	8011c34 <_vfiprintf_r+0x1c4>
 8011b96:	b1b0      	cbz	r0, 8011bc6 <_vfiprintf_r+0x156>
 8011b98:	9207      	str	r2, [sp, #28]
 8011b9a:	e014      	b.n	8011bc6 <_vfiprintf_r+0x156>
 8011b9c:	eba0 0308 	sub.w	r3, r0, r8
 8011ba0:	fa09 f303 	lsl.w	r3, r9, r3
 8011ba4:	4313      	orrs	r3, r2
 8011ba6:	9304      	str	r3, [sp, #16]
 8011ba8:	46a2      	mov	sl, r4
 8011baa:	e7d2      	b.n	8011b52 <_vfiprintf_r+0xe2>
 8011bac:	9b03      	ldr	r3, [sp, #12]
 8011bae:	1d19      	adds	r1, r3, #4
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	9103      	str	r1, [sp, #12]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	bfbb      	ittet	lt
 8011bb8:	425b      	neglt	r3, r3
 8011bba:	f042 0202 	orrlt.w	r2, r2, #2
 8011bbe:	9307      	strge	r3, [sp, #28]
 8011bc0:	9307      	strlt	r3, [sp, #28]
 8011bc2:	bfb8      	it	lt
 8011bc4:	9204      	strlt	r2, [sp, #16]
 8011bc6:	7823      	ldrb	r3, [r4, #0]
 8011bc8:	2b2e      	cmp	r3, #46	; 0x2e
 8011bca:	d10c      	bne.n	8011be6 <_vfiprintf_r+0x176>
 8011bcc:	7863      	ldrb	r3, [r4, #1]
 8011bce:	2b2a      	cmp	r3, #42	; 0x2a
 8011bd0:	d135      	bne.n	8011c3e <_vfiprintf_r+0x1ce>
 8011bd2:	9b03      	ldr	r3, [sp, #12]
 8011bd4:	1d1a      	adds	r2, r3, #4
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	9203      	str	r2, [sp, #12]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	bfb8      	it	lt
 8011bde:	f04f 33ff 	movlt.w	r3, #4294967295
 8011be2:	3402      	adds	r4, #2
 8011be4:	9305      	str	r3, [sp, #20]
 8011be6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011ccc <_vfiprintf_r+0x25c>
 8011bea:	7821      	ldrb	r1, [r4, #0]
 8011bec:	2203      	movs	r2, #3
 8011bee:	4650      	mov	r0, sl
 8011bf0:	f7ee faf6 	bl	80001e0 <memchr>
 8011bf4:	b140      	cbz	r0, 8011c08 <_vfiprintf_r+0x198>
 8011bf6:	2340      	movs	r3, #64	; 0x40
 8011bf8:	eba0 000a 	sub.w	r0, r0, sl
 8011bfc:	fa03 f000 	lsl.w	r0, r3, r0
 8011c00:	9b04      	ldr	r3, [sp, #16]
 8011c02:	4303      	orrs	r3, r0
 8011c04:	3401      	adds	r4, #1
 8011c06:	9304      	str	r3, [sp, #16]
 8011c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c0c:	482c      	ldr	r0, [pc, #176]	; (8011cc0 <_vfiprintf_r+0x250>)
 8011c0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c12:	2206      	movs	r2, #6
 8011c14:	f7ee fae4 	bl	80001e0 <memchr>
 8011c18:	2800      	cmp	r0, #0
 8011c1a:	d03f      	beq.n	8011c9c <_vfiprintf_r+0x22c>
 8011c1c:	4b29      	ldr	r3, [pc, #164]	; (8011cc4 <_vfiprintf_r+0x254>)
 8011c1e:	bb1b      	cbnz	r3, 8011c68 <_vfiprintf_r+0x1f8>
 8011c20:	9b03      	ldr	r3, [sp, #12]
 8011c22:	3307      	adds	r3, #7
 8011c24:	f023 0307 	bic.w	r3, r3, #7
 8011c28:	3308      	adds	r3, #8
 8011c2a:	9303      	str	r3, [sp, #12]
 8011c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c2e:	443b      	add	r3, r7
 8011c30:	9309      	str	r3, [sp, #36]	; 0x24
 8011c32:	e767      	b.n	8011b04 <_vfiprintf_r+0x94>
 8011c34:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c38:	460c      	mov	r4, r1
 8011c3a:	2001      	movs	r0, #1
 8011c3c:	e7a5      	b.n	8011b8a <_vfiprintf_r+0x11a>
 8011c3e:	2300      	movs	r3, #0
 8011c40:	3401      	adds	r4, #1
 8011c42:	9305      	str	r3, [sp, #20]
 8011c44:	4619      	mov	r1, r3
 8011c46:	f04f 0c0a 	mov.w	ip, #10
 8011c4a:	4620      	mov	r0, r4
 8011c4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c50:	3a30      	subs	r2, #48	; 0x30
 8011c52:	2a09      	cmp	r2, #9
 8011c54:	d903      	bls.n	8011c5e <_vfiprintf_r+0x1ee>
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d0c5      	beq.n	8011be6 <_vfiprintf_r+0x176>
 8011c5a:	9105      	str	r1, [sp, #20]
 8011c5c:	e7c3      	b.n	8011be6 <_vfiprintf_r+0x176>
 8011c5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c62:	4604      	mov	r4, r0
 8011c64:	2301      	movs	r3, #1
 8011c66:	e7f0      	b.n	8011c4a <_vfiprintf_r+0x1da>
 8011c68:	ab03      	add	r3, sp, #12
 8011c6a:	9300      	str	r3, [sp, #0]
 8011c6c:	462a      	mov	r2, r5
 8011c6e:	4b16      	ldr	r3, [pc, #88]	; (8011cc8 <_vfiprintf_r+0x258>)
 8011c70:	a904      	add	r1, sp, #16
 8011c72:	4630      	mov	r0, r6
 8011c74:	f7fc f84c 	bl	800dd10 <_printf_float>
 8011c78:	4607      	mov	r7, r0
 8011c7a:	1c78      	adds	r0, r7, #1
 8011c7c:	d1d6      	bne.n	8011c2c <_vfiprintf_r+0x1bc>
 8011c7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011c80:	07d9      	lsls	r1, r3, #31
 8011c82:	d405      	bmi.n	8011c90 <_vfiprintf_r+0x220>
 8011c84:	89ab      	ldrh	r3, [r5, #12]
 8011c86:	059a      	lsls	r2, r3, #22
 8011c88:	d402      	bmi.n	8011c90 <_vfiprintf_r+0x220>
 8011c8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c8c:	f000 faa1 	bl	80121d2 <__retarget_lock_release_recursive>
 8011c90:	89ab      	ldrh	r3, [r5, #12]
 8011c92:	065b      	lsls	r3, r3, #25
 8011c94:	f53f af12 	bmi.w	8011abc <_vfiprintf_r+0x4c>
 8011c98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c9a:	e711      	b.n	8011ac0 <_vfiprintf_r+0x50>
 8011c9c:	ab03      	add	r3, sp, #12
 8011c9e:	9300      	str	r3, [sp, #0]
 8011ca0:	462a      	mov	r2, r5
 8011ca2:	4b09      	ldr	r3, [pc, #36]	; (8011cc8 <_vfiprintf_r+0x258>)
 8011ca4:	a904      	add	r1, sp, #16
 8011ca6:	4630      	mov	r0, r6
 8011ca8:	f7fc fad6 	bl	800e258 <_printf_i>
 8011cac:	e7e4      	b.n	8011c78 <_vfiprintf_r+0x208>
 8011cae:	bf00      	nop
 8011cb0:	08013e5c 	.word	0x08013e5c
 8011cb4:	08013e7c 	.word	0x08013e7c
 8011cb8:	08013e3c 	.word	0x08013e3c
 8011cbc:	08013dec 	.word	0x08013dec
 8011cc0:	08013df6 	.word	0x08013df6
 8011cc4:	0800dd11 	.word	0x0800dd11
 8011cc8:	08011a4d 	.word	0x08011a4d
 8011ccc:	08013df2 	.word	0x08013df2

08011cd0 <__swbuf_r>:
 8011cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd2:	460e      	mov	r6, r1
 8011cd4:	4614      	mov	r4, r2
 8011cd6:	4605      	mov	r5, r0
 8011cd8:	b118      	cbz	r0, 8011ce2 <__swbuf_r+0x12>
 8011cda:	6983      	ldr	r3, [r0, #24]
 8011cdc:	b90b      	cbnz	r3, 8011ce2 <__swbuf_r+0x12>
 8011cde:	f000 f9d9 	bl	8012094 <__sinit>
 8011ce2:	4b21      	ldr	r3, [pc, #132]	; (8011d68 <__swbuf_r+0x98>)
 8011ce4:	429c      	cmp	r4, r3
 8011ce6:	d12b      	bne.n	8011d40 <__swbuf_r+0x70>
 8011ce8:	686c      	ldr	r4, [r5, #4]
 8011cea:	69a3      	ldr	r3, [r4, #24]
 8011cec:	60a3      	str	r3, [r4, #8]
 8011cee:	89a3      	ldrh	r3, [r4, #12]
 8011cf0:	071a      	lsls	r2, r3, #28
 8011cf2:	d52f      	bpl.n	8011d54 <__swbuf_r+0x84>
 8011cf4:	6923      	ldr	r3, [r4, #16]
 8011cf6:	b36b      	cbz	r3, 8011d54 <__swbuf_r+0x84>
 8011cf8:	6923      	ldr	r3, [r4, #16]
 8011cfa:	6820      	ldr	r0, [r4, #0]
 8011cfc:	1ac0      	subs	r0, r0, r3
 8011cfe:	6963      	ldr	r3, [r4, #20]
 8011d00:	b2f6      	uxtb	r6, r6
 8011d02:	4283      	cmp	r3, r0
 8011d04:	4637      	mov	r7, r6
 8011d06:	dc04      	bgt.n	8011d12 <__swbuf_r+0x42>
 8011d08:	4621      	mov	r1, r4
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	f000 f92e 	bl	8011f6c <_fflush_r>
 8011d10:	bb30      	cbnz	r0, 8011d60 <__swbuf_r+0x90>
 8011d12:	68a3      	ldr	r3, [r4, #8]
 8011d14:	3b01      	subs	r3, #1
 8011d16:	60a3      	str	r3, [r4, #8]
 8011d18:	6823      	ldr	r3, [r4, #0]
 8011d1a:	1c5a      	adds	r2, r3, #1
 8011d1c:	6022      	str	r2, [r4, #0]
 8011d1e:	701e      	strb	r6, [r3, #0]
 8011d20:	6963      	ldr	r3, [r4, #20]
 8011d22:	3001      	adds	r0, #1
 8011d24:	4283      	cmp	r3, r0
 8011d26:	d004      	beq.n	8011d32 <__swbuf_r+0x62>
 8011d28:	89a3      	ldrh	r3, [r4, #12]
 8011d2a:	07db      	lsls	r3, r3, #31
 8011d2c:	d506      	bpl.n	8011d3c <__swbuf_r+0x6c>
 8011d2e:	2e0a      	cmp	r6, #10
 8011d30:	d104      	bne.n	8011d3c <__swbuf_r+0x6c>
 8011d32:	4621      	mov	r1, r4
 8011d34:	4628      	mov	r0, r5
 8011d36:	f000 f919 	bl	8011f6c <_fflush_r>
 8011d3a:	b988      	cbnz	r0, 8011d60 <__swbuf_r+0x90>
 8011d3c:	4638      	mov	r0, r7
 8011d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d40:	4b0a      	ldr	r3, [pc, #40]	; (8011d6c <__swbuf_r+0x9c>)
 8011d42:	429c      	cmp	r4, r3
 8011d44:	d101      	bne.n	8011d4a <__swbuf_r+0x7a>
 8011d46:	68ac      	ldr	r4, [r5, #8]
 8011d48:	e7cf      	b.n	8011cea <__swbuf_r+0x1a>
 8011d4a:	4b09      	ldr	r3, [pc, #36]	; (8011d70 <__swbuf_r+0xa0>)
 8011d4c:	429c      	cmp	r4, r3
 8011d4e:	bf08      	it	eq
 8011d50:	68ec      	ldreq	r4, [r5, #12]
 8011d52:	e7ca      	b.n	8011cea <__swbuf_r+0x1a>
 8011d54:	4621      	mov	r1, r4
 8011d56:	4628      	mov	r0, r5
 8011d58:	f000 f80c 	bl	8011d74 <__swsetup_r>
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	d0cb      	beq.n	8011cf8 <__swbuf_r+0x28>
 8011d60:	f04f 37ff 	mov.w	r7, #4294967295
 8011d64:	e7ea      	b.n	8011d3c <__swbuf_r+0x6c>
 8011d66:	bf00      	nop
 8011d68:	08013e5c 	.word	0x08013e5c
 8011d6c:	08013e7c 	.word	0x08013e7c
 8011d70:	08013e3c 	.word	0x08013e3c

08011d74 <__swsetup_r>:
 8011d74:	4b32      	ldr	r3, [pc, #200]	; (8011e40 <__swsetup_r+0xcc>)
 8011d76:	b570      	push	{r4, r5, r6, lr}
 8011d78:	681d      	ldr	r5, [r3, #0]
 8011d7a:	4606      	mov	r6, r0
 8011d7c:	460c      	mov	r4, r1
 8011d7e:	b125      	cbz	r5, 8011d8a <__swsetup_r+0x16>
 8011d80:	69ab      	ldr	r3, [r5, #24]
 8011d82:	b913      	cbnz	r3, 8011d8a <__swsetup_r+0x16>
 8011d84:	4628      	mov	r0, r5
 8011d86:	f000 f985 	bl	8012094 <__sinit>
 8011d8a:	4b2e      	ldr	r3, [pc, #184]	; (8011e44 <__swsetup_r+0xd0>)
 8011d8c:	429c      	cmp	r4, r3
 8011d8e:	d10f      	bne.n	8011db0 <__swsetup_r+0x3c>
 8011d90:	686c      	ldr	r4, [r5, #4]
 8011d92:	89a3      	ldrh	r3, [r4, #12]
 8011d94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011d98:	0719      	lsls	r1, r3, #28
 8011d9a:	d42c      	bmi.n	8011df6 <__swsetup_r+0x82>
 8011d9c:	06dd      	lsls	r5, r3, #27
 8011d9e:	d411      	bmi.n	8011dc4 <__swsetup_r+0x50>
 8011da0:	2309      	movs	r3, #9
 8011da2:	6033      	str	r3, [r6, #0]
 8011da4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011da8:	81a3      	strh	r3, [r4, #12]
 8011daa:	f04f 30ff 	mov.w	r0, #4294967295
 8011dae:	e03e      	b.n	8011e2e <__swsetup_r+0xba>
 8011db0:	4b25      	ldr	r3, [pc, #148]	; (8011e48 <__swsetup_r+0xd4>)
 8011db2:	429c      	cmp	r4, r3
 8011db4:	d101      	bne.n	8011dba <__swsetup_r+0x46>
 8011db6:	68ac      	ldr	r4, [r5, #8]
 8011db8:	e7eb      	b.n	8011d92 <__swsetup_r+0x1e>
 8011dba:	4b24      	ldr	r3, [pc, #144]	; (8011e4c <__swsetup_r+0xd8>)
 8011dbc:	429c      	cmp	r4, r3
 8011dbe:	bf08      	it	eq
 8011dc0:	68ec      	ldreq	r4, [r5, #12]
 8011dc2:	e7e6      	b.n	8011d92 <__swsetup_r+0x1e>
 8011dc4:	0758      	lsls	r0, r3, #29
 8011dc6:	d512      	bpl.n	8011dee <__swsetup_r+0x7a>
 8011dc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011dca:	b141      	cbz	r1, 8011dde <__swsetup_r+0x6a>
 8011dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011dd0:	4299      	cmp	r1, r3
 8011dd2:	d002      	beq.n	8011dda <__swsetup_r+0x66>
 8011dd4:	4630      	mov	r0, r6
 8011dd6:	f7ff fb27 	bl	8011428 <_free_r>
 8011dda:	2300      	movs	r3, #0
 8011ddc:	6363      	str	r3, [r4, #52]	; 0x34
 8011dde:	89a3      	ldrh	r3, [r4, #12]
 8011de0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011de4:	81a3      	strh	r3, [r4, #12]
 8011de6:	2300      	movs	r3, #0
 8011de8:	6063      	str	r3, [r4, #4]
 8011dea:	6923      	ldr	r3, [r4, #16]
 8011dec:	6023      	str	r3, [r4, #0]
 8011dee:	89a3      	ldrh	r3, [r4, #12]
 8011df0:	f043 0308 	orr.w	r3, r3, #8
 8011df4:	81a3      	strh	r3, [r4, #12]
 8011df6:	6923      	ldr	r3, [r4, #16]
 8011df8:	b94b      	cbnz	r3, 8011e0e <__swsetup_r+0x9a>
 8011dfa:	89a3      	ldrh	r3, [r4, #12]
 8011dfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011e04:	d003      	beq.n	8011e0e <__swsetup_r+0x9a>
 8011e06:	4621      	mov	r1, r4
 8011e08:	4630      	mov	r0, r6
 8011e0a:	f000 fa09 	bl	8012220 <__smakebuf_r>
 8011e0e:	89a0      	ldrh	r0, [r4, #12]
 8011e10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011e14:	f010 0301 	ands.w	r3, r0, #1
 8011e18:	d00a      	beq.n	8011e30 <__swsetup_r+0xbc>
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	60a3      	str	r3, [r4, #8]
 8011e1e:	6963      	ldr	r3, [r4, #20]
 8011e20:	425b      	negs	r3, r3
 8011e22:	61a3      	str	r3, [r4, #24]
 8011e24:	6923      	ldr	r3, [r4, #16]
 8011e26:	b943      	cbnz	r3, 8011e3a <__swsetup_r+0xc6>
 8011e28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011e2c:	d1ba      	bne.n	8011da4 <__swsetup_r+0x30>
 8011e2e:	bd70      	pop	{r4, r5, r6, pc}
 8011e30:	0781      	lsls	r1, r0, #30
 8011e32:	bf58      	it	pl
 8011e34:	6963      	ldrpl	r3, [r4, #20]
 8011e36:	60a3      	str	r3, [r4, #8]
 8011e38:	e7f4      	b.n	8011e24 <__swsetup_r+0xb0>
 8011e3a:	2000      	movs	r0, #0
 8011e3c:	e7f7      	b.n	8011e2e <__swsetup_r+0xba>
 8011e3e:	bf00      	nop
 8011e40:	20000010 	.word	0x20000010
 8011e44:	08013e5c 	.word	0x08013e5c
 8011e48:	08013e7c 	.word	0x08013e7c
 8011e4c:	08013e3c 	.word	0x08013e3c

08011e50 <abort>:
 8011e50:	b508      	push	{r3, lr}
 8011e52:	2006      	movs	r0, #6
 8011e54:	f000 fa54 	bl	8012300 <raise>
 8011e58:	2001      	movs	r0, #1
 8011e5a:	f7ef fe59 	bl	8001b10 <_exit>
	...

08011e60 <__sflush_r>:
 8011e60:	898a      	ldrh	r2, [r1, #12]
 8011e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e66:	4605      	mov	r5, r0
 8011e68:	0710      	lsls	r0, r2, #28
 8011e6a:	460c      	mov	r4, r1
 8011e6c:	d458      	bmi.n	8011f20 <__sflush_r+0xc0>
 8011e6e:	684b      	ldr	r3, [r1, #4]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	dc05      	bgt.n	8011e80 <__sflush_r+0x20>
 8011e74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	dc02      	bgt.n	8011e80 <__sflush_r+0x20>
 8011e7a:	2000      	movs	r0, #0
 8011e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011e82:	2e00      	cmp	r6, #0
 8011e84:	d0f9      	beq.n	8011e7a <__sflush_r+0x1a>
 8011e86:	2300      	movs	r3, #0
 8011e88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011e8c:	682f      	ldr	r7, [r5, #0]
 8011e8e:	602b      	str	r3, [r5, #0]
 8011e90:	d032      	beq.n	8011ef8 <__sflush_r+0x98>
 8011e92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011e94:	89a3      	ldrh	r3, [r4, #12]
 8011e96:	075a      	lsls	r2, r3, #29
 8011e98:	d505      	bpl.n	8011ea6 <__sflush_r+0x46>
 8011e9a:	6863      	ldr	r3, [r4, #4]
 8011e9c:	1ac0      	subs	r0, r0, r3
 8011e9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011ea0:	b10b      	cbz	r3, 8011ea6 <__sflush_r+0x46>
 8011ea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011ea4:	1ac0      	subs	r0, r0, r3
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	4602      	mov	r2, r0
 8011eaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011eac:	6a21      	ldr	r1, [r4, #32]
 8011eae:	4628      	mov	r0, r5
 8011eb0:	47b0      	blx	r6
 8011eb2:	1c43      	adds	r3, r0, #1
 8011eb4:	89a3      	ldrh	r3, [r4, #12]
 8011eb6:	d106      	bne.n	8011ec6 <__sflush_r+0x66>
 8011eb8:	6829      	ldr	r1, [r5, #0]
 8011eba:	291d      	cmp	r1, #29
 8011ebc:	d82c      	bhi.n	8011f18 <__sflush_r+0xb8>
 8011ebe:	4a2a      	ldr	r2, [pc, #168]	; (8011f68 <__sflush_r+0x108>)
 8011ec0:	40ca      	lsrs	r2, r1
 8011ec2:	07d6      	lsls	r6, r2, #31
 8011ec4:	d528      	bpl.n	8011f18 <__sflush_r+0xb8>
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	6062      	str	r2, [r4, #4]
 8011eca:	04d9      	lsls	r1, r3, #19
 8011ecc:	6922      	ldr	r2, [r4, #16]
 8011ece:	6022      	str	r2, [r4, #0]
 8011ed0:	d504      	bpl.n	8011edc <__sflush_r+0x7c>
 8011ed2:	1c42      	adds	r2, r0, #1
 8011ed4:	d101      	bne.n	8011eda <__sflush_r+0x7a>
 8011ed6:	682b      	ldr	r3, [r5, #0]
 8011ed8:	b903      	cbnz	r3, 8011edc <__sflush_r+0x7c>
 8011eda:	6560      	str	r0, [r4, #84]	; 0x54
 8011edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ede:	602f      	str	r7, [r5, #0]
 8011ee0:	2900      	cmp	r1, #0
 8011ee2:	d0ca      	beq.n	8011e7a <__sflush_r+0x1a>
 8011ee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011ee8:	4299      	cmp	r1, r3
 8011eea:	d002      	beq.n	8011ef2 <__sflush_r+0x92>
 8011eec:	4628      	mov	r0, r5
 8011eee:	f7ff fa9b 	bl	8011428 <_free_r>
 8011ef2:	2000      	movs	r0, #0
 8011ef4:	6360      	str	r0, [r4, #52]	; 0x34
 8011ef6:	e7c1      	b.n	8011e7c <__sflush_r+0x1c>
 8011ef8:	6a21      	ldr	r1, [r4, #32]
 8011efa:	2301      	movs	r3, #1
 8011efc:	4628      	mov	r0, r5
 8011efe:	47b0      	blx	r6
 8011f00:	1c41      	adds	r1, r0, #1
 8011f02:	d1c7      	bne.n	8011e94 <__sflush_r+0x34>
 8011f04:	682b      	ldr	r3, [r5, #0]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d0c4      	beq.n	8011e94 <__sflush_r+0x34>
 8011f0a:	2b1d      	cmp	r3, #29
 8011f0c:	d001      	beq.n	8011f12 <__sflush_r+0xb2>
 8011f0e:	2b16      	cmp	r3, #22
 8011f10:	d101      	bne.n	8011f16 <__sflush_r+0xb6>
 8011f12:	602f      	str	r7, [r5, #0]
 8011f14:	e7b1      	b.n	8011e7a <__sflush_r+0x1a>
 8011f16:	89a3      	ldrh	r3, [r4, #12]
 8011f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f1c:	81a3      	strh	r3, [r4, #12]
 8011f1e:	e7ad      	b.n	8011e7c <__sflush_r+0x1c>
 8011f20:	690f      	ldr	r7, [r1, #16]
 8011f22:	2f00      	cmp	r7, #0
 8011f24:	d0a9      	beq.n	8011e7a <__sflush_r+0x1a>
 8011f26:	0793      	lsls	r3, r2, #30
 8011f28:	680e      	ldr	r6, [r1, #0]
 8011f2a:	bf08      	it	eq
 8011f2c:	694b      	ldreq	r3, [r1, #20]
 8011f2e:	600f      	str	r7, [r1, #0]
 8011f30:	bf18      	it	ne
 8011f32:	2300      	movne	r3, #0
 8011f34:	eba6 0807 	sub.w	r8, r6, r7
 8011f38:	608b      	str	r3, [r1, #8]
 8011f3a:	f1b8 0f00 	cmp.w	r8, #0
 8011f3e:	dd9c      	ble.n	8011e7a <__sflush_r+0x1a>
 8011f40:	6a21      	ldr	r1, [r4, #32]
 8011f42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011f44:	4643      	mov	r3, r8
 8011f46:	463a      	mov	r2, r7
 8011f48:	4628      	mov	r0, r5
 8011f4a:	47b0      	blx	r6
 8011f4c:	2800      	cmp	r0, #0
 8011f4e:	dc06      	bgt.n	8011f5e <__sflush_r+0xfe>
 8011f50:	89a3      	ldrh	r3, [r4, #12]
 8011f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f56:	81a3      	strh	r3, [r4, #12]
 8011f58:	f04f 30ff 	mov.w	r0, #4294967295
 8011f5c:	e78e      	b.n	8011e7c <__sflush_r+0x1c>
 8011f5e:	4407      	add	r7, r0
 8011f60:	eba8 0800 	sub.w	r8, r8, r0
 8011f64:	e7e9      	b.n	8011f3a <__sflush_r+0xda>
 8011f66:	bf00      	nop
 8011f68:	20400001 	.word	0x20400001

08011f6c <_fflush_r>:
 8011f6c:	b538      	push	{r3, r4, r5, lr}
 8011f6e:	690b      	ldr	r3, [r1, #16]
 8011f70:	4605      	mov	r5, r0
 8011f72:	460c      	mov	r4, r1
 8011f74:	b913      	cbnz	r3, 8011f7c <_fflush_r+0x10>
 8011f76:	2500      	movs	r5, #0
 8011f78:	4628      	mov	r0, r5
 8011f7a:	bd38      	pop	{r3, r4, r5, pc}
 8011f7c:	b118      	cbz	r0, 8011f86 <_fflush_r+0x1a>
 8011f7e:	6983      	ldr	r3, [r0, #24]
 8011f80:	b90b      	cbnz	r3, 8011f86 <_fflush_r+0x1a>
 8011f82:	f000 f887 	bl	8012094 <__sinit>
 8011f86:	4b14      	ldr	r3, [pc, #80]	; (8011fd8 <_fflush_r+0x6c>)
 8011f88:	429c      	cmp	r4, r3
 8011f8a:	d11b      	bne.n	8011fc4 <_fflush_r+0x58>
 8011f8c:	686c      	ldr	r4, [r5, #4]
 8011f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d0ef      	beq.n	8011f76 <_fflush_r+0xa>
 8011f96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011f98:	07d0      	lsls	r0, r2, #31
 8011f9a:	d404      	bmi.n	8011fa6 <_fflush_r+0x3a>
 8011f9c:	0599      	lsls	r1, r3, #22
 8011f9e:	d402      	bmi.n	8011fa6 <_fflush_r+0x3a>
 8011fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fa2:	f000 f915 	bl	80121d0 <__retarget_lock_acquire_recursive>
 8011fa6:	4628      	mov	r0, r5
 8011fa8:	4621      	mov	r1, r4
 8011faa:	f7ff ff59 	bl	8011e60 <__sflush_r>
 8011fae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011fb0:	07da      	lsls	r2, r3, #31
 8011fb2:	4605      	mov	r5, r0
 8011fb4:	d4e0      	bmi.n	8011f78 <_fflush_r+0xc>
 8011fb6:	89a3      	ldrh	r3, [r4, #12]
 8011fb8:	059b      	lsls	r3, r3, #22
 8011fba:	d4dd      	bmi.n	8011f78 <_fflush_r+0xc>
 8011fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fbe:	f000 f908 	bl	80121d2 <__retarget_lock_release_recursive>
 8011fc2:	e7d9      	b.n	8011f78 <_fflush_r+0xc>
 8011fc4:	4b05      	ldr	r3, [pc, #20]	; (8011fdc <_fflush_r+0x70>)
 8011fc6:	429c      	cmp	r4, r3
 8011fc8:	d101      	bne.n	8011fce <_fflush_r+0x62>
 8011fca:	68ac      	ldr	r4, [r5, #8]
 8011fcc:	e7df      	b.n	8011f8e <_fflush_r+0x22>
 8011fce:	4b04      	ldr	r3, [pc, #16]	; (8011fe0 <_fflush_r+0x74>)
 8011fd0:	429c      	cmp	r4, r3
 8011fd2:	bf08      	it	eq
 8011fd4:	68ec      	ldreq	r4, [r5, #12]
 8011fd6:	e7da      	b.n	8011f8e <_fflush_r+0x22>
 8011fd8:	08013e5c 	.word	0x08013e5c
 8011fdc:	08013e7c 	.word	0x08013e7c
 8011fe0:	08013e3c 	.word	0x08013e3c

08011fe4 <std>:
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	b510      	push	{r4, lr}
 8011fe8:	4604      	mov	r4, r0
 8011fea:	e9c0 3300 	strd	r3, r3, [r0]
 8011fee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011ff2:	6083      	str	r3, [r0, #8]
 8011ff4:	8181      	strh	r1, [r0, #12]
 8011ff6:	6643      	str	r3, [r0, #100]	; 0x64
 8011ff8:	81c2      	strh	r2, [r0, #14]
 8011ffa:	6183      	str	r3, [r0, #24]
 8011ffc:	4619      	mov	r1, r3
 8011ffe:	2208      	movs	r2, #8
 8012000:	305c      	adds	r0, #92	; 0x5c
 8012002:	f7fb fddd 	bl	800dbc0 <memset>
 8012006:	4b05      	ldr	r3, [pc, #20]	; (801201c <std+0x38>)
 8012008:	6263      	str	r3, [r4, #36]	; 0x24
 801200a:	4b05      	ldr	r3, [pc, #20]	; (8012020 <std+0x3c>)
 801200c:	62a3      	str	r3, [r4, #40]	; 0x28
 801200e:	4b05      	ldr	r3, [pc, #20]	; (8012024 <std+0x40>)
 8012010:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012012:	4b05      	ldr	r3, [pc, #20]	; (8012028 <std+0x44>)
 8012014:	6224      	str	r4, [r4, #32]
 8012016:	6323      	str	r3, [r4, #48]	; 0x30
 8012018:	bd10      	pop	{r4, pc}
 801201a:	bf00      	nop
 801201c:	08012339 	.word	0x08012339
 8012020:	0801235b 	.word	0x0801235b
 8012024:	08012393 	.word	0x08012393
 8012028:	080123b7 	.word	0x080123b7

0801202c <_cleanup_r>:
 801202c:	4901      	ldr	r1, [pc, #4]	; (8012034 <_cleanup_r+0x8>)
 801202e:	f000 b8af 	b.w	8012190 <_fwalk_reent>
 8012032:	bf00      	nop
 8012034:	08011f6d 	.word	0x08011f6d

08012038 <__sfmoreglue>:
 8012038:	b570      	push	{r4, r5, r6, lr}
 801203a:	2268      	movs	r2, #104	; 0x68
 801203c:	1e4d      	subs	r5, r1, #1
 801203e:	4355      	muls	r5, r2
 8012040:	460e      	mov	r6, r1
 8012042:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012046:	f7ff fa5b 	bl	8011500 <_malloc_r>
 801204a:	4604      	mov	r4, r0
 801204c:	b140      	cbz	r0, 8012060 <__sfmoreglue+0x28>
 801204e:	2100      	movs	r1, #0
 8012050:	e9c0 1600 	strd	r1, r6, [r0]
 8012054:	300c      	adds	r0, #12
 8012056:	60a0      	str	r0, [r4, #8]
 8012058:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801205c:	f7fb fdb0 	bl	800dbc0 <memset>
 8012060:	4620      	mov	r0, r4
 8012062:	bd70      	pop	{r4, r5, r6, pc}

08012064 <__sfp_lock_acquire>:
 8012064:	4801      	ldr	r0, [pc, #4]	; (801206c <__sfp_lock_acquire+0x8>)
 8012066:	f000 b8b3 	b.w	80121d0 <__retarget_lock_acquire_recursive>
 801206a:	bf00      	nop
 801206c:	200059b1 	.word	0x200059b1

08012070 <__sfp_lock_release>:
 8012070:	4801      	ldr	r0, [pc, #4]	; (8012078 <__sfp_lock_release+0x8>)
 8012072:	f000 b8ae 	b.w	80121d2 <__retarget_lock_release_recursive>
 8012076:	bf00      	nop
 8012078:	200059b1 	.word	0x200059b1

0801207c <__sinit_lock_acquire>:
 801207c:	4801      	ldr	r0, [pc, #4]	; (8012084 <__sinit_lock_acquire+0x8>)
 801207e:	f000 b8a7 	b.w	80121d0 <__retarget_lock_acquire_recursive>
 8012082:	bf00      	nop
 8012084:	200059b2 	.word	0x200059b2

08012088 <__sinit_lock_release>:
 8012088:	4801      	ldr	r0, [pc, #4]	; (8012090 <__sinit_lock_release+0x8>)
 801208a:	f000 b8a2 	b.w	80121d2 <__retarget_lock_release_recursive>
 801208e:	bf00      	nop
 8012090:	200059b2 	.word	0x200059b2

08012094 <__sinit>:
 8012094:	b510      	push	{r4, lr}
 8012096:	4604      	mov	r4, r0
 8012098:	f7ff fff0 	bl	801207c <__sinit_lock_acquire>
 801209c:	69a3      	ldr	r3, [r4, #24]
 801209e:	b11b      	cbz	r3, 80120a8 <__sinit+0x14>
 80120a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120a4:	f7ff bff0 	b.w	8012088 <__sinit_lock_release>
 80120a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80120ac:	6523      	str	r3, [r4, #80]	; 0x50
 80120ae:	4b13      	ldr	r3, [pc, #76]	; (80120fc <__sinit+0x68>)
 80120b0:	4a13      	ldr	r2, [pc, #76]	; (8012100 <__sinit+0x6c>)
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80120b6:	42a3      	cmp	r3, r4
 80120b8:	bf04      	itt	eq
 80120ba:	2301      	moveq	r3, #1
 80120bc:	61a3      	streq	r3, [r4, #24]
 80120be:	4620      	mov	r0, r4
 80120c0:	f000 f820 	bl	8012104 <__sfp>
 80120c4:	6060      	str	r0, [r4, #4]
 80120c6:	4620      	mov	r0, r4
 80120c8:	f000 f81c 	bl	8012104 <__sfp>
 80120cc:	60a0      	str	r0, [r4, #8]
 80120ce:	4620      	mov	r0, r4
 80120d0:	f000 f818 	bl	8012104 <__sfp>
 80120d4:	2200      	movs	r2, #0
 80120d6:	60e0      	str	r0, [r4, #12]
 80120d8:	2104      	movs	r1, #4
 80120da:	6860      	ldr	r0, [r4, #4]
 80120dc:	f7ff ff82 	bl	8011fe4 <std>
 80120e0:	68a0      	ldr	r0, [r4, #8]
 80120e2:	2201      	movs	r2, #1
 80120e4:	2109      	movs	r1, #9
 80120e6:	f7ff ff7d 	bl	8011fe4 <std>
 80120ea:	68e0      	ldr	r0, [r4, #12]
 80120ec:	2202      	movs	r2, #2
 80120ee:	2112      	movs	r1, #18
 80120f0:	f7ff ff78 	bl	8011fe4 <std>
 80120f4:	2301      	movs	r3, #1
 80120f6:	61a3      	str	r3, [r4, #24]
 80120f8:	e7d2      	b.n	80120a0 <__sinit+0xc>
 80120fa:	bf00      	nop
 80120fc:	080139f4 	.word	0x080139f4
 8012100:	0801202d 	.word	0x0801202d

08012104 <__sfp>:
 8012104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012106:	4607      	mov	r7, r0
 8012108:	f7ff ffac 	bl	8012064 <__sfp_lock_acquire>
 801210c:	4b1e      	ldr	r3, [pc, #120]	; (8012188 <__sfp+0x84>)
 801210e:	681e      	ldr	r6, [r3, #0]
 8012110:	69b3      	ldr	r3, [r6, #24]
 8012112:	b913      	cbnz	r3, 801211a <__sfp+0x16>
 8012114:	4630      	mov	r0, r6
 8012116:	f7ff ffbd 	bl	8012094 <__sinit>
 801211a:	3648      	adds	r6, #72	; 0x48
 801211c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012120:	3b01      	subs	r3, #1
 8012122:	d503      	bpl.n	801212c <__sfp+0x28>
 8012124:	6833      	ldr	r3, [r6, #0]
 8012126:	b30b      	cbz	r3, 801216c <__sfp+0x68>
 8012128:	6836      	ldr	r6, [r6, #0]
 801212a:	e7f7      	b.n	801211c <__sfp+0x18>
 801212c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012130:	b9d5      	cbnz	r5, 8012168 <__sfp+0x64>
 8012132:	4b16      	ldr	r3, [pc, #88]	; (801218c <__sfp+0x88>)
 8012134:	60e3      	str	r3, [r4, #12]
 8012136:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801213a:	6665      	str	r5, [r4, #100]	; 0x64
 801213c:	f000 f847 	bl	80121ce <__retarget_lock_init_recursive>
 8012140:	f7ff ff96 	bl	8012070 <__sfp_lock_release>
 8012144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801214c:	6025      	str	r5, [r4, #0]
 801214e:	61a5      	str	r5, [r4, #24]
 8012150:	2208      	movs	r2, #8
 8012152:	4629      	mov	r1, r5
 8012154:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012158:	f7fb fd32 	bl	800dbc0 <memset>
 801215c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012160:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012164:	4620      	mov	r0, r4
 8012166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012168:	3468      	adds	r4, #104	; 0x68
 801216a:	e7d9      	b.n	8012120 <__sfp+0x1c>
 801216c:	2104      	movs	r1, #4
 801216e:	4638      	mov	r0, r7
 8012170:	f7ff ff62 	bl	8012038 <__sfmoreglue>
 8012174:	4604      	mov	r4, r0
 8012176:	6030      	str	r0, [r6, #0]
 8012178:	2800      	cmp	r0, #0
 801217a:	d1d5      	bne.n	8012128 <__sfp+0x24>
 801217c:	f7ff ff78 	bl	8012070 <__sfp_lock_release>
 8012180:	230c      	movs	r3, #12
 8012182:	603b      	str	r3, [r7, #0]
 8012184:	e7ee      	b.n	8012164 <__sfp+0x60>
 8012186:	bf00      	nop
 8012188:	080139f4 	.word	0x080139f4
 801218c:	ffff0001 	.word	0xffff0001

08012190 <_fwalk_reent>:
 8012190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012194:	4606      	mov	r6, r0
 8012196:	4688      	mov	r8, r1
 8012198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801219c:	2700      	movs	r7, #0
 801219e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80121a2:	f1b9 0901 	subs.w	r9, r9, #1
 80121a6:	d505      	bpl.n	80121b4 <_fwalk_reent+0x24>
 80121a8:	6824      	ldr	r4, [r4, #0]
 80121aa:	2c00      	cmp	r4, #0
 80121ac:	d1f7      	bne.n	801219e <_fwalk_reent+0xe>
 80121ae:	4638      	mov	r0, r7
 80121b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121b4:	89ab      	ldrh	r3, [r5, #12]
 80121b6:	2b01      	cmp	r3, #1
 80121b8:	d907      	bls.n	80121ca <_fwalk_reent+0x3a>
 80121ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80121be:	3301      	adds	r3, #1
 80121c0:	d003      	beq.n	80121ca <_fwalk_reent+0x3a>
 80121c2:	4629      	mov	r1, r5
 80121c4:	4630      	mov	r0, r6
 80121c6:	47c0      	blx	r8
 80121c8:	4307      	orrs	r7, r0
 80121ca:	3568      	adds	r5, #104	; 0x68
 80121cc:	e7e9      	b.n	80121a2 <_fwalk_reent+0x12>

080121ce <__retarget_lock_init_recursive>:
 80121ce:	4770      	bx	lr

080121d0 <__retarget_lock_acquire_recursive>:
 80121d0:	4770      	bx	lr

080121d2 <__retarget_lock_release_recursive>:
 80121d2:	4770      	bx	lr

080121d4 <__swhatbuf_r>:
 80121d4:	b570      	push	{r4, r5, r6, lr}
 80121d6:	460e      	mov	r6, r1
 80121d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121dc:	2900      	cmp	r1, #0
 80121de:	b096      	sub	sp, #88	; 0x58
 80121e0:	4614      	mov	r4, r2
 80121e2:	461d      	mov	r5, r3
 80121e4:	da08      	bge.n	80121f8 <__swhatbuf_r+0x24>
 80121e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80121ea:	2200      	movs	r2, #0
 80121ec:	602a      	str	r2, [r5, #0]
 80121ee:	061a      	lsls	r2, r3, #24
 80121f0:	d410      	bmi.n	8012214 <__swhatbuf_r+0x40>
 80121f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121f6:	e00e      	b.n	8012216 <__swhatbuf_r+0x42>
 80121f8:	466a      	mov	r2, sp
 80121fa:	f000 f903 	bl	8012404 <_fstat_r>
 80121fe:	2800      	cmp	r0, #0
 8012200:	dbf1      	blt.n	80121e6 <__swhatbuf_r+0x12>
 8012202:	9a01      	ldr	r2, [sp, #4]
 8012204:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012208:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801220c:	425a      	negs	r2, r3
 801220e:	415a      	adcs	r2, r3
 8012210:	602a      	str	r2, [r5, #0]
 8012212:	e7ee      	b.n	80121f2 <__swhatbuf_r+0x1e>
 8012214:	2340      	movs	r3, #64	; 0x40
 8012216:	2000      	movs	r0, #0
 8012218:	6023      	str	r3, [r4, #0]
 801221a:	b016      	add	sp, #88	; 0x58
 801221c:	bd70      	pop	{r4, r5, r6, pc}
	...

08012220 <__smakebuf_r>:
 8012220:	898b      	ldrh	r3, [r1, #12]
 8012222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012224:	079d      	lsls	r5, r3, #30
 8012226:	4606      	mov	r6, r0
 8012228:	460c      	mov	r4, r1
 801222a:	d507      	bpl.n	801223c <__smakebuf_r+0x1c>
 801222c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012230:	6023      	str	r3, [r4, #0]
 8012232:	6123      	str	r3, [r4, #16]
 8012234:	2301      	movs	r3, #1
 8012236:	6163      	str	r3, [r4, #20]
 8012238:	b002      	add	sp, #8
 801223a:	bd70      	pop	{r4, r5, r6, pc}
 801223c:	ab01      	add	r3, sp, #4
 801223e:	466a      	mov	r2, sp
 8012240:	f7ff ffc8 	bl	80121d4 <__swhatbuf_r>
 8012244:	9900      	ldr	r1, [sp, #0]
 8012246:	4605      	mov	r5, r0
 8012248:	4630      	mov	r0, r6
 801224a:	f7ff f959 	bl	8011500 <_malloc_r>
 801224e:	b948      	cbnz	r0, 8012264 <__smakebuf_r+0x44>
 8012250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012254:	059a      	lsls	r2, r3, #22
 8012256:	d4ef      	bmi.n	8012238 <__smakebuf_r+0x18>
 8012258:	f023 0303 	bic.w	r3, r3, #3
 801225c:	f043 0302 	orr.w	r3, r3, #2
 8012260:	81a3      	strh	r3, [r4, #12]
 8012262:	e7e3      	b.n	801222c <__smakebuf_r+0xc>
 8012264:	4b0d      	ldr	r3, [pc, #52]	; (801229c <__smakebuf_r+0x7c>)
 8012266:	62b3      	str	r3, [r6, #40]	; 0x28
 8012268:	89a3      	ldrh	r3, [r4, #12]
 801226a:	6020      	str	r0, [r4, #0]
 801226c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012270:	81a3      	strh	r3, [r4, #12]
 8012272:	9b00      	ldr	r3, [sp, #0]
 8012274:	6163      	str	r3, [r4, #20]
 8012276:	9b01      	ldr	r3, [sp, #4]
 8012278:	6120      	str	r0, [r4, #16]
 801227a:	b15b      	cbz	r3, 8012294 <__smakebuf_r+0x74>
 801227c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012280:	4630      	mov	r0, r6
 8012282:	f000 f8d1 	bl	8012428 <_isatty_r>
 8012286:	b128      	cbz	r0, 8012294 <__smakebuf_r+0x74>
 8012288:	89a3      	ldrh	r3, [r4, #12]
 801228a:	f023 0303 	bic.w	r3, r3, #3
 801228e:	f043 0301 	orr.w	r3, r3, #1
 8012292:	81a3      	strh	r3, [r4, #12]
 8012294:	89a0      	ldrh	r0, [r4, #12]
 8012296:	4305      	orrs	r5, r0
 8012298:	81a5      	strh	r5, [r4, #12]
 801229a:	e7cd      	b.n	8012238 <__smakebuf_r+0x18>
 801229c:	0801202d 	.word	0x0801202d

080122a0 <_malloc_usable_size_r>:
 80122a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122a4:	1f18      	subs	r0, r3, #4
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	bfbc      	itt	lt
 80122aa:	580b      	ldrlt	r3, [r1, r0]
 80122ac:	18c0      	addlt	r0, r0, r3
 80122ae:	4770      	bx	lr

080122b0 <_raise_r>:
 80122b0:	291f      	cmp	r1, #31
 80122b2:	b538      	push	{r3, r4, r5, lr}
 80122b4:	4604      	mov	r4, r0
 80122b6:	460d      	mov	r5, r1
 80122b8:	d904      	bls.n	80122c4 <_raise_r+0x14>
 80122ba:	2316      	movs	r3, #22
 80122bc:	6003      	str	r3, [r0, #0]
 80122be:	f04f 30ff 	mov.w	r0, #4294967295
 80122c2:	bd38      	pop	{r3, r4, r5, pc}
 80122c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80122c6:	b112      	cbz	r2, 80122ce <_raise_r+0x1e>
 80122c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80122cc:	b94b      	cbnz	r3, 80122e2 <_raise_r+0x32>
 80122ce:	4620      	mov	r0, r4
 80122d0:	f000 f830 	bl	8012334 <_getpid_r>
 80122d4:	462a      	mov	r2, r5
 80122d6:	4601      	mov	r1, r0
 80122d8:	4620      	mov	r0, r4
 80122da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122de:	f000 b817 	b.w	8012310 <_kill_r>
 80122e2:	2b01      	cmp	r3, #1
 80122e4:	d00a      	beq.n	80122fc <_raise_r+0x4c>
 80122e6:	1c59      	adds	r1, r3, #1
 80122e8:	d103      	bne.n	80122f2 <_raise_r+0x42>
 80122ea:	2316      	movs	r3, #22
 80122ec:	6003      	str	r3, [r0, #0]
 80122ee:	2001      	movs	r0, #1
 80122f0:	e7e7      	b.n	80122c2 <_raise_r+0x12>
 80122f2:	2400      	movs	r4, #0
 80122f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80122f8:	4628      	mov	r0, r5
 80122fa:	4798      	blx	r3
 80122fc:	2000      	movs	r0, #0
 80122fe:	e7e0      	b.n	80122c2 <_raise_r+0x12>

08012300 <raise>:
 8012300:	4b02      	ldr	r3, [pc, #8]	; (801230c <raise+0xc>)
 8012302:	4601      	mov	r1, r0
 8012304:	6818      	ldr	r0, [r3, #0]
 8012306:	f7ff bfd3 	b.w	80122b0 <_raise_r>
 801230a:	bf00      	nop
 801230c:	20000010 	.word	0x20000010

08012310 <_kill_r>:
 8012310:	b538      	push	{r3, r4, r5, lr}
 8012312:	4d07      	ldr	r5, [pc, #28]	; (8012330 <_kill_r+0x20>)
 8012314:	2300      	movs	r3, #0
 8012316:	4604      	mov	r4, r0
 8012318:	4608      	mov	r0, r1
 801231a:	4611      	mov	r1, r2
 801231c:	602b      	str	r3, [r5, #0]
 801231e:	f7ef fbe7 	bl	8001af0 <_kill>
 8012322:	1c43      	adds	r3, r0, #1
 8012324:	d102      	bne.n	801232c <_kill_r+0x1c>
 8012326:	682b      	ldr	r3, [r5, #0]
 8012328:	b103      	cbz	r3, 801232c <_kill_r+0x1c>
 801232a:	6023      	str	r3, [r4, #0]
 801232c:	bd38      	pop	{r3, r4, r5, pc}
 801232e:	bf00      	nop
 8012330:	200059ac 	.word	0x200059ac

08012334 <_getpid_r>:
 8012334:	f7ef bbd4 	b.w	8001ae0 <_getpid>

08012338 <__sread>:
 8012338:	b510      	push	{r4, lr}
 801233a:	460c      	mov	r4, r1
 801233c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012340:	f000 f894 	bl	801246c <_read_r>
 8012344:	2800      	cmp	r0, #0
 8012346:	bfab      	itete	ge
 8012348:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801234a:	89a3      	ldrhlt	r3, [r4, #12]
 801234c:	181b      	addge	r3, r3, r0
 801234e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012352:	bfac      	ite	ge
 8012354:	6563      	strge	r3, [r4, #84]	; 0x54
 8012356:	81a3      	strhlt	r3, [r4, #12]
 8012358:	bd10      	pop	{r4, pc}

0801235a <__swrite>:
 801235a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801235e:	461f      	mov	r7, r3
 8012360:	898b      	ldrh	r3, [r1, #12]
 8012362:	05db      	lsls	r3, r3, #23
 8012364:	4605      	mov	r5, r0
 8012366:	460c      	mov	r4, r1
 8012368:	4616      	mov	r6, r2
 801236a:	d505      	bpl.n	8012378 <__swrite+0x1e>
 801236c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012370:	2302      	movs	r3, #2
 8012372:	2200      	movs	r2, #0
 8012374:	f000 f868 	bl	8012448 <_lseek_r>
 8012378:	89a3      	ldrh	r3, [r4, #12]
 801237a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801237e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012382:	81a3      	strh	r3, [r4, #12]
 8012384:	4632      	mov	r2, r6
 8012386:	463b      	mov	r3, r7
 8012388:	4628      	mov	r0, r5
 801238a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801238e:	f000 b817 	b.w	80123c0 <_write_r>

08012392 <__sseek>:
 8012392:	b510      	push	{r4, lr}
 8012394:	460c      	mov	r4, r1
 8012396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801239a:	f000 f855 	bl	8012448 <_lseek_r>
 801239e:	1c43      	adds	r3, r0, #1
 80123a0:	89a3      	ldrh	r3, [r4, #12]
 80123a2:	bf15      	itete	ne
 80123a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80123a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80123aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80123ae:	81a3      	strheq	r3, [r4, #12]
 80123b0:	bf18      	it	ne
 80123b2:	81a3      	strhne	r3, [r4, #12]
 80123b4:	bd10      	pop	{r4, pc}

080123b6 <__sclose>:
 80123b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123ba:	f000 b813 	b.w	80123e4 <_close_r>
	...

080123c0 <_write_r>:
 80123c0:	b538      	push	{r3, r4, r5, lr}
 80123c2:	4d07      	ldr	r5, [pc, #28]	; (80123e0 <_write_r+0x20>)
 80123c4:	4604      	mov	r4, r0
 80123c6:	4608      	mov	r0, r1
 80123c8:	4611      	mov	r1, r2
 80123ca:	2200      	movs	r2, #0
 80123cc:	602a      	str	r2, [r5, #0]
 80123ce:	461a      	mov	r2, r3
 80123d0:	f7ef fbc5 	bl	8001b5e <_write>
 80123d4:	1c43      	adds	r3, r0, #1
 80123d6:	d102      	bne.n	80123de <_write_r+0x1e>
 80123d8:	682b      	ldr	r3, [r5, #0]
 80123da:	b103      	cbz	r3, 80123de <_write_r+0x1e>
 80123dc:	6023      	str	r3, [r4, #0]
 80123de:	bd38      	pop	{r3, r4, r5, pc}
 80123e0:	200059ac 	.word	0x200059ac

080123e4 <_close_r>:
 80123e4:	b538      	push	{r3, r4, r5, lr}
 80123e6:	4d06      	ldr	r5, [pc, #24]	; (8012400 <_close_r+0x1c>)
 80123e8:	2300      	movs	r3, #0
 80123ea:	4604      	mov	r4, r0
 80123ec:	4608      	mov	r0, r1
 80123ee:	602b      	str	r3, [r5, #0]
 80123f0:	f7ef fbd1 	bl	8001b96 <_close>
 80123f4:	1c43      	adds	r3, r0, #1
 80123f6:	d102      	bne.n	80123fe <_close_r+0x1a>
 80123f8:	682b      	ldr	r3, [r5, #0]
 80123fa:	b103      	cbz	r3, 80123fe <_close_r+0x1a>
 80123fc:	6023      	str	r3, [r4, #0]
 80123fe:	bd38      	pop	{r3, r4, r5, pc}
 8012400:	200059ac 	.word	0x200059ac

08012404 <_fstat_r>:
 8012404:	b538      	push	{r3, r4, r5, lr}
 8012406:	4d07      	ldr	r5, [pc, #28]	; (8012424 <_fstat_r+0x20>)
 8012408:	2300      	movs	r3, #0
 801240a:	4604      	mov	r4, r0
 801240c:	4608      	mov	r0, r1
 801240e:	4611      	mov	r1, r2
 8012410:	602b      	str	r3, [r5, #0]
 8012412:	f7ef fbcc 	bl	8001bae <_fstat>
 8012416:	1c43      	adds	r3, r0, #1
 8012418:	d102      	bne.n	8012420 <_fstat_r+0x1c>
 801241a:	682b      	ldr	r3, [r5, #0]
 801241c:	b103      	cbz	r3, 8012420 <_fstat_r+0x1c>
 801241e:	6023      	str	r3, [r4, #0]
 8012420:	bd38      	pop	{r3, r4, r5, pc}
 8012422:	bf00      	nop
 8012424:	200059ac 	.word	0x200059ac

08012428 <_isatty_r>:
 8012428:	b538      	push	{r3, r4, r5, lr}
 801242a:	4d06      	ldr	r5, [pc, #24]	; (8012444 <_isatty_r+0x1c>)
 801242c:	2300      	movs	r3, #0
 801242e:	4604      	mov	r4, r0
 8012430:	4608      	mov	r0, r1
 8012432:	602b      	str	r3, [r5, #0]
 8012434:	f7ef fbcb 	bl	8001bce <_isatty>
 8012438:	1c43      	adds	r3, r0, #1
 801243a:	d102      	bne.n	8012442 <_isatty_r+0x1a>
 801243c:	682b      	ldr	r3, [r5, #0]
 801243e:	b103      	cbz	r3, 8012442 <_isatty_r+0x1a>
 8012440:	6023      	str	r3, [r4, #0]
 8012442:	bd38      	pop	{r3, r4, r5, pc}
 8012444:	200059ac 	.word	0x200059ac

08012448 <_lseek_r>:
 8012448:	b538      	push	{r3, r4, r5, lr}
 801244a:	4d07      	ldr	r5, [pc, #28]	; (8012468 <_lseek_r+0x20>)
 801244c:	4604      	mov	r4, r0
 801244e:	4608      	mov	r0, r1
 8012450:	4611      	mov	r1, r2
 8012452:	2200      	movs	r2, #0
 8012454:	602a      	str	r2, [r5, #0]
 8012456:	461a      	mov	r2, r3
 8012458:	f7ef fbc4 	bl	8001be4 <_lseek>
 801245c:	1c43      	adds	r3, r0, #1
 801245e:	d102      	bne.n	8012466 <_lseek_r+0x1e>
 8012460:	682b      	ldr	r3, [r5, #0]
 8012462:	b103      	cbz	r3, 8012466 <_lseek_r+0x1e>
 8012464:	6023      	str	r3, [r4, #0]
 8012466:	bd38      	pop	{r3, r4, r5, pc}
 8012468:	200059ac 	.word	0x200059ac

0801246c <_read_r>:
 801246c:	b538      	push	{r3, r4, r5, lr}
 801246e:	4d07      	ldr	r5, [pc, #28]	; (801248c <_read_r+0x20>)
 8012470:	4604      	mov	r4, r0
 8012472:	4608      	mov	r0, r1
 8012474:	4611      	mov	r1, r2
 8012476:	2200      	movs	r2, #0
 8012478:	602a      	str	r2, [r5, #0]
 801247a:	461a      	mov	r2, r3
 801247c:	f7ef fb52 	bl	8001b24 <_read>
 8012480:	1c43      	adds	r3, r0, #1
 8012482:	d102      	bne.n	801248a <_read_r+0x1e>
 8012484:	682b      	ldr	r3, [r5, #0]
 8012486:	b103      	cbz	r3, 801248a <_read_r+0x1e>
 8012488:	6023      	str	r3, [r4, #0]
 801248a:	bd38      	pop	{r3, r4, r5, pc}
 801248c:	200059ac 	.word	0x200059ac

08012490 <pow>:
 8012490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012492:	ed2d 8b02 	vpush	{d8}
 8012496:	eeb0 8a40 	vmov.f32	s16, s0
 801249a:	eef0 8a60 	vmov.f32	s17, s1
 801249e:	ec55 4b11 	vmov	r4, r5, d1
 80124a2:	f000 f865 	bl	8012570 <__ieee754_pow>
 80124a6:	4622      	mov	r2, r4
 80124a8:	462b      	mov	r3, r5
 80124aa:	4620      	mov	r0, r4
 80124ac:	4629      	mov	r1, r5
 80124ae:	ec57 6b10 	vmov	r6, r7, d0
 80124b2:	f7ee fb3b 	bl	8000b2c <__aeabi_dcmpun>
 80124b6:	2800      	cmp	r0, #0
 80124b8:	d13b      	bne.n	8012532 <pow+0xa2>
 80124ba:	ec51 0b18 	vmov	r0, r1, d8
 80124be:	2200      	movs	r2, #0
 80124c0:	2300      	movs	r3, #0
 80124c2:	f7ee fb01 	bl	8000ac8 <__aeabi_dcmpeq>
 80124c6:	b1b8      	cbz	r0, 80124f8 <pow+0x68>
 80124c8:	2200      	movs	r2, #0
 80124ca:	2300      	movs	r3, #0
 80124cc:	4620      	mov	r0, r4
 80124ce:	4629      	mov	r1, r5
 80124d0:	f7ee fafa 	bl	8000ac8 <__aeabi_dcmpeq>
 80124d4:	2800      	cmp	r0, #0
 80124d6:	d146      	bne.n	8012566 <pow+0xd6>
 80124d8:	ec45 4b10 	vmov	d0, r4, r5
 80124dc:	f000 fe61 	bl	80131a2 <finite>
 80124e0:	b338      	cbz	r0, 8012532 <pow+0xa2>
 80124e2:	2200      	movs	r2, #0
 80124e4:	2300      	movs	r3, #0
 80124e6:	4620      	mov	r0, r4
 80124e8:	4629      	mov	r1, r5
 80124ea:	f7ee faf7 	bl	8000adc <__aeabi_dcmplt>
 80124ee:	b300      	cbz	r0, 8012532 <pow+0xa2>
 80124f0:	f7fb fb2e 	bl	800db50 <__errno>
 80124f4:	2322      	movs	r3, #34	; 0x22
 80124f6:	e01b      	b.n	8012530 <pow+0xa0>
 80124f8:	ec47 6b10 	vmov	d0, r6, r7
 80124fc:	f000 fe51 	bl	80131a2 <finite>
 8012500:	b9e0      	cbnz	r0, 801253c <pow+0xac>
 8012502:	eeb0 0a48 	vmov.f32	s0, s16
 8012506:	eef0 0a68 	vmov.f32	s1, s17
 801250a:	f000 fe4a 	bl	80131a2 <finite>
 801250e:	b1a8      	cbz	r0, 801253c <pow+0xac>
 8012510:	ec45 4b10 	vmov	d0, r4, r5
 8012514:	f000 fe45 	bl	80131a2 <finite>
 8012518:	b180      	cbz	r0, 801253c <pow+0xac>
 801251a:	4632      	mov	r2, r6
 801251c:	463b      	mov	r3, r7
 801251e:	4630      	mov	r0, r6
 8012520:	4639      	mov	r1, r7
 8012522:	f7ee fb03 	bl	8000b2c <__aeabi_dcmpun>
 8012526:	2800      	cmp	r0, #0
 8012528:	d0e2      	beq.n	80124f0 <pow+0x60>
 801252a:	f7fb fb11 	bl	800db50 <__errno>
 801252e:	2321      	movs	r3, #33	; 0x21
 8012530:	6003      	str	r3, [r0, #0]
 8012532:	ecbd 8b02 	vpop	{d8}
 8012536:	ec47 6b10 	vmov	d0, r6, r7
 801253a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801253c:	2200      	movs	r2, #0
 801253e:	2300      	movs	r3, #0
 8012540:	4630      	mov	r0, r6
 8012542:	4639      	mov	r1, r7
 8012544:	f7ee fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 8012548:	2800      	cmp	r0, #0
 801254a:	d0f2      	beq.n	8012532 <pow+0xa2>
 801254c:	eeb0 0a48 	vmov.f32	s0, s16
 8012550:	eef0 0a68 	vmov.f32	s1, s17
 8012554:	f000 fe25 	bl	80131a2 <finite>
 8012558:	2800      	cmp	r0, #0
 801255a:	d0ea      	beq.n	8012532 <pow+0xa2>
 801255c:	ec45 4b10 	vmov	d0, r4, r5
 8012560:	f000 fe1f 	bl	80131a2 <finite>
 8012564:	e7c3      	b.n	80124ee <pow+0x5e>
 8012566:	4f01      	ldr	r7, [pc, #4]	; (801256c <pow+0xdc>)
 8012568:	2600      	movs	r6, #0
 801256a:	e7e2      	b.n	8012532 <pow+0xa2>
 801256c:	3ff00000 	.word	0x3ff00000

08012570 <__ieee754_pow>:
 8012570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012574:	ed2d 8b06 	vpush	{d8-d10}
 8012578:	b089      	sub	sp, #36	; 0x24
 801257a:	ed8d 1b00 	vstr	d1, [sp]
 801257e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8012582:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8012586:	ea58 0102 	orrs.w	r1, r8, r2
 801258a:	ec57 6b10 	vmov	r6, r7, d0
 801258e:	d115      	bne.n	80125bc <__ieee754_pow+0x4c>
 8012590:	19b3      	adds	r3, r6, r6
 8012592:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8012596:	4152      	adcs	r2, r2
 8012598:	4299      	cmp	r1, r3
 801259a:	4b89      	ldr	r3, [pc, #548]	; (80127c0 <__ieee754_pow+0x250>)
 801259c:	4193      	sbcs	r3, r2
 801259e:	f080 84d2 	bcs.w	8012f46 <__ieee754_pow+0x9d6>
 80125a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125a6:	4630      	mov	r0, r6
 80125a8:	4639      	mov	r1, r7
 80125aa:	f7ed fe6f 	bl	800028c <__adddf3>
 80125ae:	ec41 0b10 	vmov	d0, r0, r1
 80125b2:	b009      	add	sp, #36	; 0x24
 80125b4:	ecbd 8b06 	vpop	{d8-d10}
 80125b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125bc:	4b81      	ldr	r3, [pc, #516]	; (80127c4 <__ieee754_pow+0x254>)
 80125be:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80125c2:	429c      	cmp	r4, r3
 80125c4:	ee10 aa10 	vmov	sl, s0
 80125c8:	463d      	mov	r5, r7
 80125ca:	dc06      	bgt.n	80125da <__ieee754_pow+0x6a>
 80125cc:	d101      	bne.n	80125d2 <__ieee754_pow+0x62>
 80125ce:	2e00      	cmp	r6, #0
 80125d0:	d1e7      	bne.n	80125a2 <__ieee754_pow+0x32>
 80125d2:	4598      	cmp	r8, r3
 80125d4:	dc01      	bgt.n	80125da <__ieee754_pow+0x6a>
 80125d6:	d10f      	bne.n	80125f8 <__ieee754_pow+0x88>
 80125d8:	b172      	cbz	r2, 80125f8 <__ieee754_pow+0x88>
 80125da:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80125de:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80125e2:	ea55 050a 	orrs.w	r5, r5, sl
 80125e6:	d1dc      	bne.n	80125a2 <__ieee754_pow+0x32>
 80125e8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80125ec:	18db      	adds	r3, r3, r3
 80125ee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80125f2:	4152      	adcs	r2, r2
 80125f4:	429d      	cmp	r5, r3
 80125f6:	e7d0      	b.n	801259a <__ieee754_pow+0x2a>
 80125f8:	2d00      	cmp	r5, #0
 80125fa:	da3b      	bge.n	8012674 <__ieee754_pow+0x104>
 80125fc:	4b72      	ldr	r3, [pc, #456]	; (80127c8 <__ieee754_pow+0x258>)
 80125fe:	4598      	cmp	r8, r3
 8012600:	dc51      	bgt.n	80126a6 <__ieee754_pow+0x136>
 8012602:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8012606:	4598      	cmp	r8, r3
 8012608:	f340 84ac 	ble.w	8012f64 <__ieee754_pow+0x9f4>
 801260c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012610:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012614:	2b14      	cmp	r3, #20
 8012616:	dd0f      	ble.n	8012638 <__ieee754_pow+0xc8>
 8012618:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801261c:	fa22 f103 	lsr.w	r1, r2, r3
 8012620:	fa01 f303 	lsl.w	r3, r1, r3
 8012624:	4293      	cmp	r3, r2
 8012626:	f040 849d 	bne.w	8012f64 <__ieee754_pow+0x9f4>
 801262a:	f001 0101 	and.w	r1, r1, #1
 801262e:	f1c1 0302 	rsb	r3, r1, #2
 8012632:	9304      	str	r3, [sp, #16]
 8012634:	b182      	cbz	r2, 8012658 <__ieee754_pow+0xe8>
 8012636:	e05f      	b.n	80126f8 <__ieee754_pow+0x188>
 8012638:	2a00      	cmp	r2, #0
 801263a:	d15b      	bne.n	80126f4 <__ieee754_pow+0x184>
 801263c:	f1c3 0314 	rsb	r3, r3, #20
 8012640:	fa48 f103 	asr.w	r1, r8, r3
 8012644:	fa01 f303 	lsl.w	r3, r1, r3
 8012648:	4543      	cmp	r3, r8
 801264a:	f040 8488 	bne.w	8012f5e <__ieee754_pow+0x9ee>
 801264e:	f001 0101 	and.w	r1, r1, #1
 8012652:	f1c1 0302 	rsb	r3, r1, #2
 8012656:	9304      	str	r3, [sp, #16]
 8012658:	4b5c      	ldr	r3, [pc, #368]	; (80127cc <__ieee754_pow+0x25c>)
 801265a:	4598      	cmp	r8, r3
 801265c:	d132      	bne.n	80126c4 <__ieee754_pow+0x154>
 801265e:	f1b9 0f00 	cmp.w	r9, #0
 8012662:	f280 8478 	bge.w	8012f56 <__ieee754_pow+0x9e6>
 8012666:	4959      	ldr	r1, [pc, #356]	; (80127cc <__ieee754_pow+0x25c>)
 8012668:	4632      	mov	r2, r6
 801266a:	463b      	mov	r3, r7
 801266c:	2000      	movs	r0, #0
 801266e:	f7ee f8ed 	bl	800084c <__aeabi_ddiv>
 8012672:	e79c      	b.n	80125ae <__ieee754_pow+0x3e>
 8012674:	2300      	movs	r3, #0
 8012676:	9304      	str	r3, [sp, #16]
 8012678:	2a00      	cmp	r2, #0
 801267a:	d13d      	bne.n	80126f8 <__ieee754_pow+0x188>
 801267c:	4b51      	ldr	r3, [pc, #324]	; (80127c4 <__ieee754_pow+0x254>)
 801267e:	4598      	cmp	r8, r3
 8012680:	d1ea      	bne.n	8012658 <__ieee754_pow+0xe8>
 8012682:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8012686:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801268a:	ea53 030a 	orrs.w	r3, r3, sl
 801268e:	f000 845a 	beq.w	8012f46 <__ieee754_pow+0x9d6>
 8012692:	4b4f      	ldr	r3, [pc, #316]	; (80127d0 <__ieee754_pow+0x260>)
 8012694:	429c      	cmp	r4, r3
 8012696:	dd08      	ble.n	80126aa <__ieee754_pow+0x13a>
 8012698:	f1b9 0f00 	cmp.w	r9, #0
 801269c:	f2c0 8457 	blt.w	8012f4e <__ieee754_pow+0x9de>
 80126a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80126a4:	e783      	b.n	80125ae <__ieee754_pow+0x3e>
 80126a6:	2302      	movs	r3, #2
 80126a8:	e7e5      	b.n	8012676 <__ieee754_pow+0x106>
 80126aa:	f1b9 0f00 	cmp.w	r9, #0
 80126ae:	f04f 0000 	mov.w	r0, #0
 80126b2:	f04f 0100 	mov.w	r1, #0
 80126b6:	f6bf af7a 	bge.w	80125ae <__ieee754_pow+0x3e>
 80126ba:	e9dd 0300 	ldrd	r0, r3, [sp]
 80126be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80126c2:	e774      	b.n	80125ae <__ieee754_pow+0x3e>
 80126c4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80126c8:	d106      	bne.n	80126d8 <__ieee754_pow+0x168>
 80126ca:	4632      	mov	r2, r6
 80126cc:	463b      	mov	r3, r7
 80126ce:	4630      	mov	r0, r6
 80126d0:	4639      	mov	r1, r7
 80126d2:	f7ed ff91 	bl	80005f8 <__aeabi_dmul>
 80126d6:	e76a      	b.n	80125ae <__ieee754_pow+0x3e>
 80126d8:	4b3e      	ldr	r3, [pc, #248]	; (80127d4 <__ieee754_pow+0x264>)
 80126da:	4599      	cmp	r9, r3
 80126dc:	d10c      	bne.n	80126f8 <__ieee754_pow+0x188>
 80126de:	2d00      	cmp	r5, #0
 80126e0:	db0a      	blt.n	80126f8 <__ieee754_pow+0x188>
 80126e2:	ec47 6b10 	vmov	d0, r6, r7
 80126e6:	b009      	add	sp, #36	; 0x24
 80126e8:	ecbd 8b06 	vpop	{d8-d10}
 80126ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126f0:	f000 bc6c 	b.w	8012fcc <__ieee754_sqrt>
 80126f4:	2300      	movs	r3, #0
 80126f6:	9304      	str	r3, [sp, #16]
 80126f8:	ec47 6b10 	vmov	d0, r6, r7
 80126fc:	f000 fd48 	bl	8013190 <fabs>
 8012700:	ec51 0b10 	vmov	r0, r1, d0
 8012704:	f1ba 0f00 	cmp.w	sl, #0
 8012708:	d129      	bne.n	801275e <__ieee754_pow+0x1ee>
 801270a:	b124      	cbz	r4, 8012716 <__ieee754_pow+0x1a6>
 801270c:	4b2f      	ldr	r3, [pc, #188]	; (80127cc <__ieee754_pow+0x25c>)
 801270e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8012712:	429a      	cmp	r2, r3
 8012714:	d123      	bne.n	801275e <__ieee754_pow+0x1ee>
 8012716:	f1b9 0f00 	cmp.w	r9, #0
 801271a:	da05      	bge.n	8012728 <__ieee754_pow+0x1b8>
 801271c:	4602      	mov	r2, r0
 801271e:	460b      	mov	r3, r1
 8012720:	2000      	movs	r0, #0
 8012722:	492a      	ldr	r1, [pc, #168]	; (80127cc <__ieee754_pow+0x25c>)
 8012724:	f7ee f892 	bl	800084c <__aeabi_ddiv>
 8012728:	2d00      	cmp	r5, #0
 801272a:	f6bf af40 	bge.w	80125ae <__ieee754_pow+0x3e>
 801272e:	9b04      	ldr	r3, [sp, #16]
 8012730:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8012734:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012738:	4323      	orrs	r3, r4
 801273a:	d108      	bne.n	801274e <__ieee754_pow+0x1de>
 801273c:	4602      	mov	r2, r0
 801273e:	460b      	mov	r3, r1
 8012740:	4610      	mov	r0, r2
 8012742:	4619      	mov	r1, r3
 8012744:	f7ed fda0 	bl	8000288 <__aeabi_dsub>
 8012748:	4602      	mov	r2, r0
 801274a:	460b      	mov	r3, r1
 801274c:	e78f      	b.n	801266e <__ieee754_pow+0xfe>
 801274e:	9b04      	ldr	r3, [sp, #16]
 8012750:	2b01      	cmp	r3, #1
 8012752:	f47f af2c 	bne.w	80125ae <__ieee754_pow+0x3e>
 8012756:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801275a:	4619      	mov	r1, r3
 801275c:	e727      	b.n	80125ae <__ieee754_pow+0x3e>
 801275e:	0feb      	lsrs	r3, r5, #31
 8012760:	3b01      	subs	r3, #1
 8012762:	9306      	str	r3, [sp, #24]
 8012764:	9a06      	ldr	r2, [sp, #24]
 8012766:	9b04      	ldr	r3, [sp, #16]
 8012768:	4313      	orrs	r3, r2
 801276a:	d102      	bne.n	8012772 <__ieee754_pow+0x202>
 801276c:	4632      	mov	r2, r6
 801276e:	463b      	mov	r3, r7
 8012770:	e7e6      	b.n	8012740 <__ieee754_pow+0x1d0>
 8012772:	4b19      	ldr	r3, [pc, #100]	; (80127d8 <__ieee754_pow+0x268>)
 8012774:	4598      	cmp	r8, r3
 8012776:	f340 80fb 	ble.w	8012970 <__ieee754_pow+0x400>
 801277a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801277e:	4598      	cmp	r8, r3
 8012780:	4b13      	ldr	r3, [pc, #76]	; (80127d0 <__ieee754_pow+0x260>)
 8012782:	dd0c      	ble.n	801279e <__ieee754_pow+0x22e>
 8012784:	429c      	cmp	r4, r3
 8012786:	dc0f      	bgt.n	80127a8 <__ieee754_pow+0x238>
 8012788:	f1b9 0f00 	cmp.w	r9, #0
 801278c:	da0f      	bge.n	80127ae <__ieee754_pow+0x23e>
 801278e:	2000      	movs	r0, #0
 8012790:	b009      	add	sp, #36	; 0x24
 8012792:	ecbd 8b06 	vpop	{d8-d10}
 8012796:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801279a:	f000 bcf0 	b.w	801317e <__math_oflow>
 801279e:	429c      	cmp	r4, r3
 80127a0:	dbf2      	blt.n	8012788 <__ieee754_pow+0x218>
 80127a2:	4b0a      	ldr	r3, [pc, #40]	; (80127cc <__ieee754_pow+0x25c>)
 80127a4:	429c      	cmp	r4, r3
 80127a6:	dd19      	ble.n	80127dc <__ieee754_pow+0x26c>
 80127a8:	f1b9 0f00 	cmp.w	r9, #0
 80127ac:	dcef      	bgt.n	801278e <__ieee754_pow+0x21e>
 80127ae:	2000      	movs	r0, #0
 80127b0:	b009      	add	sp, #36	; 0x24
 80127b2:	ecbd 8b06 	vpop	{d8-d10}
 80127b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127ba:	f000 bcd7 	b.w	801316c <__math_uflow>
 80127be:	bf00      	nop
 80127c0:	fff00000 	.word	0xfff00000
 80127c4:	7ff00000 	.word	0x7ff00000
 80127c8:	433fffff 	.word	0x433fffff
 80127cc:	3ff00000 	.word	0x3ff00000
 80127d0:	3fefffff 	.word	0x3fefffff
 80127d4:	3fe00000 	.word	0x3fe00000
 80127d8:	41e00000 	.word	0x41e00000
 80127dc:	4b60      	ldr	r3, [pc, #384]	; (8012960 <__ieee754_pow+0x3f0>)
 80127de:	2200      	movs	r2, #0
 80127e0:	f7ed fd52 	bl	8000288 <__aeabi_dsub>
 80127e4:	a354      	add	r3, pc, #336	; (adr r3, 8012938 <__ieee754_pow+0x3c8>)
 80127e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ea:	4604      	mov	r4, r0
 80127ec:	460d      	mov	r5, r1
 80127ee:	f7ed ff03 	bl	80005f8 <__aeabi_dmul>
 80127f2:	a353      	add	r3, pc, #332	; (adr r3, 8012940 <__ieee754_pow+0x3d0>)
 80127f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f8:	4606      	mov	r6, r0
 80127fa:	460f      	mov	r7, r1
 80127fc:	4620      	mov	r0, r4
 80127fe:	4629      	mov	r1, r5
 8012800:	f7ed fefa 	bl	80005f8 <__aeabi_dmul>
 8012804:	4b57      	ldr	r3, [pc, #348]	; (8012964 <__ieee754_pow+0x3f4>)
 8012806:	4682      	mov	sl, r0
 8012808:	468b      	mov	fp, r1
 801280a:	2200      	movs	r2, #0
 801280c:	4620      	mov	r0, r4
 801280e:	4629      	mov	r1, r5
 8012810:	f7ed fef2 	bl	80005f8 <__aeabi_dmul>
 8012814:	4602      	mov	r2, r0
 8012816:	460b      	mov	r3, r1
 8012818:	a14b      	add	r1, pc, #300	; (adr r1, 8012948 <__ieee754_pow+0x3d8>)
 801281a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801281e:	f7ed fd33 	bl	8000288 <__aeabi_dsub>
 8012822:	4622      	mov	r2, r4
 8012824:	462b      	mov	r3, r5
 8012826:	f7ed fee7 	bl	80005f8 <__aeabi_dmul>
 801282a:	4602      	mov	r2, r0
 801282c:	460b      	mov	r3, r1
 801282e:	2000      	movs	r0, #0
 8012830:	494d      	ldr	r1, [pc, #308]	; (8012968 <__ieee754_pow+0x3f8>)
 8012832:	f7ed fd29 	bl	8000288 <__aeabi_dsub>
 8012836:	4622      	mov	r2, r4
 8012838:	4680      	mov	r8, r0
 801283a:	4689      	mov	r9, r1
 801283c:	462b      	mov	r3, r5
 801283e:	4620      	mov	r0, r4
 8012840:	4629      	mov	r1, r5
 8012842:	f7ed fed9 	bl	80005f8 <__aeabi_dmul>
 8012846:	4602      	mov	r2, r0
 8012848:	460b      	mov	r3, r1
 801284a:	4640      	mov	r0, r8
 801284c:	4649      	mov	r1, r9
 801284e:	f7ed fed3 	bl	80005f8 <__aeabi_dmul>
 8012852:	a33f      	add	r3, pc, #252	; (adr r3, 8012950 <__ieee754_pow+0x3e0>)
 8012854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012858:	f7ed fece 	bl	80005f8 <__aeabi_dmul>
 801285c:	4602      	mov	r2, r0
 801285e:	460b      	mov	r3, r1
 8012860:	4650      	mov	r0, sl
 8012862:	4659      	mov	r1, fp
 8012864:	f7ed fd10 	bl	8000288 <__aeabi_dsub>
 8012868:	4602      	mov	r2, r0
 801286a:	460b      	mov	r3, r1
 801286c:	4680      	mov	r8, r0
 801286e:	4689      	mov	r9, r1
 8012870:	4630      	mov	r0, r6
 8012872:	4639      	mov	r1, r7
 8012874:	f7ed fd0a 	bl	800028c <__adddf3>
 8012878:	2000      	movs	r0, #0
 801287a:	4632      	mov	r2, r6
 801287c:	463b      	mov	r3, r7
 801287e:	4604      	mov	r4, r0
 8012880:	460d      	mov	r5, r1
 8012882:	f7ed fd01 	bl	8000288 <__aeabi_dsub>
 8012886:	4602      	mov	r2, r0
 8012888:	460b      	mov	r3, r1
 801288a:	4640      	mov	r0, r8
 801288c:	4649      	mov	r1, r9
 801288e:	f7ed fcfb 	bl	8000288 <__aeabi_dsub>
 8012892:	9b04      	ldr	r3, [sp, #16]
 8012894:	9a06      	ldr	r2, [sp, #24]
 8012896:	3b01      	subs	r3, #1
 8012898:	4313      	orrs	r3, r2
 801289a:	4682      	mov	sl, r0
 801289c:	468b      	mov	fp, r1
 801289e:	f040 81e7 	bne.w	8012c70 <__ieee754_pow+0x700>
 80128a2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012958 <__ieee754_pow+0x3e8>
 80128a6:	eeb0 8a47 	vmov.f32	s16, s14
 80128aa:	eef0 8a67 	vmov.f32	s17, s15
 80128ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80128b2:	2600      	movs	r6, #0
 80128b4:	4632      	mov	r2, r6
 80128b6:	463b      	mov	r3, r7
 80128b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128bc:	f7ed fce4 	bl	8000288 <__aeabi_dsub>
 80128c0:	4622      	mov	r2, r4
 80128c2:	462b      	mov	r3, r5
 80128c4:	f7ed fe98 	bl	80005f8 <__aeabi_dmul>
 80128c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128cc:	4680      	mov	r8, r0
 80128ce:	4689      	mov	r9, r1
 80128d0:	4650      	mov	r0, sl
 80128d2:	4659      	mov	r1, fp
 80128d4:	f7ed fe90 	bl	80005f8 <__aeabi_dmul>
 80128d8:	4602      	mov	r2, r0
 80128da:	460b      	mov	r3, r1
 80128dc:	4640      	mov	r0, r8
 80128de:	4649      	mov	r1, r9
 80128e0:	f7ed fcd4 	bl	800028c <__adddf3>
 80128e4:	4632      	mov	r2, r6
 80128e6:	463b      	mov	r3, r7
 80128e8:	4680      	mov	r8, r0
 80128ea:	4689      	mov	r9, r1
 80128ec:	4620      	mov	r0, r4
 80128ee:	4629      	mov	r1, r5
 80128f0:	f7ed fe82 	bl	80005f8 <__aeabi_dmul>
 80128f4:	460b      	mov	r3, r1
 80128f6:	4604      	mov	r4, r0
 80128f8:	460d      	mov	r5, r1
 80128fa:	4602      	mov	r2, r0
 80128fc:	4649      	mov	r1, r9
 80128fe:	4640      	mov	r0, r8
 8012900:	f7ed fcc4 	bl	800028c <__adddf3>
 8012904:	4b19      	ldr	r3, [pc, #100]	; (801296c <__ieee754_pow+0x3fc>)
 8012906:	4299      	cmp	r1, r3
 8012908:	ec45 4b19 	vmov	d9, r4, r5
 801290c:	4606      	mov	r6, r0
 801290e:	460f      	mov	r7, r1
 8012910:	468b      	mov	fp, r1
 8012912:	f340 82f1 	ble.w	8012ef8 <__ieee754_pow+0x988>
 8012916:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801291a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801291e:	4303      	orrs	r3, r0
 8012920:	f000 81e4 	beq.w	8012cec <__ieee754_pow+0x77c>
 8012924:	ec51 0b18 	vmov	r0, r1, d8
 8012928:	2200      	movs	r2, #0
 801292a:	2300      	movs	r3, #0
 801292c:	f7ee f8d6 	bl	8000adc <__aeabi_dcmplt>
 8012930:	3800      	subs	r0, #0
 8012932:	bf18      	it	ne
 8012934:	2001      	movne	r0, #1
 8012936:	e72b      	b.n	8012790 <__ieee754_pow+0x220>
 8012938:	60000000 	.word	0x60000000
 801293c:	3ff71547 	.word	0x3ff71547
 8012940:	f85ddf44 	.word	0xf85ddf44
 8012944:	3e54ae0b 	.word	0x3e54ae0b
 8012948:	55555555 	.word	0x55555555
 801294c:	3fd55555 	.word	0x3fd55555
 8012950:	652b82fe 	.word	0x652b82fe
 8012954:	3ff71547 	.word	0x3ff71547
 8012958:	00000000 	.word	0x00000000
 801295c:	bff00000 	.word	0xbff00000
 8012960:	3ff00000 	.word	0x3ff00000
 8012964:	3fd00000 	.word	0x3fd00000
 8012968:	3fe00000 	.word	0x3fe00000
 801296c:	408fffff 	.word	0x408fffff
 8012970:	4bd5      	ldr	r3, [pc, #852]	; (8012cc8 <__ieee754_pow+0x758>)
 8012972:	402b      	ands	r3, r5
 8012974:	2200      	movs	r2, #0
 8012976:	b92b      	cbnz	r3, 8012984 <__ieee754_pow+0x414>
 8012978:	4bd4      	ldr	r3, [pc, #848]	; (8012ccc <__ieee754_pow+0x75c>)
 801297a:	f7ed fe3d 	bl	80005f8 <__aeabi_dmul>
 801297e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012982:	460c      	mov	r4, r1
 8012984:	1523      	asrs	r3, r4, #20
 8012986:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801298a:	4413      	add	r3, r2
 801298c:	9305      	str	r3, [sp, #20]
 801298e:	4bd0      	ldr	r3, [pc, #832]	; (8012cd0 <__ieee754_pow+0x760>)
 8012990:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012994:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012998:	429c      	cmp	r4, r3
 801299a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801299e:	dd08      	ble.n	80129b2 <__ieee754_pow+0x442>
 80129a0:	4bcc      	ldr	r3, [pc, #816]	; (8012cd4 <__ieee754_pow+0x764>)
 80129a2:	429c      	cmp	r4, r3
 80129a4:	f340 8162 	ble.w	8012c6c <__ieee754_pow+0x6fc>
 80129a8:	9b05      	ldr	r3, [sp, #20]
 80129aa:	3301      	adds	r3, #1
 80129ac:	9305      	str	r3, [sp, #20]
 80129ae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80129b2:	2400      	movs	r4, #0
 80129b4:	00e3      	lsls	r3, r4, #3
 80129b6:	9307      	str	r3, [sp, #28]
 80129b8:	4bc7      	ldr	r3, [pc, #796]	; (8012cd8 <__ieee754_pow+0x768>)
 80129ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80129be:	ed93 7b00 	vldr	d7, [r3]
 80129c2:	4629      	mov	r1, r5
 80129c4:	ec53 2b17 	vmov	r2, r3, d7
 80129c8:	eeb0 9a47 	vmov.f32	s18, s14
 80129cc:	eef0 9a67 	vmov.f32	s19, s15
 80129d0:	4682      	mov	sl, r0
 80129d2:	f7ed fc59 	bl	8000288 <__aeabi_dsub>
 80129d6:	4652      	mov	r2, sl
 80129d8:	4606      	mov	r6, r0
 80129da:	460f      	mov	r7, r1
 80129dc:	462b      	mov	r3, r5
 80129de:	ec51 0b19 	vmov	r0, r1, d9
 80129e2:	f7ed fc53 	bl	800028c <__adddf3>
 80129e6:	4602      	mov	r2, r0
 80129e8:	460b      	mov	r3, r1
 80129ea:	2000      	movs	r0, #0
 80129ec:	49bb      	ldr	r1, [pc, #748]	; (8012cdc <__ieee754_pow+0x76c>)
 80129ee:	f7ed ff2d 	bl	800084c <__aeabi_ddiv>
 80129f2:	ec41 0b1a 	vmov	d10, r0, r1
 80129f6:	4602      	mov	r2, r0
 80129f8:	460b      	mov	r3, r1
 80129fa:	4630      	mov	r0, r6
 80129fc:	4639      	mov	r1, r7
 80129fe:	f7ed fdfb 	bl	80005f8 <__aeabi_dmul>
 8012a02:	2300      	movs	r3, #0
 8012a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a08:	9302      	str	r3, [sp, #8]
 8012a0a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012a0e:	46ab      	mov	fp, r5
 8012a10:	106d      	asrs	r5, r5, #1
 8012a12:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012a16:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012a1a:	ec41 0b18 	vmov	d8, r0, r1
 8012a1e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012a22:	2200      	movs	r2, #0
 8012a24:	4640      	mov	r0, r8
 8012a26:	4649      	mov	r1, r9
 8012a28:	4614      	mov	r4, r2
 8012a2a:	461d      	mov	r5, r3
 8012a2c:	f7ed fde4 	bl	80005f8 <__aeabi_dmul>
 8012a30:	4602      	mov	r2, r0
 8012a32:	460b      	mov	r3, r1
 8012a34:	4630      	mov	r0, r6
 8012a36:	4639      	mov	r1, r7
 8012a38:	f7ed fc26 	bl	8000288 <__aeabi_dsub>
 8012a3c:	ec53 2b19 	vmov	r2, r3, d9
 8012a40:	4606      	mov	r6, r0
 8012a42:	460f      	mov	r7, r1
 8012a44:	4620      	mov	r0, r4
 8012a46:	4629      	mov	r1, r5
 8012a48:	f7ed fc1e 	bl	8000288 <__aeabi_dsub>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	460b      	mov	r3, r1
 8012a50:	4650      	mov	r0, sl
 8012a52:	4659      	mov	r1, fp
 8012a54:	f7ed fc18 	bl	8000288 <__aeabi_dsub>
 8012a58:	4642      	mov	r2, r8
 8012a5a:	464b      	mov	r3, r9
 8012a5c:	f7ed fdcc 	bl	80005f8 <__aeabi_dmul>
 8012a60:	4602      	mov	r2, r0
 8012a62:	460b      	mov	r3, r1
 8012a64:	4630      	mov	r0, r6
 8012a66:	4639      	mov	r1, r7
 8012a68:	f7ed fc0e 	bl	8000288 <__aeabi_dsub>
 8012a6c:	ec53 2b1a 	vmov	r2, r3, d10
 8012a70:	f7ed fdc2 	bl	80005f8 <__aeabi_dmul>
 8012a74:	ec53 2b18 	vmov	r2, r3, d8
 8012a78:	ec41 0b19 	vmov	d9, r0, r1
 8012a7c:	ec51 0b18 	vmov	r0, r1, d8
 8012a80:	f7ed fdba 	bl	80005f8 <__aeabi_dmul>
 8012a84:	a37c      	add	r3, pc, #496	; (adr r3, 8012c78 <__ieee754_pow+0x708>)
 8012a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a8a:	4604      	mov	r4, r0
 8012a8c:	460d      	mov	r5, r1
 8012a8e:	f7ed fdb3 	bl	80005f8 <__aeabi_dmul>
 8012a92:	a37b      	add	r3, pc, #492	; (adr r3, 8012c80 <__ieee754_pow+0x710>)
 8012a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a98:	f7ed fbf8 	bl	800028c <__adddf3>
 8012a9c:	4622      	mov	r2, r4
 8012a9e:	462b      	mov	r3, r5
 8012aa0:	f7ed fdaa 	bl	80005f8 <__aeabi_dmul>
 8012aa4:	a378      	add	r3, pc, #480	; (adr r3, 8012c88 <__ieee754_pow+0x718>)
 8012aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aaa:	f7ed fbef 	bl	800028c <__adddf3>
 8012aae:	4622      	mov	r2, r4
 8012ab0:	462b      	mov	r3, r5
 8012ab2:	f7ed fda1 	bl	80005f8 <__aeabi_dmul>
 8012ab6:	a376      	add	r3, pc, #472	; (adr r3, 8012c90 <__ieee754_pow+0x720>)
 8012ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012abc:	f7ed fbe6 	bl	800028c <__adddf3>
 8012ac0:	4622      	mov	r2, r4
 8012ac2:	462b      	mov	r3, r5
 8012ac4:	f7ed fd98 	bl	80005f8 <__aeabi_dmul>
 8012ac8:	a373      	add	r3, pc, #460	; (adr r3, 8012c98 <__ieee754_pow+0x728>)
 8012aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ace:	f7ed fbdd 	bl	800028c <__adddf3>
 8012ad2:	4622      	mov	r2, r4
 8012ad4:	462b      	mov	r3, r5
 8012ad6:	f7ed fd8f 	bl	80005f8 <__aeabi_dmul>
 8012ada:	a371      	add	r3, pc, #452	; (adr r3, 8012ca0 <__ieee754_pow+0x730>)
 8012adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ae0:	f7ed fbd4 	bl	800028c <__adddf3>
 8012ae4:	4622      	mov	r2, r4
 8012ae6:	4606      	mov	r6, r0
 8012ae8:	460f      	mov	r7, r1
 8012aea:	462b      	mov	r3, r5
 8012aec:	4620      	mov	r0, r4
 8012aee:	4629      	mov	r1, r5
 8012af0:	f7ed fd82 	bl	80005f8 <__aeabi_dmul>
 8012af4:	4602      	mov	r2, r0
 8012af6:	460b      	mov	r3, r1
 8012af8:	4630      	mov	r0, r6
 8012afa:	4639      	mov	r1, r7
 8012afc:	f7ed fd7c 	bl	80005f8 <__aeabi_dmul>
 8012b00:	4642      	mov	r2, r8
 8012b02:	4604      	mov	r4, r0
 8012b04:	460d      	mov	r5, r1
 8012b06:	464b      	mov	r3, r9
 8012b08:	ec51 0b18 	vmov	r0, r1, d8
 8012b0c:	f7ed fbbe 	bl	800028c <__adddf3>
 8012b10:	ec53 2b19 	vmov	r2, r3, d9
 8012b14:	f7ed fd70 	bl	80005f8 <__aeabi_dmul>
 8012b18:	4622      	mov	r2, r4
 8012b1a:	462b      	mov	r3, r5
 8012b1c:	f7ed fbb6 	bl	800028c <__adddf3>
 8012b20:	4642      	mov	r2, r8
 8012b22:	4682      	mov	sl, r0
 8012b24:	468b      	mov	fp, r1
 8012b26:	464b      	mov	r3, r9
 8012b28:	4640      	mov	r0, r8
 8012b2a:	4649      	mov	r1, r9
 8012b2c:	f7ed fd64 	bl	80005f8 <__aeabi_dmul>
 8012b30:	4b6b      	ldr	r3, [pc, #428]	; (8012ce0 <__ieee754_pow+0x770>)
 8012b32:	2200      	movs	r2, #0
 8012b34:	4606      	mov	r6, r0
 8012b36:	460f      	mov	r7, r1
 8012b38:	f7ed fba8 	bl	800028c <__adddf3>
 8012b3c:	4652      	mov	r2, sl
 8012b3e:	465b      	mov	r3, fp
 8012b40:	f7ed fba4 	bl	800028c <__adddf3>
 8012b44:	2000      	movs	r0, #0
 8012b46:	4604      	mov	r4, r0
 8012b48:	460d      	mov	r5, r1
 8012b4a:	4602      	mov	r2, r0
 8012b4c:	460b      	mov	r3, r1
 8012b4e:	4640      	mov	r0, r8
 8012b50:	4649      	mov	r1, r9
 8012b52:	f7ed fd51 	bl	80005f8 <__aeabi_dmul>
 8012b56:	4b62      	ldr	r3, [pc, #392]	; (8012ce0 <__ieee754_pow+0x770>)
 8012b58:	4680      	mov	r8, r0
 8012b5a:	4689      	mov	r9, r1
 8012b5c:	2200      	movs	r2, #0
 8012b5e:	4620      	mov	r0, r4
 8012b60:	4629      	mov	r1, r5
 8012b62:	f7ed fb91 	bl	8000288 <__aeabi_dsub>
 8012b66:	4632      	mov	r2, r6
 8012b68:	463b      	mov	r3, r7
 8012b6a:	f7ed fb8d 	bl	8000288 <__aeabi_dsub>
 8012b6e:	4602      	mov	r2, r0
 8012b70:	460b      	mov	r3, r1
 8012b72:	4650      	mov	r0, sl
 8012b74:	4659      	mov	r1, fp
 8012b76:	f7ed fb87 	bl	8000288 <__aeabi_dsub>
 8012b7a:	ec53 2b18 	vmov	r2, r3, d8
 8012b7e:	f7ed fd3b 	bl	80005f8 <__aeabi_dmul>
 8012b82:	4622      	mov	r2, r4
 8012b84:	4606      	mov	r6, r0
 8012b86:	460f      	mov	r7, r1
 8012b88:	462b      	mov	r3, r5
 8012b8a:	ec51 0b19 	vmov	r0, r1, d9
 8012b8e:	f7ed fd33 	bl	80005f8 <__aeabi_dmul>
 8012b92:	4602      	mov	r2, r0
 8012b94:	460b      	mov	r3, r1
 8012b96:	4630      	mov	r0, r6
 8012b98:	4639      	mov	r1, r7
 8012b9a:	f7ed fb77 	bl	800028c <__adddf3>
 8012b9e:	4606      	mov	r6, r0
 8012ba0:	460f      	mov	r7, r1
 8012ba2:	4602      	mov	r2, r0
 8012ba4:	460b      	mov	r3, r1
 8012ba6:	4640      	mov	r0, r8
 8012ba8:	4649      	mov	r1, r9
 8012baa:	f7ed fb6f 	bl	800028c <__adddf3>
 8012bae:	a33e      	add	r3, pc, #248	; (adr r3, 8012ca8 <__ieee754_pow+0x738>)
 8012bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bb4:	2000      	movs	r0, #0
 8012bb6:	4604      	mov	r4, r0
 8012bb8:	460d      	mov	r5, r1
 8012bba:	f7ed fd1d 	bl	80005f8 <__aeabi_dmul>
 8012bbe:	4642      	mov	r2, r8
 8012bc0:	ec41 0b18 	vmov	d8, r0, r1
 8012bc4:	464b      	mov	r3, r9
 8012bc6:	4620      	mov	r0, r4
 8012bc8:	4629      	mov	r1, r5
 8012bca:	f7ed fb5d 	bl	8000288 <__aeabi_dsub>
 8012bce:	4602      	mov	r2, r0
 8012bd0:	460b      	mov	r3, r1
 8012bd2:	4630      	mov	r0, r6
 8012bd4:	4639      	mov	r1, r7
 8012bd6:	f7ed fb57 	bl	8000288 <__aeabi_dsub>
 8012bda:	a335      	add	r3, pc, #212	; (adr r3, 8012cb0 <__ieee754_pow+0x740>)
 8012bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012be0:	f7ed fd0a 	bl	80005f8 <__aeabi_dmul>
 8012be4:	a334      	add	r3, pc, #208	; (adr r3, 8012cb8 <__ieee754_pow+0x748>)
 8012be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bea:	4606      	mov	r6, r0
 8012bec:	460f      	mov	r7, r1
 8012bee:	4620      	mov	r0, r4
 8012bf0:	4629      	mov	r1, r5
 8012bf2:	f7ed fd01 	bl	80005f8 <__aeabi_dmul>
 8012bf6:	4602      	mov	r2, r0
 8012bf8:	460b      	mov	r3, r1
 8012bfa:	4630      	mov	r0, r6
 8012bfc:	4639      	mov	r1, r7
 8012bfe:	f7ed fb45 	bl	800028c <__adddf3>
 8012c02:	9a07      	ldr	r2, [sp, #28]
 8012c04:	4b37      	ldr	r3, [pc, #220]	; (8012ce4 <__ieee754_pow+0x774>)
 8012c06:	4413      	add	r3, r2
 8012c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c0c:	f7ed fb3e 	bl	800028c <__adddf3>
 8012c10:	4682      	mov	sl, r0
 8012c12:	9805      	ldr	r0, [sp, #20]
 8012c14:	468b      	mov	fp, r1
 8012c16:	f7ed fc85 	bl	8000524 <__aeabi_i2d>
 8012c1a:	9a07      	ldr	r2, [sp, #28]
 8012c1c:	4b32      	ldr	r3, [pc, #200]	; (8012ce8 <__ieee754_pow+0x778>)
 8012c1e:	4413      	add	r3, r2
 8012c20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c24:	4606      	mov	r6, r0
 8012c26:	460f      	mov	r7, r1
 8012c28:	4652      	mov	r2, sl
 8012c2a:	465b      	mov	r3, fp
 8012c2c:	ec51 0b18 	vmov	r0, r1, d8
 8012c30:	f7ed fb2c 	bl	800028c <__adddf3>
 8012c34:	4642      	mov	r2, r8
 8012c36:	464b      	mov	r3, r9
 8012c38:	f7ed fb28 	bl	800028c <__adddf3>
 8012c3c:	4632      	mov	r2, r6
 8012c3e:	463b      	mov	r3, r7
 8012c40:	f7ed fb24 	bl	800028c <__adddf3>
 8012c44:	2000      	movs	r0, #0
 8012c46:	4632      	mov	r2, r6
 8012c48:	463b      	mov	r3, r7
 8012c4a:	4604      	mov	r4, r0
 8012c4c:	460d      	mov	r5, r1
 8012c4e:	f7ed fb1b 	bl	8000288 <__aeabi_dsub>
 8012c52:	4642      	mov	r2, r8
 8012c54:	464b      	mov	r3, r9
 8012c56:	f7ed fb17 	bl	8000288 <__aeabi_dsub>
 8012c5a:	ec53 2b18 	vmov	r2, r3, d8
 8012c5e:	f7ed fb13 	bl	8000288 <__aeabi_dsub>
 8012c62:	4602      	mov	r2, r0
 8012c64:	460b      	mov	r3, r1
 8012c66:	4650      	mov	r0, sl
 8012c68:	4659      	mov	r1, fp
 8012c6a:	e610      	b.n	801288e <__ieee754_pow+0x31e>
 8012c6c:	2401      	movs	r4, #1
 8012c6e:	e6a1      	b.n	80129b4 <__ieee754_pow+0x444>
 8012c70:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012cc0 <__ieee754_pow+0x750>
 8012c74:	e617      	b.n	80128a6 <__ieee754_pow+0x336>
 8012c76:	bf00      	nop
 8012c78:	4a454eef 	.word	0x4a454eef
 8012c7c:	3fca7e28 	.word	0x3fca7e28
 8012c80:	93c9db65 	.word	0x93c9db65
 8012c84:	3fcd864a 	.word	0x3fcd864a
 8012c88:	a91d4101 	.word	0xa91d4101
 8012c8c:	3fd17460 	.word	0x3fd17460
 8012c90:	518f264d 	.word	0x518f264d
 8012c94:	3fd55555 	.word	0x3fd55555
 8012c98:	db6fabff 	.word	0xdb6fabff
 8012c9c:	3fdb6db6 	.word	0x3fdb6db6
 8012ca0:	33333303 	.word	0x33333303
 8012ca4:	3fe33333 	.word	0x3fe33333
 8012ca8:	e0000000 	.word	0xe0000000
 8012cac:	3feec709 	.word	0x3feec709
 8012cb0:	dc3a03fd 	.word	0xdc3a03fd
 8012cb4:	3feec709 	.word	0x3feec709
 8012cb8:	145b01f5 	.word	0x145b01f5
 8012cbc:	be3e2fe0 	.word	0xbe3e2fe0
 8012cc0:	00000000 	.word	0x00000000
 8012cc4:	3ff00000 	.word	0x3ff00000
 8012cc8:	7ff00000 	.word	0x7ff00000
 8012ccc:	43400000 	.word	0x43400000
 8012cd0:	0003988e 	.word	0x0003988e
 8012cd4:	000bb679 	.word	0x000bb679
 8012cd8:	08013ea0 	.word	0x08013ea0
 8012cdc:	3ff00000 	.word	0x3ff00000
 8012ce0:	40080000 	.word	0x40080000
 8012ce4:	08013ec0 	.word	0x08013ec0
 8012ce8:	08013eb0 	.word	0x08013eb0
 8012cec:	a3b5      	add	r3, pc, #724	; (adr r3, 8012fc4 <__ieee754_pow+0xa54>)
 8012cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cf2:	4640      	mov	r0, r8
 8012cf4:	4649      	mov	r1, r9
 8012cf6:	f7ed fac9 	bl	800028c <__adddf3>
 8012cfa:	4622      	mov	r2, r4
 8012cfc:	ec41 0b1a 	vmov	d10, r0, r1
 8012d00:	462b      	mov	r3, r5
 8012d02:	4630      	mov	r0, r6
 8012d04:	4639      	mov	r1, r7
 8012d06:	f7ed fabf 	bl	8000288 <__aeabi_dsub>
 8012d0a:	4602      	mov	r2, r0
 8012d0c:	460b      	mov	r3, r1
 8012d0e:	ec51 0b1a 	vmov	r0, r1, d10
 8012d12:	f7ed ff01 	bl	8000b18 <__aeabi_dcmpgt>
 8012d16:	2800      	cmp	r0, #0
 8012d18:	f47f ae04 	bne.w	8012924 <__ieee754_pow+0x3b4>
 8012d1c:	4aa4      	ldr	r2, [pc, #656]	; (8012fb0 <__ieee754_pow+0xa40>)
 8012d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012d22:	4293      	cmp	r3, r2
 8012d24:	f340 8108 	ble.w	8012f38 <__ieee754_pow+0x9c8>
 8012d28:	151b      	asrs	r3, r3, #20
 8012d2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012d2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012d32:	fa4a f303 	asr.w	r3, sl, r3
 8012d36:	445b      	add	r3, fp
 8012d38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012d3c:	4e9d      	ldr	r6, [pc, #628]	; (8012fb4 <__ieee754_pow+0xa44>)
 8012d3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012d42:	4116      	asrs	r6, r2
 8012d44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012d48:	2000      	movs	r0, #0
 8012d4a:	ea23 0106 	bic.w	r1, r3, r6
 8012d4e:	f1c2 0214 	rsb	r2, r2, #20
 8012d52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012d56:	fa4a fa02 	asr.w	sl, sl, r2
 8012d5a:	f1bb 0f00 	cmp.w	fp, #0
 8012d5e:	4602      	mov	r2, r0
 8012d60:	460b      	mov	r3, r1
 8012d62:	4620      	mov	r0, r4
 8012d64:	4629      	mov	r1, r5
 8012d66:	bfb8      	it	lt
 8012d68:	f1ca 0a00 	rsblt	sl, sl, #0
 8012d6c:	f7ed fa8c 	bl	8000288 <__aeabi_dsub>
 8012d70:	ec41 0b19 	vmov	d9, r0, r1
 8012d74:	4642      	mov	r2, r8
 8012d76:	464b      	mov	r3, r9
 8012d78:	ec51 0b19 	vmov	r0, r1, d9
 8012d7c:	f7ed fa86 	bl	800028c <__adddf3>
 8012d80:	a37b      	add	r3, pc, #492	; (adr r3, 8012f70 <__ieee754_pow+0xa00>)
 8012d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d86:	2000      	movs	r0, #0
 8012d88:	4604      	mov	r4, r0
 8012d8a:	460d      	mov	r5, r1
 8012d8c:	f7ed fc34 	bl	80005f8 <__aeabi_dmul>
 8012d90:	ec53 2b19 	vmov	r2, r3, d9
 8012d94:	4606      	mov	r6, r0
 8012d96:	460f      	mov	r7, r1
 8012d98:	4620      	mov	r0, r4
 8012d9a:	4629      	mov	r1, r5
 8012d9c:	f7ed fa74 	bl	8000288 <__aeabi_dsub>
 8012da0:	4602      	mov	r2, r0
 8012da2:	460b      	mov	r3, r1
 8012da4:	4640      	mov	r0, r8
 8012da6:	4649      	mov	r1, r9
 8012da8:	f7ed fa6e 	bl	8000288 <__aeabi_dsub>
 8012dac:	a372      	add	r3, pc, #456	; (adr r3, 8012f78 <__ieee754_pow+0xa08>)
 8012dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012db2:	f7ed fc21 	bl	80005f8 <__aeabi_dmul>
 8012db6:	a372      	add	r3, pc, #456	; (adr r3, 8012f80 <__ieee754_pow+0xa10>)
 8012db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dbc:	4680      	mov	r8, r0
 8012dbe:	4689      	mov	r9, r1
 8012dc0:	4620      	mov	r0, r4
 8012dc2:	4629      	mov	r1, r5
 8012dc4:	f7ed fc18 	bl	80005f8 <__aeabi_dmul>
 8012dc8:	4602      	mov	r2, r0
 8012dca:	460b      	mov	r3, r1
 8012dcc:	4640      	mov	r0, r8
 8012dce:	4649      	mov	r1, r9
 8012dd0:	f7ed fa5c 	bl	800028c <__adddf3>
 8012dd4:	4604      	mov	r4, r0
 8012dd6:	460d      	mov	r5, r1
 8012dd8:	4602      	mov	r2, r0
 8012dda:	460b      	mov	r3, r1
 8012ddc:	4630      	mov	r0, r6
 8012dde:	4639      	mov	r1, r7
 8012de0:	f7ed fa54 	bl	800028c <__adddf3>
 8012de4:	4632      	mov	r2, r6
 8012de6:	463b      	mov	r3, r7
 8012de8:	4680      	mov	r8, r0
 8012dea:	4689      	mov	r9, r1
 8012dec:	f7ed fa4c 	bl	8000288 <__aeabi_dsub>
 8012df0:	4602      	mov	r2, r0
 8012df2:	460b      	mov	r3, r1
 8012df4:	4620      	mov	r0, r4
 8012df6:	4629      	mov	r1, r5
 8012df8:	f7ed fa46 	bl	8000288 <__aeabi_dsub>
 8012dfc:	4642      	mov	r2, r8
 8012dfe:	4606      	mov	r6, r0
 8012e00:	460f      	mov	r7, r1
 8012e02:	464b      	mov	r3, r9
 8012e04:	4640      	mov	r0, r8
 8012e06:	4649      	mov	r1, r9
 8012e08:	f7ed fbf6 	bl	80005f8 <__aeabi_dmul>
 8012e0c:	a35e      	add	r3, pc, #376	; (adr r3, 8012f88 <__ieee754_pow+0xa18>)
 8012e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e12:	4604      	mov	r4, r0
 8012e14:	460d      	mov	r5, r1
 8012e16:	f7ed fbef 	bl	80005f8 <__aeabi_dmul>
 8012e1a:	a35d      	add	r3, pc, #372	; (adr r3, 8012f90 <__ieee754_pow+0xa20>)
 8012e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e20:	f7ed fa32 	bl	8000288 <__aeabi_dsub>
 8012e24:	4622      	mov	r2, r4
 8012e26:	462b      	mov	r3, r5
 8012e28:	f7ed fbe6 	bl	80005f8 <__aeabi_dmul>
 8012e2c:	a35a      	add	r3, pc, #360	; (adr r3, 8012f98 <__ieee754_pow+0xa28>)
 8012e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e32:	f7ed fa2b 	bl	800028c <__adddf3>
 8012e36:	4622      	mov	r2, r4
 8012e38:	462b      	mov	r3, r5
 8012e3a:	f7ed fbdd 	bl	80005f8 <__aeabi_dmul>
 8012e3e:	a358      	add	r3, pc, #352	; (adr r3, 8012fa0 <__ieee754_pow+0xa30>)
 8012e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e44:	f7ed fa20 	bl	8000288 <__aeabi_dsub>
 8012e48:	4622      	mov	r2, r4
 8012e4a:	462b      	mov	r3, r5
 8012e4c:	f7ed fbd4 	bl	80005f8 <__aeabi_dmul>
 8012e50:	a355      	add	r3, pc, #340	; (adr r3, 8012fa8 <__ieee754_pow+0xa38>)
 8012e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e56:	f7ed fa19 	bl	800028c <__adddf3>
 8012e5a:	4622      	mov	r2, r4
 8012e5c:	462b      	mov	r3, r5
 8012e5e:	f7ed fbcb 	bl	80005f8 <__aeabi_dmul>
 8012e62:	4602      	mov	r2, r0
 8012e64:	460b      	mov	r3, r1
 8012e66:	4640      	mov	r0, r8
 8012e68:	4649      	mov	r1, r9
 8012e6a:	f7ed fa0d 	bl	8000288 <__aeabi_dsub>
 8012e6e:	4604      	mov	r4, r0
 8012e70:	460d      	mov	r5, r1
 8012e72:	4602      	mov	r2, r0
 8012e74:	460b      	mov	r3, r1
 8012e76:	4640      	mov	r0, r8
 8012e78:	4649      	mov	r1, r9
 8012e7a:	f7ed fbbd 	bl	80005f8 <__aeabi_dmul>
 8012e7e:	2200      	movs	r2, #0
 8012e80:	ec41 0b19 	vmov	d9, r0, r1
 8012e84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012e88:	4620      	mov	r0, r4
 8012e8a:	4629      	mov	r1, r5
 8012e8c:	f7ed f9fc 	bl	8000288 <__aeabi_dsub>
 8012e90:	4602      	mov	r2, r0
 8012e92:	460b      	mov	r3, r1
 8012e94:	ec51 0b19 	vmov	r0, r1, d9
 8012e98:	f7ed fcd8 	bl	800084c <__aeabi_ddiv>
 8012e9c:	4632      	mov	r2, r6
 8012e9e:	4604      	mov	r4, r0
 8012ea0:	460d      	mov	r5, r1
 8012ea2:	463b      	mov	r3, r7
 8012ea4:	4640      	mov	r0, r8
 8012ea6:	4649      	mov	r1, r9
 8012ea8:	f7ed fba6 	bl	80005f8 <__aeabi_dmul>
 8012eac:	4632      	mov	r2, r6
 8012eae:	463b      	mov	r3, r7
 8012eb0:	f7ed f9ec 	bl	800028c <__adddf3>
 8012eb4:	4602      	mov	r2, r0
 8012eb6:	460b      	mov	r3, r1
 8012eb8:	4620      	mov	r0, r4
 8012eba:	4629      	mov	r1, r5
 8012ebc:	f7ed f9e4 	bl	8000288 <__aeabi_dsub>
 8012ec0:	4642      	mov	r2, r8
 8012ec2:	464b      	mov	r3, r9
 8012ec4:	f7ed f9e0 	bl	8000288 <__aeabi_dsub>
 8012ec8:	460b      	mov	r3, r1
 8012eca:	4602      	mov	r2, r0
 8012ecc:	493a      	ldr	r1, [pc, #232]	; (8012fb8 <__ieee754_pow+0xa48>)
 8012ece:	2000      	movs	r0, #0
 8012ed0:	f7ed f9da 	bl	8000288 <__aeabi_dsub>
 8012ed4:	ec41 0b10 	vmov	d0, r0, r1
 8012ed8:	ee10 3a90 	vmov	r3, s1
 8012edc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012ee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012ee4:	da2b      	bge.n	8012f3e <__ieee754_pow+0x9ce>
 8012ee6:	4650      	mov	r0, sl
 8012ee8:	f000 f966 	bl	80131b8 <scalbn>
 8012eec:	ec51 0b10 	vmov	r0, r1, d0
 8012ef0:	ec53 2b18 	vmov	r2, r3, d8
 8012ef4:	f7ff bbed 	b.w	80126d2 <__ieee754_pow+0x162>
 8012ef8:	4b30      	ldr	r3, [pc, #192]	; (8012fbc <__ieee754_pow+0xa4c>)
 8012efa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012efe:	429e      	cmp	r6, r3
 8012f00:	f77f af0c 	ble.w	8012d1c <__ieee754_pow+0x7ac>
 8012f04:	4b2e      	ldr	r3, [pc, #184]	; (8012fc0 <__ieee754_pow+0xa50>)
 8012f06:	440b      	add	r3, r1
 8012f08:	4303      	orrs	r3, r0
 8012f0a:	d009      	beq.n	8012f20 <__ieee754_pow+0x9b0>
 8012f0c:	ec51 0b18 	vmov	r0, r1, d8
 8012f10:	2200      	movs	r2, #0
 8012f12:	2300      	movs	r3, #0
 8012f14:	f7ed fde2 	bl	8000adc <__aeabi_dcmplt>
 8012f18:	3800      	subs	r0, #0
 8012f1a:	bf18      	it	ne
 8012f1c:	2001      	movne	r0, #1
 8012f1e:	e447      	b.n	80127b0 <__ieee754_pow+0x240>
 8012f20:	4622      	mov	r2, r4
 8012f22:	462b      	mov	r3, r5
 8012f24:	f7ed f9b0 	bl	8000288 <__aeabi_dsub>
 8012f28:	4642      	mov	r2, r8
 8012f2a:	464b      	mov	r3, r9
 8012f2c:	f7ed fdea 	bl	8000b04 <__aeabi_dcmpge>
 8012f30:	2800      	cmp	r0, #0
 8012f32:	f43f aef3 	beq.w	8012d1c <__ieee754_pow+0x7ac>
 8012f36:	e7e9      	b.n	8012f0c <__ieee754_pow+0x99c>
 8012f38:	f04f 0a00 	mov.w	sl, #0
 8012f3c:	e71a      	b.n	8012d74 <__ieee754_pow+0x804>
 8012f3e:	ec51 0b10 	vmov	r0, r1, d0
 8012f42:	4619      	mov	r1, r3
 8012f44:	e7d4      	b.n	8012ef0 <__ieee754_pow+0x980>
 8012f46:	491c      	ldr	r1, [pc, #112]	; (8012fb8 <__ieee754_pow+0xa48>)
 8012f48:	2000      	movs	r0, #0
 8012f4a:	f7ff bb30 	b.w	80125ae <__ieee754_pow+0x3e>
 8012f4e:	2000      	movs	r0, #0
 8012f50:	2100      	movs	r1, #0
 8012f52:	f7ff bb2c 	b.w	80125ae <__ieee754_pow+0x3e>
 8012f56:	4630      	mov	r0, r6
 8012f58:	4639      	mov	r1, r7
 8012f5a:	f7ff bb28 	b.w	80125ae <__ieee754_pow+0x3e>
 8012f5e:	9204      	str	r2, [sp, #16]
 8012f60:	f7ff bb7a 	b.w	8012658 <__ieee754_pow+0xe8>
 8012f64:	2300      	movs	r3, #0
 8012f66:	f7ff bb64 	b.w	8012632 <__ieee754_pow+0xc2>
 8012f6a:	bf00      	nop
 8012f6c:	f3af 8000 	nop.w
 8012f70:	00000000 	.word	0x00000000
 8012f74:	3fe62e43 	.word	0x3fe62e43
 8012f78:	fefa39ef 	.word	0xfefa39ef
 8012f7c:	3fe62e42 	.word	0x3fe62e42
 8012f80:	0ca86c39 	.word	0x0ca86c39
 8012f84:	be205c61 	.word	0xbe205c61
 8012f88:	72bea4d0 	.word	0x72bea4d0
 8012f8c:	3e663769 	.word	0x3e663769
 8012f90:	c5d26bf1 	.word	0xc5d26bf1
 8012f94:	3ebbbd41 	.word	0x3ebbbd41
 8012f98:	af25de2c 	.word	0xaf25de2c
 8012f9c:	3f11566a 	.word	0x3f11566a
 8012fa0:	16bebd93 	.word	0x16bebd93
 8012fa4:	3f66c16c 	.word	0x3f66c16c
 8012fa8:	5555553e 	.word	0x5555553e
 8012fac:	3fc55555 	.word	0x3fc55555
 8012fb0:	3fe00000 	.word	0x3fe00000
 8012fb4:	000fffff 	.word	0x000fffff
 8012fb8:	3ff00000 	.word	0x3ff00000
 8012fbc:	4090cbff 	.word	0x4090cbff
 8012fc0:	3f6f3400 	.word	0x3f6f3400
 8012fc4:	652b82fe 	.word	0x652b82fe
 8012fc8:	3c971547 	.word	0x3c971547

08012fcc <__ieee754_sqrt>:
 8012fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fd0:	ec55 4b10 	vmov	r4, r5, d0
 8012fd4:	4e55      	ldr	r6, [pc, #340]	; (801312c <__ieee754_sqrt+0x160>)
 8012fd6:	43ae      	bics	r6, r5
 8012fd8:	ee10 0a10 	vmov	r0, s0
 8012fdc:	ee10 3a10 	vmov	r3, s0
 8012fe0:	462a      	mov	r2, r5
 8012fe2:	4629      	mov	r1, r5
 8012fe4:	d110      	bne.n	8013008 <__ieee754_sqrt+0x3c>
 8012fe6:	ee10 2a10 	vmov	r2, s0
 8012fea:	462b      	mov	r3, r5
 8012fec:	f7ed fb04 	bl	80005f8 <__aeabi_dmul>
 8012ff0:	4602      	mov	r2, r0
 8012ff2:	460b      	mov	r3, r1
 8012ff4:	4620      	mov	r0, r4
 8012ff6:	4629      	mov	r1, r5
 8012ff8:	f7ed f948 	bl	800028c <__adddf3>
 8012ffc:	4604      	mov	r4, r0
 8012ffe:	460d      	mov	r5, r1
 8013000:	ec45 4b10 	vmov	d0, r4, r5
 8013004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013008:	2d00      	cmp	r5, #0
 801300a:	dc10      	bgt.n	801302e <__ieee754_sqrt+0x62>
 801300c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013010:	4330      	orrs	r0, r6
 8013012:	d0f5      	beq.n	8013000 <__ieee754_sqrt+0x34>
 8013014:	b15d      	cbz	r5, 801302e <__ieee754_sqrt+0x62>
 8013016:	ee10 2a10 	vmov	r2, s0
 801301a:	462b      	mov	r3, r5
 801301c:	ee10 0a10 	vmov	r0, s0
 8013020:	f7ed f932 	bl	8000288 <__aeabi_dsub>
 8013024:	4602      	mov	r2, r0
 8013026:	460b      	mov	r3, r1
 8013028:	f7ed fc10 	bl	800084c <__aeabi_ddiv>
 801302c:	e7e6      	b.n	8012ffc <__ieee754_sqrt+0x30>
 801302e:	1512      	asrs	r2, r2, #20
 8013030:	d074      	beq.n	801311c <__ieee754_sqrt+0x150>
 8013032:	07d4      	lsls	r4, r2, #31
 8013034:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013038:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801303c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013040:	bf5e      	ittt	pl
 8013042:	0fda      	lsrpl	r2, r3, #31
 8013044:	005b      	lslpl	r3, r3, #1
 8013046:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801304a:	2400      	movs	r4, #0
 801304c:	0fda      	lsrs	r2, r3, #31
 801304e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8013052:	107f      	asrs	r7, r7, #1
 8013054:	005b      	lsls	r3, r3, #1
 8013056:	2516      	movs	r5, #22
 8013058:	4620      	mov	r0, r4
 801305a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801305e:	1886      	adds	r6, r0, r2
 8013060:	428e      	cmp	r6, r1
 8013062:	bfde      	ittt	le
 8013064:	1b89      	suble	r1, r1, r6
 8013066:	18b0      	addle	r0, r6, r2
 8013068:	18a4      	addle	r4, r4, r2
 801306a:	0049      	lsls	r1, r1, #1
 801306c:	3d01      	subs	r5, #1
 801306e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8013072:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013076:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801307a:	d1f0      	bne.n	801305e <__ieee754_sqrt+0x92>
 801307c:	462a      	mov	r2, r5
 801307e:	f04f 0e20 	mov.w	lr, #32
 8013082:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013086:	4281      	cmp	r1, r0
 8013088:	eb06 0c05 	add.w	ip, r6, r5
 801308c:	dc02      	bgt.n	8013094 <__ieee754_sqrt+0xc8>
 801308e:	d113      	bne.n	80130b8 <__ieee754_sqrt+0xec>
 8013090:	459c      	cmp	ip, r3
 8013092:	d811      	bhi.n	80130b8 <__ieee754_sqrt+0xec>
 8013094:	f1bc 0f00 	cmp.w	ip, #0
 8013098:	eb0c 0506 	add.w	r5, ip, r6
 801309c:	da43      	bge.n	8013126 <__ieee754_sqrt+0x15a>
 801309e:	2d00      	cmp	r5, #0
 80130a0:	db41      	blt.n	8013126 <__ieee754_sqrt+0x15a>
 80130a2:	f100 0801 	add.w	r8, r0, #1
 80130a6:	1a09      	subs	r1, r1, r0
 80130a8:	459c      	cmp	ip, r3
 80130aa:	bf88      	it	hi
 80130ac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80130b0:	eba3 030c 	sub.w	r3, r3, ip
 80130b4:	4432      	add	r2, r6
 80130b6:	4640      	mov	r0, r8
 80130b8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80130bc:	f1be 0e01 	subs.w	lr, lr, #1
 80130c0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80130c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80130c8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80130cc:	d1db      	bne.n	8013086 <__ieee754_sqrt+0xba>
 80130ce:	430b      	orrs	r3, r1
 80130d0:	d006      	beq.n	80130e0 <__ieee754_sqrt+0x114>
 80130d2:	1c50      	adds	r0, r2, #1
 80130d4:	bf13      	iteet	ne
 80130d6:	3201      	addne	r2, #1
 80130d8:	3401      	addeq	r4, #1
 80130da:	4672      	moveq	r2, lr
 80130dc:	f022 0201 	bicne.w	r2, r2, #1
 80130e0:	1063      	asrs	r3, r4, #1
 80130e2:	0852      	lsrs	r2, r2, #1
 80130e4:	07e1      	lsls	r1, r4, #31
 80130e6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80130ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80130ee:	bf48      	it	mi
 80130f0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80130f4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80130f8:	4614      	mov	r4, r2
 80130fa:	e781      	b.n	8013000 <__ieee754_sqrt+0x34>
 80130fc:	0ad9      	lsrs	r1, r3, #11
 80130fe:	3815      	subs	r0, #21
 8013100:	055b      	lsls	r3, r3, #21
 8013102:	2900      	cmp	r1, #0
 8013104:	d0fa      	beq.n	80130fc <__ieee754_sqrt+0x130>
 8013106:	02cd      	lsls	r5, r1, #11
 8013108:	d50a      	bpl.n	8013120 <__ieee754_sqrt+0x154>
 801310a:	f1c2 0420 	rsb	r4, r2, #32
 801310e:	fa23 f404 	lsr.w	r4, r3, r4
 8013112:	1e55      	subs	r5, r2, #1
 8013114:	4093      	lsls	r3, r2
 8013116:	4321      	orrs	r1, r4
 8013118:	1b42      	subs	r2, r0, r5
 801311a:	e78a      	b.n	8013032 <__ieee754_sqrt+0x66>
 801311c:	4610      	mov	r0, r2
 801311e:	e7f0      	b.n	8013102 <__ieee754_sqrt+0x136>
 8013120:	0049      	lsls	r1, r1, #1
 8013122:	3201      	adds	r2, #1
 8013124:	e7ef      	b.n	8013106 <__ieee754_sqrt+0x13a>
 8013126:	4680      	mov	r8, r0
 8013128:	e7bd      	b.n	80130a6 <__ieee754_sqrt+0xda>
 801312a:	bf00      	nop
 801312c:	7ff00000 	.word	0x7ff00000

08013130 <with_errno>:
 8013130:	b570      	push	{r4, r5, r6, lr}
 8013132:	4604      	mov	r4, r0
 8013134:	460d      	mov	r5, r1
 8013136:	4616      	mov	r6, r2
 8013138:	f7fa fd0a 	bl	800db50 <__errno>
 801313c:	4629      	mov	r1, r5
 801313e:	6006      	str	r6, [r0, #0]
 8013140:	4620      	mov	r0, r4
 8013142:	bd70      	pop	{r4, r5, r6, pc}

08013144 <xflow>:
 8013144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013146:	4614      	mov	r4, r2
 8013148:	461d      	mov	r5, r3
 801314a:	b108      	cbz	r0, 8013150 <xflow+0xc>
 801314c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013150:	e9cd 2300 	strd	r2, r3, [sp]
 8013154:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013158:	4620      	mov	r0, r4
 801315a:	4629      	mov	r1, r5
 801315c:	f7ed fa4c 	bl	80005f8 <__aeabi_dmul>
 8013160:	2222      	movs	r2, #34	; 0x22
 8013162:	b003      	add	sp, #12
 8013164:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013168:	f7ff bfe2 	b.w	8013130 <with_errno>

0801316c <__math_uflow>:
 801316c:	b508      	push	{r3, lr}
 801316e:	2200      	movs	r2, #0
 8013170:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013174:	f7ff ffe6 	bl	8013144 <xflow>
 8013178:	ec41 0b10 	vmov	d0, r0, r1
 801317c:	bd08      	pop	{r3, pc}

0801317e <__math_oflow>:
 801317e:	b508      	push	{r3, lr}
 8013180:	2200      	movs	r2, #0
 8013182:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8013186:	f7ff ffdd 	bl	8013144 <xflow>
 801318a:	ec41 0b10 	vmov	d0, r0, r1
 801318e:	bd08      	pop	{r3, pc}

08013190 <fabs>:
 8013190:	ec51 0b10 	vmov	r0, r1, d0
 8013194:	ee10 2a10 	vmov	r2, s0
 8013198:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801319c:	ec43 2b10 	vmov	d0, r2, r3
 80131a0:	4770      	bx	lr

080131a2 <finite>:
 80131a2:	b082      	sub	sp, #8
 80131a4:	ed8d 0b00 	vstr	d0, [sp]
 80131a8:	9801      	ldr	r0, [sp, #4]
 80131aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80131ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80131b2:	0fc0      	lsrs	r0, r0, #31
 80131b4:	b002      	add	sp, #8
 80131b6:	4770      	bx	lr

080131b8 <scalbn>:
 80131b8:	b570      	push	{r4, r5, r6, lr}
 80131ba:	ec55 4b10 	vmov	r4, r5, d0
 80131be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80131c2:	4606      	mov	r6, r0
 80131c4:	462b      	mov	r3, r5
 80131c6:	b99a      	cbnz	r2, 80131f0 <scalbn+0x38>
 80131c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80131cc:	4323      	orrs	r3, r4
 80131ce:	d036      	beq.n	801323e <scalbn+0x86>
 80131d0:	4b39      	ldr	r3, [pc, #228]	; (80132b8 <scalbn+0x100>)
 80131d2:	4629      	mov	r1, r5
 80131d4:	ee10 0a10 	vmov	r0, s0
 80131d8:	2200      	movs	r2, #0
 80131da:	f7ed fa0d 	bl	80005f8 <__aeabi_dmul>
 80131de:	4b37      	ldr	r3, [pc, #220]	; (80132bc <scalbn+0x104>)
 80131e0:	429e      	cmp	r6, r3
 80131e2:	4604      	mov	r4, r0
 80131e4:	460d      	mov	r5, r1
 80131e6:	da10      	bge.n	801320a <scalbn+0x52>
 80131e8:	a32b      	add	r3, pc, #172	; (adr r3, 8013298 <scalbn+0xe0>)
 80131ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ee:	e03a      	b.n	8013266 <scalbn+0xae>
 80131f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80131f4:	428a      	cmp	r2, r1
 80131f6:	d10c      	bne.n	8013212 <scalbn+0x5a>
 80131f8:	ee10 2a10 	vmov	r2, s0
 80131fc:	4620      	mov	r0, r4
 80131fe:	4629      	mov	r1, r5
 8013200:	f7ed f844 	bl	800028c <__adddf3>
 8013204:	4604      	mov	r4, r0
 8013206:	460d      	mov	r5, r1
 8013208:	e019      	b.n	801323e <scalbn+0x86>
 801320a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801320e:	460b      	mov	r3, r1
 8013210:	3a36      	subs	r2, #54	; 0x36
 8013212:	4432      	add	r2, r6
 8013214:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013218:	428a      	cmp	r2, r1
 801321a:	dd08      	ble.n	801322e <scalbn+0x76>
 801321c:	2d00      	cmp	r5, #0
 801321e:	a120      	add	r1, pc, #128	; (adr r1, 80132a0 <scalbn+0xe8>)
 8013220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013224:	da1c      	bge.n	8013260 <scalbn+0xa8>
 8013226:	a120      	add	r1, pc, #128	; (adr r1, 80132a8 <scalbn+0xf0>)
 8013228:	e9d1 0100 	ldrd	r0, r1, [r1]
 801322c:	e018      	b.n	8013260 <scalbn+0xa8>
 801322e:	2a00      	cmp	r2, #0
 8013230:	dd08      	ble.n	8013244 <scalbn+0x8c>
 8013232:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013236:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801323a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801323e:	ec45 4b10 	vmov	d0, r4, r5
 8013242:	bd70      	pop	{r4, r5, r6, pc}
 8013244:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013248:	da19      	bge.n	801327e <scalbn+0xc6>
 801324a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801324e:	429e      	cmp	r6, r3
 8013250:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013254:	dd0a      	ble.n	801326c <scalbn+0xb4>
 8013256:	a112      	add	r1, pc, #72	; (adr r1, 80132a0 <scalbn+0xe8>)
 8013258:	e9d1 0100 	ldrd	r0, r1, [r1]
 801325c:	2b00      	cmp	r3, #0
 801325e:	d1e2      	bne.n	8013226 <scalbn+0x6e>
 8013260:	a30f      	add	r3, pc, #60	; (adr r3, 80132a0 <scalbn+0xe8>)
 8013262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013266:	f7ed f9c7 	bl	80005f8 <__aeabi_dmul>
 801326a:	e7cb      	b.n	8013204 <scalbn+0x4c>
 801326c:	a10a      	add	r1, pc, #40	; (adr r1, 8013298 <scalbn+0xe0>)
 801326e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d0b8      	beq.n	80131e8 <scalbn+0x30>
 8013276:	a10e      	add	r1, pc, #56	; (adr r1, 80132b0 <scalbn+0xf8>)
 8013278:	e9d1 0100 	ldrd	r0, r1, [r1]
 801327c:	e7b4      	b.n	80131e8 <scalbn+0x30>
 801327e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013282:	3236      	adds	r2, #54	; 0x36
 8013284:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013288:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801328c:	4620      	mov	r0, r4
 801328e:	4b0c      	ldr	r3, [pc, #48]	; (80132c0 <scalbn+0x108>)
 8013290:	2200      	movs	r2, #0
 8013292:	e7e8      	b.n	8013266 <scalbn+0xae>
 8013294:	f3af 8000 	nop.w
 8013298:	c2f8f359 	.word	0xc2f8f359
 801329c:	01a56e1f 	.word	0x01a56e1f
 80132a0:	8800759c 	.word	0x8800759c
 80132a4:	7e37e43c 	.word	0x7e37e43c
 80132a8:	8800759c 	.word	0x8800759c
 80132ac:	fe37e43c 	.word	0xfe37e43c
 80132b0:	c2f8f359 	.word	0xc2f8f359
 80132b4:	81a56e1f 	.word	0x81a56e1f
 80132b8:	43500000 	.word	0x43500000
 80132bc:	ffff3cb0 	.word	0xffff3cb0
 80132c0:	3c900000 	.word	0x3c900000

080132c4 <_init>:
 80132c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132c6:	bf00      	nop
 80132c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132ca:	bc08      	pop	{r3}
 80132cc:	469e      	mov	lr, r3
 80132ce:	4770      	bx	lr

080132d0 <_fini>:
 80132d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132d2:	bf00      	nop
 80132d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132d6:	bc08      	pop	{r3}
 80132d8:	469e      	mov	lr, r3
 80132da:	4770      	bx	lr
