# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 3.10.0-327.28.3.el7.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
<<<<<<< HEAD
=======
vlib work
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_register
# -- Compiling architecture BV of MEM_register
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/IF_Register2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_Register2
# -- Compiling architecture veeandbee of IF_Register2
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(16): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(28): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(32): near ")": expecting FUNCTION or PROCEDURE or IMPURE or PURE
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(32): near ")": expecting FUNCTION or PROCEDURE or IMPURE or PURE
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture BV of pipeline
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(34): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(46): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(231): (vcom-1294) Declaration with designator "s33" already exists in this region.
# ** =====> Prior declaration of "s33" is at /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(230).
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(252): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture BV of pipeline
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(231): (vcom-1294) Declaration with designator "s33" already exists in this region.
# ** =====> Prior declaration of "s33" is at /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(230).
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(252): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(38): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(50): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(90): near "/": syntax error
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(94): near "/": syntax error
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(113): (vcom-1136) Unknown identifier "IF_i_instr".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(115): (vcom-1136) Unknown identifier "IF_o_instr".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(134): Illegal target for signal assignment.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(134): (vcom-1136) Unknown identifier "IF_i_instr".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(137): Illegal target for signal assignment.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(137): (vcom-1136) Unknown identifier "IF_i_instr".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(144): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(145): (vcom-1136) Unknown identifier "ID_o_PSplus4".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(161): Illegal target for signal assignment.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(161): (vcom-1136) Unknown identifier "s_RST".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(174): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(161): Illegal target for signal assignment.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(161): (vcom-1136) Unknown identifier "s_RST".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(174): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/EX_register.vhd(18): near ")": expecting FUNCTION or PROCEDURE or IMPURE or PURE
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(111): Cannot drive signal 'i_Data2Reg' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(112): Cannot drive signal 'i_MemWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(113): Cannot drive signal 'i_ALUSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(114): Cannot drive signal 'i_RegWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(115): Cannot drive signal 'i_Link' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(116): Cannot drive signal 'i_ShiftSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(117): Cannot drive signal 'i_numorzero' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(118): Cannot drive signal 'i_shiftLog' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(119): Cannot drive signal 'i_shiftDir' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(120): Cannot drive signal 'i_LSSize' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(122): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(111): Cannot drive signal 'i_Data2Reg' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(112): Cannot drive signal 'i_MemWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(113): Cannot drive signal 'i_ALUSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(114): Cannot drive signal 'i_RegWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(115): Cannot drive signal 'i_Link' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(116): Cannot drive signal 'i_ShiftSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(117): Cannot drive signal 'i_numorzero' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(118): Cannot drive signal 'i_shiftLog' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(119): Cannot drive signal 'i_shiftDir' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(120): Cannot drive signal 'i_LSSize' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(122): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture BV of pipeline
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(249): (vcom-1294) Declaration with designator "s33" already exists in this region.
# ** =====> Prior declaration of "s33" is at /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(248).
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(270): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture BV of pipeline
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(249): (vcom-1294) Declaration with designator "s33" already exists in this region.
# ** =====> Prior declaration of "s33" is at /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(248).
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(270): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(85): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(111): Cannot drive signal 'i_Data2Reg' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(112): Cannot drive signal 'i_MemWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(113): Cannot drive signal 'i_ALUSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(114): Cannot drive signal 'i_RegWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(114): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(115): Cannot drive signal 'i_Link' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(116): Cannot drive signal 'i_ShiftSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(117): Cannot drive signal 'i_numorzero' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(118): Cannot drive signal 'i_shiftLog' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(119): Cannot drive signal 'i_shiftDir' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(120): Cannot drive signal 'i_LSSize' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(122): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(111): Cannot drive signal 'i_Data2Reg' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(112): Cannot drive signal 'i_MemWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(113): Cannot drive signal 'i_ALUSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(114): Cannot drive signal 'i_RegWrite' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(115): Cannot drive signal 'i_Link' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(116): Cannot drive signal 'i_ShiftSrc' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(117): Cannot drive signal 'i_numorzero' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(118): Cannot drive signal 'i_shiftLog' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(119): Cannot drive signal 'i_shiftDir' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(120): Cannot drive signal 'i_LSSize' of mode IN.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd(122): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/ID_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_Register
# -- Compiling architecture veeandbee of ID_Register
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture BV of pipeline
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(249): (vcom-1294) Declaration with designator "s33" already exists in this region.
# ** =====> Prior declaration of "s33" is at /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(248).
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/pipeline.vhd(270): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_Data2Reg" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_MemWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_ALUSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_RegWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_Link" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_ShiftSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_numorzero" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_shiftLog" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_shiftDir" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(181): (vcom-1035) Formal port "i_LSSize" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(239): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(188): (vcom-1136) Unknown identifier "ID_o_Data2Reg".
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_Data2Reg" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_MemWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_ALUSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_RegWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_Link" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_ShiftSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_numorzero" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_shiftLog" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_shiftDir" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(198): (vcom-1035) Formal port "i_LSSize" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(256): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_Data2Reg" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_MemWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_ALUSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_RegWrite" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_Link" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_ShiftSrc" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_numorzero" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_shiftLog" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_shiftDir" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(199): (vcom-1035) Formal port "i_LSSize" has OPEN or no actual associated with it.
# ** Error: /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd(257): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/valvarez/cpre381/ProjectC/cpre/cpre-new/tb_pipelineregs.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelineregs
# -- Compiling architecture behavior of tb_pipelineregs
>>>>>>> df40ff42f104462c6884d12338780683bbff0966
