###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81666   # Number of WRITE/WRITEP commands
num_reads_done                 =       415822   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       324488   # Number of read row buffer hits
num_read_cmds                  =       415825   # Number of READ/READP commands
num_writes_done                =        81682   # Number of read requests issued
num_write_row_hits             =        66445   # Number of write row buffer hits
num_act_cmds                   =       106879   # Number of ACT commands
num_pre_cmds                   =       106851   # Number of PRE commands
num_ondemand_pres              =        85251   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9295869   # Cyles of rank active rank.0
rank_active_cycles.1           =      8910497   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       704131   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1089503   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       457770   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2903   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          751   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1086   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1159   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1609   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3052   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6620   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4012   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16795   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          195   # Write cmd latency (cycles)
write_latency[40-59]           =          377   # Write cmd latency (cycles)
write_latency[60-79]           =          842   # Write cmd latency (cycles)
write_latency[80-99]           =         1824   # Write cmd latency (cycles)
write_latency[100-119]         =         2476   # Write cmd latency (cycles)
write_latency[120-139]         =         3184   # Write cmd latency (cycles)
write_latency[140-159]         =         4044   # Write cmd latency (cycles)
write_latency[160-179]         =         4704   # Write cmd latency (cycles)
write_latency[180-199]         =         4878   # Write cmd latency (cycles)
write_latency[200-]            =        59137   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       202310   # Read request latency (cycles)
read_latency[40-59]            =        59312   # Read request latency (cycles)
read_latency[60-79]            =        61934   # Read request latency (cycles)
read_latency[80-99]            =        17510   # Read request latency (cycles)
read_latency[100-119]          =        13339   # Read request latency (cycles)
read_latency[120-139]          =        11350   # Read request latency (cycles)
read_latency[140-159]          =         5680   # Read request latency (cycles)
read_latency[160-179]          =         4266   # Read request latency (cycles)
read_latency[180-199]          =         3600   # Read request latency (cycles)
read_latency[200-]             =        36521   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.07677e+08   # Write energy
read_energy                    =  1.67661e+09   # Read energy
act_energy                     =  2.92421e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.37983e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.22961e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80062e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56015e+09   # Active standby energy rank.1
average_read_latency           =      87.1706   # Average read request latency (cycles)
average_interarrival           =         20.1   # Average request interarrival latency (cycles)
total_energy                   =  1.53031e+10   # Total energy (pJ)
average_power                  =      1530.31   # Average power (mW)
average_bandwidth              =      4.24537   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89237   # Number of WRITE/WRITEP commands
num_reads_done                 =       423878   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       318218   # Number of read row buffer hits
num_read_cmds                  =       423881   # Number of READ/READP commands
num_writes_done                =        89267   # Number of read requests issued
num_write_row_hits             =        66091   # Number of write row buffer hits
num_act_cmds                   =       129156   # Number of ACT commands
num_pre_cmds                   =       129125   # Number of PRE commands
num_ondemand_pres              =       107883   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9115906   # Cyles of rank active rank.0
rank_active_cycles.1           =      9082161   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       884094   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       917839   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       473375   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2989   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          786   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1764   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1100   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1557   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3096   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6471   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4162   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16743   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          214   # Write cmd latency (cycles)
write_latency[40-59]           =          353   # Write cmd latency (cycles)
write_latency[60-79]           =          695   # Write cmd latency (cycles)
write_latency[80-99]           =         1677   # Write cmd latency (cycles)
write_latency[100-119]         =         2340   # Write cmd latency (cycles)
write_latency[120-139]         =         3371   # Write cmd latency (cycles)
write_latency[140-159]         =         4208   # Write cmd latency (cycles)
write_latency[160-179]         =         4933   # Write cmd latency (cycles)
write_latency[180-199]         =         5243   # Write cmd latency (cycles)
write_latency[200-]            =        66198   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       195654   # Read request latency (cycles)
read_latency[40-59]            =        57762   # Read request latency (cycles)
read_latency[60-79]            =        70195   # Read request latency (cycles)
read_latency[80-99]            =        18940   # Read request latency (cycles)
read_latency[100-119]          =        14833   # Read request latency (cycles)
read_latency[120-139]          =        13324   # Read request latency (cycles)
read_latency[140-159]          =         6236   # Read request latency (cycles)
read_latency[160-179]          =         4806   # Read request latency (cycles)
read_latency[180-199]          =         3956   # Read request latency (cycles)
read_latency[200-]             =        38171   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.45471e+08   # Write energy
read_energy                    =  1.70909e+09   # Read energy
act_energy                     =  3.53371e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.24365e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40563e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68833e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66727e+09   # Active standby energy rank.1
average_read_latency           =      88.2063   # Average read request latency (cycles)
average_interarrival           =      19.4874   # Average request interarrival latency (cycles)
total_energy                   =  1.54331e+10   # Total energy (pJ)
average_power                  =      1543.31   # Average power (mW)
average_bandwidth              =      4.37884   # Average bandwidth
