INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iir_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iir_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iir_a3_top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sim_1/imports/iir_a3/a3_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a3_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
