// Seed: 2795352519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout reg id_5;
  output wire id_4;
  output wire id_3;
  output tri1 id_2;
  inout wire id_1;
  always_latch id_5 <= 1;
  assign id_2 = -1;
  wire  id_10;
  logic id_11 [-1 : -1];
  logic id_12 = 1, id_13, id_14, id_15;
endmodule
program module_1 #(
    parameter id_9 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire _id_9;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_10,
      id_8,
      id_3,
      id_7,
      id_6,
      id_10,
      id_7
  );
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : -1] id_12;
  for (id_13 = 1; id_4; id_3 = id_12) wand id_14, id_15[id_9 : 1];
  assign id_15 = -1;
endprogram
