Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jul 31 23:48:49 2018
| Host             : DESKTOP-T6GBLFK running 64-bit major release  (build 9200)
| Command          : report_power -file clkdiv_vhdl_power_routed.rpt -pb clkdiv_vhdl_power_summary_routed.pb -rpx clkdiv_vhdl_power_routed.rpx
| Design           : clkdiv_vhdl
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Preliminary
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.448        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.318        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.8         |
| Junction Temperature (C) | 53.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.308 |       83 |       --- |             --- |
|   LUT as Logic |     0.241 |       28 |     14400 |            0.19 |
|   Register     |     0.061 |       27 |     28800 |            0.09 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       27 |       --- |             --- |
| Signals        |     0.321 |       33 |       --- |             --- |
| I/O            |     1.689 |        5 |       100 |            5.00 |
| Static Power   |     0.131 |          |           |                 |
| Total          |     2.448 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.650 |       0.641 |      0.010 |
| Vccaux    |       1.800 |     0.147 |       0.137 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.796 |       0.795 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.041 |       0.000 |      0.041 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| clkdiv_vhdl        |     2.318 |
|   DFF0             |     0.022 |
|   GEN_DIV[10].DIVX |     0.032 |
|   GEN_DIV[11].DIVX |     0.022 |
|   GEN_DIV[12].DIVX |     0.019 |
|   GEN_DIV[13].DIVX |     0.019 |
|   GEN_DIV[14].DIVX |     0.019 |
|   GEN_DIV[15].DIVX |     0.032 |
|   GEN_DIV[16].DIVX |     0.019 |
|   GEN_DIV[17].DIVX |     0.022 |
|   GEN_DIV[18].DIVX |     0.020 |
|   GEN_DIV[19].DIVX |     0.019 |
|   GEN_DIV[1].DIVX  |     0.019 |
|   GEN_DIV[20].DIVX |     0.019 |
|   GEN_DIV[21].DIVX |     0.022 |
|   GEN_DIV[22].DIVX |     0.019 |
|   GEN_DIV[23].DIVX |     0.026 |
|   GEN_DIV[24].DIVX |     0.021 |
|   GEN_DIV[25].DIVX |     0.066 |
|   GEN_DIV[26].DIVX |     0.017 |
|   GEN_DIV[2].DIVX  |     0.022 |
|   GEN_DIV[3].DIVX  |     0.022 |
|   GEN_DIV[4].DIVX  |     0.019 |
|   GEN_DIV[5].DIVX  |     0.019 |
|   GEN_DIV[6].DIVX  |     0.020 |
|   GEN_DIV[7].DIVX  |     0.020 |
|   GEN_DIV[8].DIVX  |     0.019 |
|   GEN_DIV[9].DIVX  |     0.019 |
+--------------------+-----------+


