# system info lphy_ss_lphy_ss_top on 2025.11.21.14:07:10
system_info:
name,value
DEVICE,AGFB014R24B2I2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for lphy_ss_lphy_ss_top on 2025.11.21.14:07:10
files:
filepath,kind,attributes,module,is_top
sim/lphy_ss_lphy_ss_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,lphy_ss_lphy_ss_top,true
lphy_ss_10/sim/struct_typedef.sv,SYSTEM_VERILOG,,lphy_ss,false
lphy_ss_10/sim/lphy_ss.sv,SYSTEM_VERILOG,,lphy_ss,false
lphy_ss_10/sim/clock_crossing.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/ValidLowCounter.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/dl_fdv_buffer.sv,SYSTEM_VERILOG,,lphy_ss,false
lphy_ss_10/sim/dl_ant_scheduler.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/ifft_if.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/fft_if.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/ul_ant_scheduler.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/prach_data_in_short.mif,MIF,,lphy_ss,false
lphy_ss_10/sim/prach_data_in_long.mif,MIF,,lphy_ss,false
lphy_ss_10/sim/cplane_pusch_fdv.mif,MIF,,lphy_ss,false
lphy_ss_10/sim/cplane_prach_fdv.mif,MIF,,lphy_ss,false
lphy_ss_10/sim/dl_blanking.mif,MIF,,lphy_ss,false
lphy_ss_10/sim/prach_ant_mux.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/prach_if.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/pb_st.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/short_prach_c_m_config.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/prach_top.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/pipeline.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/prach_cplane_decode.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/long_prach_nco_config.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/short_long_prach_config_wrapper.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/prach_config_ip_top.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/channel_calc.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/dl_lphy_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/ul_lphy_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/def_param.vh,OTHER,,lphy_ss,false
lphy_ss_10/sim/lphy_ss_config.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/LPHY_SS_Registers.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/Short_PRACH_Registers_L1.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/Short_PRACH_Registers_L2.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/Long_PRACH_Registers_L1.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/Long_PRACH_Registers_L2.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/power_meter_top_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/power_meter_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/mean_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/square_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/accumulator_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/enable_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/histogram_state_machine.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/pulsegen_ss.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/PWR_MTR_SS_Registers.v,VERILOG,,lphy_ss,false
lphy_ss_10/sim/dl_blanking.sv,SYSTEM_VERILOG,,lphy_ss,false
lphy_ss_10/sim/incremental_counter.sv,SYSTEM_VERILOG,,lphy_ss,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lphy_ss_lphy_ss_top.lphy_ss_lphy_ss_top,lphy_ss
