<stg><name>cordic_circ_apfixed<18, 3, 0></name>


<trans_list>

<trans id="283" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:0 %z_read_1 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %z_read

]]></Node>
<StgValue><ssdm name="z_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:1 %sext_ln79 = sext i17 %z_read_1

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %z_read_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:3 %select_ln101 = select i1 %tmp, i18 25735, i18 236409

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:4 %tz = add i18 %select_ln101, i18 %sext_ln79

]]></Node>
<StgValue><ssdm name="tz"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:5 %d = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz, i32 17

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz, i32 17

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:15 %select_ln94_1 = select i1 %tmp_2, i18 30384, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:16 %add_ln94 = add i18 %tz, i18 246952

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:17 %tz_1 = add i18 %add_ln94, i18 %select_ln94_1

]]></Node>
<StgValue><ssdm name="tz_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %d_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_1, i32 17

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:30 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:31 %select_ln94_3 = select i1 %tmp_4, i18 16054, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:32 %add_ln94_2 = add i18 %tz_1, i18 254117

]]></Node>
<StgValue><ssdm name="add_ln94_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:33 %tz_2 = add i18 %add_ln94_2, i18 %select_ln94_3

]]></Node>
<StgValue><ssdm name="tz_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:34 %d_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_2, i32 17

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:46 %select_ln94_5 = select i1 %tmp_7, i18 8148, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:47 %add_ln94_4 = add i18 %tz_2, i18 258070

]]></Node>
<StgValue><ssdm name="add_ln94_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:48 %tz_3 = add i18 %add_ln94_4, i18 %select_ln94_5

]]></Node>
<StgValue><ssdm name="tz_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:49 %d_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_3, i32 17

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:60 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:61 %select_ln94_7 = select i1 %tmp_10, i18 4090, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_7"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:62 %add_ln94_6 = add i18 %tz_3, i18 260099

]]></Node>
<StgValue><ssdm name="add_ln94_6"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:63 %tz_4 = add i18 %add_ln94_6, i18 %select_ln94_7

]]></Node>
<StgValue><ssdm name="tz_4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:64 %d_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_4, i32 17

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:76 %select_ln94_9 = select i1 %tmp_13, i18 2046, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_9"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:77 %add_ln94_8 = add i18 %tz_4, i18 261121

]]></Node>
<StgValue><ssdm name="add_ln94_8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:78 %tz_5 = add i18 %add_ln94_8, i18 %select_ln94_9

]]></Node>
<StgValue><ssdm name="tz_5"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:79 %d_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_5, i32 17

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:90 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:91 %select_ln94_11 = select i1 %tmp_17, i18 1022, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_11"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:92 %add_ln94_10 = add i18 %tz_5, i18 261633

]]></Node>
<StgValue><ssdm name="add_ln94_10"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:93 %tz_6 = add i18 %add_ln94_10, i18 %select_ln94_11

]]></Node>
<StgValue><ssdm name="tz_6"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %d_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_6, i32 17

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:105 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_6, i32 17

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:6 %select_ln102 = select i1 %tmp, i15 9949, i15 29847

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7 %select_ln103 = select i1 %tmp, i16 35689, i16 9949

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:8 %select_ln107 = select i1 %tmp, i15 29847, i15 9949

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:9 %select_ln108 = select i1 %tmp, i16 55587, i16 29847

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:10 %tx = select i1 %d, i15 %select_ln102, i15 %select_ln107

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:11 %zext_ln94 = zext i15 %tx

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:12 %ty = select i1 %d, i16 %select_ln103, i16 %select_ln108

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:13 %sext_ln94 = sext i16 %ty

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %x_s = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %tx, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="13">
<![CDATA[
entry_ifconv:20 %zext_ln84 = zext i13 %x_s

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %trunc_ln98_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %ty, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln98_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="14">
<![CDATA[
entry_ifconv:22 %sext_ln102 = sext i14 %trunc_ln98_1

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %add_ln102 = add i16 %zext_ln94, i16 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:24 %sub_ln103 = sub i17 %sext_ln94, i17 %zext_ln84

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:25 %sub_ln107 = sub i16 %zext_ln94, i16 %sext_ln102

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:26 %add_ln108 = add i17 %sext_ln94, i17 %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:27 %tx_1 = select i1 %d_1, i16 %add_ln102, i16 %sub_ln107

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:28 %zext_ln94_1 = zext i16 %tx_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:29 %ty_1 = select i1 %d_1, i17 %sub_ln103, i17 %add_ln108

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:35 %tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %tx_1, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="13">
<![CDATA[
entry_ifconv:36 %zext_ln84_1 = zext i13 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %trunc_ln98_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %ty_1, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln98_2"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="14">
<![CDATA[
entry_ifconv:38 %sext_ln102_1 = sext i14 %trunc_ln98_2

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:39 %add_ln102_1 = add i17 %zext_ln94_1, i17 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:40 %sub_ln103_1 = sub i17 %ty_1, i17 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln103_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:41 %sub_ln107_1 = sub i17 %zext_ln94_1, i17 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="sub_ln107_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:42 %add_ln108_1 = add i17 %ty_1, i17 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:43 %tx_2 = select i1 %d_2, i17 %add_ln102_1, i17 %sub_ln107_1

]]></Node>
<StgValue><ssdm name="tx_2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:44 %ty_2 = select i1 %d_2, i17 %sub_ln103_1, i17 %add_ln108_1

]]></Node>
<StgValue><ssdm name="ty_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %tx_2, i32 4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:52 %trunc_ln98_3 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %ty_2, i32 4, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln98_3"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:106 %select_ln94_13 = select i1 %tmp_21, i18 510, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_13"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:107 %add_ln94_12 = add i18 %tz_6, i18 261889

]]></Node>
<StgValue><ssdm name="add_ln94_12"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:108 %tz_7 = add i18 %add_ln94_12, i18 %select_ln94_13

]]></Node>
<StgValue><ssdm name="tz_7"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %d_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_7, i32 17

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="13">
<![CDATA[
entry_ifconv:51 %sext_ln84 = sext i13 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="13">
<![CDATA[
entry_ifconv:53 %sext_ln102_2 = sext i13 %trunc_ln98_3

]]></Node>
<StgValue><ssdm name="sext_ln102_2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:54 %add_ln102_2 = add i17 %tx_2, i17 %sext_ln102_2

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:55 %sub_ln103_2 = sub i17 %ty_2, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="sub_ln103_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:56 %sub_ln107_2 = sub i17 %tx_2, i17 %sext_ln102_2

]]></Node>
<StgValue><ssdm name="sub_ln107_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:57 %add_ln108_2 = add i17 %ty_2, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:58 %tx_3 = select i1 %d_3, i17 %add_ln102_2, i17 %sub_ln107_2

]]></Node>
<StgValue><ssdm name="tx_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:59 %ty_3 = select i1 %d_3, i17 %sub_ln103_2, i17 %add_ln108_2

]]></Node>
<StgValue><ssdm name="ty_3"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %tx_3, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="12">
<![CDATA[
entry_ifconv:66 %sext_ln84_1 = sext i12 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %trunc_ln98_4 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %ty_3, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln98_4"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="12">
<![CDATA[
entry_ifconv:68 %sext_ln102_3 = sext i12 %trunc_ln98_4

]]></Node>
<StgValue><ssdm name="sext_ln102_3"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:69 %add_ln102_3 = add i17 %tx_3, i17 %sext_ln102_3

]]></Node>
<StgValue><ssdm name="add_ln102_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:70 %sub_ln103_3 = sub i17 %ty_3, i17 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln103_3"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:71 %sub_ln107_3 = sub i17 %tx_3, i17 %sext_ln102_3

]]></Node>
<StgValue><ssdm name="sub_ln107_3"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:72 %add_ln108_3 = add i17 %ty_3, i17 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:73 %tx_4 = select i1 %d_4, i17 %add_ln102_3, i17 %sub_ln107_3

]]></Node>
<StgValue><ssdm name="tx_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:74 %ty_4 = select i1 %d_4, i17 %sub_ln103_3, i17 %add_ln108_3

]]></Node>
<StgValue><ssdm name="ty_4"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %tx_4, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %ty_4, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:121 %select_ln94_15 = select i1 %tmp_25, i18 254, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_15"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:122 %add_ln94_14 = add i18 %tz_7, i18 262017

]]></Node>
<StgValue><ssdm name="add_ln94_14"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:123 %tz_8 = add i18 %add_ln94_14, i18 %select_ln94_15

]]></Node>
<StgValue><ssdm name="tz_8"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:124 %d_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_8, i32 17

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="11">
<![CDATA[
entry_ifconv:81 %sext_ln84_2 = sext i11 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="11">
<![CDATA[
entry_ifconv:83 %sext_ln84_3 = sext i11 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln84_3"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:84 %add_ln102_4 = add i17 %tx_4, i17 %sext_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln102_4"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:85 %sub_ln103_4 = sub i17 %ty_4, i17 %sext_ln84_2

]]></Node>
<StgValue><ssdm name="sub_ln103_4"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:86 %sub_ln107_4 = sub i17 %tx_4, i17 %sext_ln84_3

]]></Node>
<StgValue><ssdm name="sub_ln107_4"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:87 %add_ln108_4 = add i17 %ty_4, i17 %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln108_4"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:88 %tx_5 = select i1 %d_5, i17 %add_ln102_4, i17 %sub_ln107_4

]]></Node>
<StgValue><ssdm name="tx_5"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:89 %ty_5 = select i1 %d_5, i17 %sub_ln103_4, i17 %add_ln108_4

]]></Node>
<StgValue><ssdm name="ty_5"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %tx_5, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="10">
<![CDATA[
entry_ifconv:96 %sext_ln84_4 = sext i10 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln84_4"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ty_5, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="10">
<![CDATA[
entry_ifconv:98 %sext_ln84_5 = sext i10 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln84_5"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:99 %add_ln102_5 = add i17 %tx_5, i17 %sext_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln102_5"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:100 %sub_ln103_5 = sub i17 %ty_5, i17 %sext_ln84_4

]]></Node>
<StgValue><ssdm name="sub_ln103_5"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:101 %sub_ln107_5 = sub i17 %tx_5, i17 %sext_ln84_5

]]></Node>
<StgValue><ssdm name="sub_ln107_5"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:102 %add_ln108_5 = add i17 %ty_5, i17 %sext_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln108_5"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:103 %tx_6 = select i1 %d_6, i17 %add_ln102_5, i17 %sub_ln107_5

]]></Node>
<StgValue><ssdm name="tx_6"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:104 %ty_6 = select i1 %d_6, i17 %sub_ln103_5, i17 %add_ln108_5

]]></Node>
<StgValue><ssdm name="ty_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %tmp_23 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %tx_6, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_24 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %ty_6, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:136 %select_ln94_17 = select i1 %tmp_29, i18 126, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_17"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:137 %add_ln94_16 = add i18 %tz_8, i18 262081

]]></Node>
<StgValue><ssdm name="add_ln94_16"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:138 %tz_9 = add i18 %add_ln94_16, i18 %select_ln94_17

]]></Node>
<StgValue><ssdm name="tz_9"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:139 %d_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_9, i32 17

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="9">
<![CDATA[
entry_ifconv:111 %sext_ln84_6 = sext i9 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln84_6"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="9">
<![CDATA[
entry_ifconv:113 %sext_ln84_7 = sext i9 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln84_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:114 %add_ln102_6 = add i17 %tx_6, i17 %sext_ln84_7

]]></Node>
<StgValue><ssdm name="add_ln102_6"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:115 %sub_ln103_6 = sub i17 %ty_6, i17 %sext_ln84_6

]]></Node>
<StgValue><ssdm name="sub_ln103_6"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:116 %sub_ln107_6 = sub i17 %tx_6, i17 %sext_ln84_7

]]></Node>
<StgValue><ssdm name="sub_ln107_6"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:117 %add_ln108_6 = add i17 %ty_6, i17 %sext_ln84_6

]]></Node>
<StgValue><ssdm name="add_ln108_6"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:118 %tx_7 = select i1 %d_7, i17 %add_ln102_6, i17 %sub_ln107_6

]]></Node>
<StgValue><ssdm name="tx_7"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:119 %ty_7 = select i1 %d_7, i17 %sub_ln103_6, i17 %add_ln108_6

]]></Node>
<StgValue><ssdm name="ty_7"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %tx_7, i32 9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="8">
<![CDATA[
entry_ifconv:126 %sext_ln84_8 = sext i8 %tmp_27

]]></Node>
<StgValue><ssdm name="sext_ln84_8"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:127 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ty_7, i32 9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="8">
<![CDATA[
entry_ifconv:128 %sext_ln84_9 = sext i8 %tmp_28

]]></Node>
<StgValue><ssdm name="sext_ln84_9"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:129 %add_ln102_7 = add i17 %tx_7, i17 %sext_ln84_9

]]></Node>
<StgValue><ssdm name="add_ln102_7"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:130 %sub_ln103_7 = sub i17 %ty_7, i17 %sext_ln84_8

]]></Node>
<StgValue><ssdm name="sub_ln103_7"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:131 %sub_ln107_7 = sub i17 %tx_7, i17 %sext_ln84_9

]]></Node>
<StgValue><ssdm name="sub_ln107_7"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:132 %add_ln108_7 = add i17 %ty_7, i17 %sext_ln84_8

]]></Node>
<StgValue><ssdm name="add_ln108_7"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:133 %tx_8 = select i1 %d_8, i17 %add_ln102_7, i17 %sub_ln107_7

]]></Node>
<StgValue><ssdm name="tx_8"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:134 %ty_8 = select i1 %d_8, i17 %sub_ln103_7, i17 %add_ln108_7

]]></Node>
<StgValue><ssdm name="ty_8"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:140 %tmp_31 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %tx_8, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:142 %tmp_32 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %ty_8, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:151 %select_ln94_19 = select i1 %tmp_33, i18 62, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_19"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:152 %add_ln94_18 = add i18 %tz_9, i18 262113

]]></Node>
<StgValue><ssdm name="add_ln94_18"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:153 %tz_10 = add i18 %add_ln94_18, i18 %select_ln94_19

]]></Node>
<StgValue><ssdm name="tz_10"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %d_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_10, i32 17

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:165 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_10, i32 17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="7">
<![CDATA[
entry_ifconv:141 %sext_ln84_10 = sext i7 %tmp_31

]]></Node>
<StgValue><ssdm name="sext_ln84_10"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="7">
<![CDATA[
entry_ifconv:143 %sext_ln84_11 = sext i7 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln84_11"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:144 %add_ln102_8 = add i17 %tx_8, i17 %sext_ln84_11

]]></Node>
<StgValue><ssdm name="add_ln102_8"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:145 %sub_ln103_8 = sub i17 %ty_8, i17 %sext_ln84_10

]]></Node>
<StgValue><ssdm name="sub_ln103_8"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:146 %sub_ln107_8 = sub i17 %tx_8, i17 %sext_ln84_11

]]></Node>
<StgValue><ssdm name="sub_ln107_8"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:147 %add_ln108_8 = add i17 %ty_8, i17 %sext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln108_8"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:148 %tx_9 = select i1 %d_9, i17 %add_ln102_8, i17 %sub_ln107_8

]]></Node>
<StgValue><ssdm name="tx_9"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:149 %ty_9 = select i1 %d_9, i17 %sub_ln103_8, i17 %add_ln108_8

]]></Node>
<StgValue><ssdm name="ty_9"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:155 %tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %tx_9, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="6">
<![CDATA[
entry_ifconv:156 %sext_ln84_12 = sext i6 %tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln84_12"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:157 %tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %ty_9, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="6">
<![CDATA[
entry_ifconv:158 %sext_ln84_13 = sext i6 %tmp_36

]]></Node>
<StgValue><ssdm name="sext_ln84_13"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:159 %add_ln102_9 = add i17 %tx_9, i17 %sext_ln84_13

]]></Node>
<StgValue><ssdm name="add_ln102_9"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:160 %sub_ln103_9 = sub i17 %ty_9, i17 %sext_ln84_12

]]></Node>
<StgValue><ssdm name="sub_ln103_9"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:161 %sub_ln107_9 = sub i17 %tx_9, i17 %sext_ln84_13

]]></Node>
<StgValue><ssdm name="sub_ln107_9"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:162 %add_ln108_9 = add i17 %ty_9, i17 %sext_ln84_12

]]></Node>
<StgValue><ssdm name="add_ln108_9"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:163 %tx_10 = select i1 %d_10, i17 %add_ln102_9, i17 %sub_ln107_9

]]></Node>
<StgValue><ssdm name="tx_10"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:164 %ty_10 = select i1 %d_10, i17 %sub_ln103_9, i17 %add_ln108_9

]]></Node>
<StgValue><ssdm name="ty_10"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:166 %select_ln94_21 = select i1 %tmp_37, i18 30, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_21"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:167 %add_ln94_20 = add i18 %tz_10, i18 262129

]]></Node>
<StgValue><ssdm name="add_ln94_20"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:168 %tz_11 = add i18 %add_ln94_20, i18 %select_ln94_21

]]></Node>
<StgValue><ssdm name="tz_11"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:169 %d_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_11, i32 17

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:170 %tmp_39 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %tx_10, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:172 %tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %ty_10, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:180 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="5">
<![CDATA[
entry_ifconv:171 %sext_ln84_14 = sext i5 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln84_14"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="5">
<![CDATA[
entry_ifconv:173 %sext_ln84_15 = sext i5 %tmp_40

]]></Node>
<StgValue><ssdm name="sext_ln84_15"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:174 %add_ln102_10 = add i17 %tx_10, i17 %sext_ln84_15

]]></Node>
<StgValue><ssdm name="add_ln102_10"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:175 %sub_ln103_10 = sub i17 %ty_10, i17 %sext_ln84_14

]]></Node>
<StgValue><ssdm name="sub_ln103_10"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:176 %sub_ln107_10 = sub i17 %tx_10, i17 %sext_ln84_15

]]></Node>
<StgValue><ssdm name="sub_ln107_10"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:177 %add_ln108_10 = add i17 %ty_10, i17 %sext_ln84_14

]]></Node>
<StgValue><ssdm name="add_ln108_10"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:178 %tx_11 = select i1 %d_11, i17 %add_ln102_10, i17 %sub_ln107_10

]]></Node>
<StgValue><ssdm name="tx_11"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:179 %ty_11 = select i1 %d_11, i17 %sub_ln103_10, i17 %add_ln108_10

]]></Node>
<StgValue><ssdm name="ty_11"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:181 %select_ln94_23 = select i1 %tmp_41, i18 14, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_23"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:182 %add_ln94_22 = add i18 %tz_11, i18 262137

]]></Node>
<StgValue><ssdm name="add_ln94_22"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:183 %tz_12 = add i18 %add_ln94_22, i18 %select_ln94_23

]]></Node>
<StgValue><ssdm name="tz_12"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:184 %d_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_12, i32 17

]]></Node>
<StgValue><ssdm name="d_12"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:185 %tmp_43 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %tx_11, i32 13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="4">
<![CDATA[
entry_ifconv:186 %sext_ln84_16 = sext i4 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln84_16"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:187 %tmp_44 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %ty_11, i32 13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="4">
<![CDATA[
entry_ifconv:188 %sext_ln84_17 = sext i4 %tmp_44

]]></Node>
<StgValue><ssdm name="sext_ln84_17"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:189 %add_ln102_11 = add i17 %tx_11, i17 %sext_ln84_17

]]></Node>
<StgValue><ssdm name="add_ln102_11"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:190 %sub_ln103_11 = sub i17 %ty_11, i17 %sext_ln84_16

]]></Node>
<StgValue><ssdm name="sub_ln103_11"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:191 %sub_ln107_11 = sub i17 %tx_11, i17 %sext_ln84_17

]]></Node>
<StgValue><ssdm name="sub_ln107_11"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:192 %add_ln108_11 = add i17 %ty_11, i17 %sext_ln84_16

]]></Node>
<StgValue><ssdm name="add_ln108_11"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:193 %tx_12 = select i1 %d_12, i17 %add_ln102_11, i17 %sub_ln107_11

]]></Node>
<StgValue><ssdm name="tx_12"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:194 %ty_12 = select i1 %d_12, i17 %sub_ln103_11, i17 %add_ln108_11

]]></Node>
<StgValue><ssdm name="ty_12"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:195 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_12, i32 17

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:200 %tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %tx_12, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:202 %tmp_48 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %ty_12, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:196 %select_ln94_25 = select i1 %tmp_45, i18 6, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_25"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:197 %add_ln94_24 = add i18 %tz_12, i18 262141

]]></Node>
<StgValue><ssdm name="add_ln94_24"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:198 %tz_13 = add i18 %add_ln94_24, i18 %select_ln94_25

]]></Node>
<StgValue><ssdm name="tz_13"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:199 %d_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_13, i32 17

]]></Node>
<StgValue><ssdm name="d_13"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="3">
<![CDATA[
entry_ifconv:201 %sext_ln84_18 = sext i3 %tmp_47

]]></Node>
<StgValue><ssdm name="sext_ln84_18"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="3">
<![CDATA[
entry_ifconv:203 %sext_ln84_19 = sext i3 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln84_19"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:204 %add_ln102_12 = add i17 %tx_12, i17 %sext_ln84_19

]]></Node>
<StgValue><ssdm name="add_ln102_12"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:205 %sub_ln103_12 = sub i17 %ty_12, i17 %sext_ln84_18

]]></Node>
<StgValue><ssdm name="sub_ln103_12"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:206 %sub_ln107_12 = sub i17 %tx_12, i17 %sext_ln84_19

]]></Node>
<StgValue><ssdm name="sub_ln107_12"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:207 %add_ln108_12 = add i17 %ty_12, i17 %sext_ln84_18

]]></Node>
<StgValue><ssdm name="add_ln108_12"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:208 %tx_13 = select i1 %d_13, i17 %add_ln102_12, i17 %sub_ln107_12

]]></Node>
<StgValue><ssdm name="tx_13"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:209 %ty_13 = select i1 %d_13, i17 %sub_ln103_12, i17 %add_ln108_12

]]></Node>
<StgValue><ssdm name="ty_13"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:210 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_13, i32 17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:215 %tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %tx_13, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:217 %tmp_52 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %ty_13, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="228" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:211 %select_ln94_27 = select i1 %tmp_49, i18 2, i18 0

]]></Node>
<StgValue><ssdm name="select_ln94_27"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:212 %add_ln94_26 = add i18 %tz_13, i18 262143

]]></Node>
<StgValue><ssdm name="add_ln94_26"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:213 %tz_14 = add i18 %add_ln94_26, i18 %select_ln94_27

]]></Node>
<StgValue><ssdm name="tz_14"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:214 %d_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tz_14, i32 17

]]></Node>
<StgValue><ssdm name="d_14"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="2">
<![CDATA[
entry_ifconv:216 %sext_ln84_20 = sext i2 %tmp_51

]]></Node>
<StgValue><ssdm name="sext_ln84_20"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="2">
<![CDATA[
entry_ifconv:218 %sext_ln84_21 = sext i2 %tmp_52

]]></Node>
<StgValue><ssdm name="sext_ln84_21"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:219 %add_ln102_13 = add i17 %tx_13, i17 %sext_ln84_21

]]></Node>
<StgValue><ssdm name="add_ln102_13"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:220 %sub_ln103_13 = sub i17 %ty_13, i17 %sext_ln84_20

]]></Node>
<StgValue><ssdm name="sub_ln103_13"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:221 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln102_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:222 %select_ln84 = select i1 %tmp_53, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:223 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:224 %select_ln84_1 = select i1 %tmp_54, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln84_1"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:225 %add_ln102_14 = add i17 %add_ln102_13, i17 %select_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln102_14"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:226 %sub_ln103_14 = sub i17 %sub_ln103_13, i17 %select_ln84

]]></Node>
<StgValue><ssdm name="sub_ln103_14"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:227 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln102_14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:228 %select_ln84_2 = select i1 %tmp_55, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln84_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103_14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:230 %select_ln84_3 = select i1 %tmp_56, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln84_3"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:231 %add_ln102_15 = add i17 %add_ln102_14, i17 %select_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln102_15"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:232 %sub_ln103_15 = sub i17 %sub_ln103_14, i17 %select_ln84_2

]]></Node>
<StgValue><ssdm name="sub_ln103_15"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:233 %sub_ln107_13 = sub i17 %tx_13, i17 %sext_ln84_21

]]></Node>
<StgValue><ssdm name="sub_ln107_13"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:234 %add_ln108_13 = add i17 %ty_13, i17 %sext_ln84_20

]]></Node>
<StgValue><ssdm name="add_ln108_13"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:235 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln107_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:236 %select_ln98 = select i1 %tmp_57, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:237 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln108_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:238 %select_ln107_1 = select i1 %tmp_58, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:239 %sub_ln107_14 = sub i17 %sub_ln107_13, i17 %select_ln107_1

]]></Node>
<StgValue><ssdm name="sub_ln107_14"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:240 %add_ln108_14 = add i17 %add_ln108_13, i17 %select_ln98

]]></Node>
<StgValue><ssdm name="add_ln108_14"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:241 %x_s_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln107_14, i32 16

]]></Node>
<StgValue><ssdm name="x_s_1"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:242 %select_ln98_1 = select i1 %x_s_1, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:243 %y_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln108_14, i32 16

]]></Node>
<StgValue><ssdm name="y_s"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:244 %select_ln107_2 = select i1 %y_s, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:245 %sub_ln107_15 = sub i17 %sub_ln107_14, i17 %select_ln107_2

]]></Node>
<StgValue><ssdm name="sub_ln107_15"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:246 %add_ln108_15 = add i17 %add_ln108_14, i17 %select_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln108_15"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:247 %tx_14 = select i1 %d_14, i17 %add_ln102_15, i17 %sub_ln107_15

]]></Node>
<StgValue><ssdm name="tx_14"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:248 %sext_ln94_1 = sext i17 %tx_14

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:249 %ty_14 = select i1 %d_14, i17 %sub_ln103_15, i17 %add_ln108_15

]]></Node>
<StgValue><ssdm name="ty_14"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:250 %sext_ln83 = sext i17 %ty_14

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="36" op_0_bw="36" op_1_bw="18">
<![CDATA[
entry_ifconv:251 %newret = insertvalue i36 <undef>, i18 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="36" op_0_bw="36" op_1_bw="18">
<![CDATA[
entry_ifconv:252 %newret2 = insertvalue i36 %newret, i18 %sext_ln83

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="36">
<![CDATA[
entry_ifconv:253 %ret_ln94 = ret i36 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln94"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
