{"vcs1":{"timestamp_begin":1728745349.405803982, "rt":2.48, "ut":0.81, "st":0.26}}
{"vcselab":{"timestamp_begin":1728745351.955117039, "rt":1.10, "ut":0.34, "st":0.14}}
{"link":{"timestamp_begin":1728745353.123378875, "rt":0.38, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728745348.884938246}
{"VCS_COMP_START_TIME": 1728745348.884938246}
{"VCS_COMP_END_TIME": 1728745354.961325005}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231556}}
