// Seed: 1787793547
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1  id_3 = 1;
  uwire id_4;
  tri   id_5 = 1'h0;
  wire  id_6;
  id_7(
      .id_0(), .id_1(1), .id_2(1), .id_3(1'd0), .id_4(~id_4), .id_5(1)
  );
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7
);
  assign id_2 = (1'b0);
  wire id_9;
  module_0(
      id_9, id_9
  );
  tri0 id_10;
  assign id_10 = id_5;
endmodule
