<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="33" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>CGRA</data>
            <data>CRYSTAL</data>
            <data>DLL</data>
            <data>DQSL</data>
            <data>EFUSECODE</data>
            <data>FLSIF</data>
            <data>HMEMC</data>
            <data>HSST</data>
            <data>IO</data>
            <data>IOCKDIV</data>
            <data>IOCKDLY</data>
            <data>IOCKGATE</data>
            <data>IPAL</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>OSC</data>
            <data>PCIE</data>
            <data>PLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>START</data>
            <data>UDID</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>ip_2port_ram</data>
            <data>38</data>
            <data>30</data>
            <data>0</data>
            <data>0</data>
            <data>0.5</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>33</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>18</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>ram_2port_inst</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0.5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>U_ipml_sdpram_ram_2port</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0.5</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
            <row>
                <data>u_pll_clk</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>1</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_ram_rd</data>
                <data>13</data>
                <data>11</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_ram_wr</data>
                <data>24</data>
                <data>19</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>13</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>31</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 31 output ports with no output delay specified.</data>
                        <row>
                            <data>clk_25m</data>
                        </row>
                        <row>
                            <data>clk_50m</data>
                        </row>
                        <row>
                            <data>locked</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[5]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[6]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[7]</data>
                        </row>
                        <row>
                            <data>ram_rd_en</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[5]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[6]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[7]</data>
                        </row>
                        <row>
                            <data>ram_wr_en</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>Declared</data>
            <data>20.000</data>
            <data>50.000MHz</data>
            <data>0.000</data>
            <data>10.000</data>
            <data>0</data>
            <data>2</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>Generated</data>
            <data>40.000</data>
            <data>25.000MHz</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>12</data>
            <data>1</data>
            <data>clk</data>
            <data>{ u_pll_clk/u_pll_e1/CLKOUT1 }</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>Generated</data>
            <data>20.000</data>
            <data>50.000MHz</data>
            <data>0.000</data>
            <data>10.000</data>
            <data>20</data>
            <data>1</data>
            <data>clk</data>
            <data>{ u_pll_clk/u_pll_e1/CLKOUT0 }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>518.135MHz</data>
            <data>25.000MHz</data>
            <data>38.070</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>395.726MHz</data>
            <data>50.000MHz</data>
            <data>17.473</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>38.070</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
            <data>0.972</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>17.473</data>
            <data>0.000</data>
            <data>0</data>
            <data>33</data>
            <data>1.088</data>
            <data>0.000</data>
            <data>0</data>
            <data>33</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (1.211, 1.211, 1.312, 1.312)</data>
                        <row>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk (net)</data>
                            <row>
                                <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (2.168, 2.168, 2.269, 2.269)</data>
                                <row>
                                    <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (50.00MHZ) (drive 20 loads)</data>
                                    <row>
                                        <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (2.689, 2.689, 2.790, 2.790)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m (net)</data>
                                            <row>
                                                <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[0]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[1]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[2]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[3]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[4]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[1]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[2]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[3]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[4]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[5]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[6]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[7]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[1]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[2]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[3]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[4]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK (5.166, 5.166, 5.267, 5.267)</data>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (25.00MHZ) (drive 12 loads)</data>
                                    <row>
                                        <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (2.691, 2.691, 2.792, 2.792)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m (net)</data>
                                            <row>
                                                <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[1]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[2]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[3]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[4]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[1]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[2]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[5]/CLK (5.168, 5.168, 5.269, 5.269)</data>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>17.473</data>
            <data>0.000</data>
            <data>0</data>
            <data>33</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>38.070</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>0.972</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>1.088</data>
            <data>0.000</data>
            <data>0</data>
            <data>33</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>20</data>
        </row>
        <row>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>19.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>12</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.473</data>
            <data>6</data>
            <data>17</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.360</data>
            <data>1.047 (44.4%)</data>
            <data>1.313 (55.6%)</data>
            <general_container>
                <data>Path #1: setup slack is 17.473(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.526" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>5.491</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>0.725</data>
                            <data>6.216</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="34">u_ram_wr/wr_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N50_4/I1 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.182</data>
                            <data>6.398</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N50_4/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.588</data>
                            <data>6.986</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N82</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/I1 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.228</data>
                            <data>7.214</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.214</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N71</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.246</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.246</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N72</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.278</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.278</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N73</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_4/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.310</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_4/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.310</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N74</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_5/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.216</data>
                            <data>7.526</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_5/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.526</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N52 [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.999" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>22.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>22.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>25.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>25.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>25.016</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.017</data>
                            <data>24.999</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.505</data>
            <data>5</data>
            <data>17</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[4]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.328</data>
            <data>1.015 (43.6%)</data>
            <data>1.313 (56.4%)</data>
            <general_container>
                <data>Path #2: setup slack is 17.505(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.494" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>5.491</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>0.725</data>
                            <data>6.216</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="34">u_ram_wr/wr_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N50_4/I1 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.182</data>
                            <data>6.398</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N50_4/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.588</data>
                            <data>6.986</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N82</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/I1 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.228</data>
                            <data>7.214</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.214</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N71</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.246</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.246</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N72</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.278</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.278</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N73</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_4/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.216</data>
                            <data>7.494</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_4/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.494</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N52 [4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[4]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.999" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>22.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>22.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>25.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[4]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>25.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>25.016</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.017</data>
                            <data>24.999</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.537</data>
            <data>4</data>
            <data>17</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[3]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.296</data>
            <data>0.983 (42.8%)</data>
            <data>1.313 (57.2%)</data>
            <general_container>
                <data>Path #3: setup slack is 17.537(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.462" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>5.491</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[5]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>0.725</data>
                            <data>6.216</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="34">u_ram_wr/wr_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_wr/N50_4/I1 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.182</data>
                            <data>6.398</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_wr/N50_4/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.588</data>
                            <data>6.986</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N82</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/I1 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.228</data>
                            <data>7.214</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.214</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N71</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.032</data>
                            <data>7.246</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.246</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/_N72</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.216</data>
                            <data>7.462</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="50">u_ram_wr/N15_1_3/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.462</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N52 [3]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[3]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.999" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>22.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>22.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>25.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>25.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>25.016</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.017</data>
                            <data>24.999</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>38.070</data>
            <data>2</data>
            <data>7</data>
            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK</data>
            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[4]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>40.000</data>
            <data>1.748</data>
            <data>0.716 (41.0%)</data>
            <data>1.032 (59.0%)</data>
            <general_container>
                <data>Path #4: setup slack is 38.070(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.916" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>5.493</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.625</data>
                            <data>6.118</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">nt_ram_rd_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_rd/N30_ac2/I2 (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.227</data>
                            <data>6.345</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rd/N30_ac2/Z (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.407</data>
                            <data>6.752</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rd/_N22</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/N37[4]_1/I3 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.164</data>
                            <data>6.916</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/N37[4]_1/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.916</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rd/N37 [4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[4]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 44.986" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>40.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>41.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>42.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>42.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>45.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[4]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>45.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>45.018</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>44.986</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>38.425</data>
            <data>0</data>
            <data>7</data>
            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5]</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>40.000</data>
            <data>1.393</data>
            <data>0.317 (22.8%)</data>
            <data>1.076 (77.2%)</data>
            <general_container>
                <data>Path #5: setup slack is 38.425(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.561" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.485</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>1.076</data>
                            <data>6.561</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">nt_ram_rd_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 44.986" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>40.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>41.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>42.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>42.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>45.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>45.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>45.018</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>44.986</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>38.442</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[1]/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[6]</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>40.000</data>
            <data>1.376</data>
            <data>0.317 (23.0%)</data>
            <data>1.059 (77.0%)</data>
            <general_container>
                <data>Path #6: setup slack is 38.442(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.544" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.485</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[1]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>1.059</data>
                            <data>6.544</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">nt_ram_rd_addr[1]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[6] (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 44.986" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>40.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>40.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>41.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>42.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>42.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>45.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>45.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>45.018</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>44.986</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.972</data>
            <data>1</data>
            <data>1</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/CLK</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.005</data>
            <data>0.598 (59.5%)</data>
            <data>0.407 (40.5%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.972(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.173" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.485</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.407</data>
                            <data>5.892</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rd.v" line_number="33">u_ram_rd/rd_cnt [3]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15_1_3/I1 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.281</data>
                            <data>6.173</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15_1_3/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.173</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15 [3]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.201" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[3]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.033</data>
                            <data>5.201</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.972</data>
            <data>1</data>
            <data>1</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/CLK</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.005</data>
            <data>0.598 (59.5%)</data>
            <data>0.407 (40.5%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.972(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.173" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.485</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.407</data>
                            <data>5.892</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rd.v" line_number="33">u_ram_rd/rd_cnt [4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15_1_4/I1 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.281</data>
                            <data>6.173</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15_1_4/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.173</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rd.v" line_number="49">u_ram_rd/N15 [4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.201" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[4]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.033</data>
                            <data>5.201</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.988</data>
            <data>1</data>
            <data>3</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/CLK</data>
            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.168</data>
            <data>5.168</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.011</data>
            <data>0.481 (47.6%)</data>
            <data>0.530 (52.4%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.988(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.179" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.485</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.530</data>
                            <data>6.015</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rd.v" line_number="33">u_ram_rd/rd_cnt [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_ram_rd/rd_cnt[5:0]_inv/I0 (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.164</data>
                            <data>6.179</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rd/rd_cnt[5:0]_inv/Z (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.179</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rd/rd_cnt[0]_inv</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.191" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.523</data>
                            <data>2.691</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>2.477</data>
                            <data>5.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="28">nt_clk_25m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rd.v" line_number="43">u_ram_rd/rd_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.168</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.023</data>
                            <data>5.191</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.088</data>
            <data>1</data>
            <data>5</data>
            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.111</data>
            <data>0.523 (47.1%)</data>
            <data>0.588 (52.9%)</data>
            <general_container>
                <data>Path #4: hold slack is 1.088(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.277" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.483</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.588</data>
                            <data>6.071</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="32">nt_ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/N53[0]_1/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.206</data>
                            <data>6.277</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/N53[0]_1/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.277</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N53 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.189" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.023</data>
                            <data>5.189</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.095</data>
            <data>1</data>
            <data>3</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.128</data>
            <data>0.598 (53.0%)</data>
            <data>0.530 (47.0%)</data>
            <general_container>
                <data>Path #5: hold slack is 1.095(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.294" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.483</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.530</data>
                            <data>6.013</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="34">u_ram_wr/wr_cnt [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/N52[0]/I1 (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.281</data>
                            <data>6.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/N52[0]/Z (GTP_LUT3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.294</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N52 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.199" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="44">u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.033</data>
                            <data>5.199</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.096</data>
            <data>1</data>
            <data>5</data>
            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[1]/D</data>
            <data></data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>5.166</data>
            <data>5.166</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.119</data>
            <data>0.531 (47.5%)</data>
            <data>0.588 (52.5%)</data>
            <general_container>
                <data>Path #6: hold slack is 1.096(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.285" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.317</data>
                            <data>5.483</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.588</data>
                            <data>6.071</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="32">nt_ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ram_wr.v" line_number="58">u_ram_wr/N30_1_1/I0 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.214</data>
                            <data>6.285</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="58">u_ram_wr/N30_1_1/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.285</data>
                            <data> </data>
                            <data object_valid="true">u_ram_wr/N53 [1]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[1]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.189" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.957</data>
                            <data>2.168</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.521</data>
                            <data>2.689</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_clk/pll_clk.v" line_number="243">u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>2.477</data>
                            <data>5.166</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="27">nt_clk_50m</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="54">u_ram_wr/ram_wr_data[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.166</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.023</data>
                            <data>5.189</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>9.380</data>
            <data>10.000</data>
            <data>0.620</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../rtl/ram_wr.v" line_number="64">u_ram_wr/ram_wr_addr[0]/CLK</data>
        </row>
        <row>
            <data>19.102</data>
            <data>20.000</data>
            <data>0.898</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB</data>
        </row>
        <row>
            <data>19.102</data>
            <data>20.000</data>
            <data>0.898</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="857">ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB</data>
        </row>
        <row>
            <data>19.380</data>
            <data>20.000</data>
            <data>0.620</data>
            <data>clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../rtl/ram_rd.v" line_number="53">u_ram_rd/ram_rd_addr[0]/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 38 of 17536 (0.22%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 38
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 33 of 240 (13.75%)
</data>
        </comment>
        <row>
            <data>GTP_DFF_C                   </data>
            <data>30</data>
        </row>
        <row>
            <data>GTP_DRM9K                    </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT2                     </data>
            <data>7</data>
        </row>
        <row>
            <data>GTP_LUT3                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT4                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT5                     </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_LUT5CARRY               </data>
            <data>18</data>
        </row>
        <row>
            <data>GTP_PLL_E1                   </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_OUTBUF                </data>
            <data>31</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/ip_2port_ram.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="6">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>1.95312</data>
            <data>3</data>
            <data>202,190,848</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>15</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_addr[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_addr[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_addr[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_addr[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_addr[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[5]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[6]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_data[7]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_rd_en' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_addr[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_addr[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_addr[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_addr[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_addr[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[5]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[6]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_data[7]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'ram_wr_en' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on out_xor_5 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_ram_wr/N15_inv (bmsINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_ram_wr/N15_inv_1 (bmsINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_ram_wr/N15_inv_2 (bmsINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_ram_wr/N15_inv_3 (bmsINV).</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux2'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux4'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux2'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux4'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux3'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux5'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux3'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux5'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[0]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[1]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[2]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[3]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[4]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[0]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[1]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[2]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[3]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[4]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[5]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[0]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[1]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[2]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[3]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[4]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[5]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[6]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[7]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[0]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[1]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[2]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[3]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[4]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[0]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[1]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[2]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[3]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[4]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[5]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[6]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[7]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[0]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[1]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[2]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[3]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[4]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[0]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[1]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[2]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[3]_1'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[4]_1'.</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net N0_0</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net N0_0</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_en' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_en' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_2port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>