
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load portBus vec:rsci.wea_d.core.psct input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-98 -attr oid 96 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-99 -attr oid 97 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-100 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-101 -attr oid 99 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load portBus vec:rsci.wea_d.core.sct output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-102 -attr oid 100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-103 -attr oid 101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-104 -attr oid 102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-105 -attr oid 103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-106 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {VEC_LOOP:conc#20.itm(0)} -attr vt d
load net {VEC_LOOP:conc#20.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#20.itm} 2 {VEC_LOOP:conc#20.itm(0)} {VEC_LOOP:conc#20.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-108 -attr oid 106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-109 -attr oid 107 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-110 -attr oid 108 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-111 -attr oid 109 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-112 -attr oid 110 -attr vt d
load net {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-113 -attr oid 111 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-114 -attr oid 112 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-115 -attr oid 113 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-116 -attr oid 114 -attr vt d
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-123 -attr oid 121 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-125 -attr oid 123 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-127 -attr oid 125 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-129 -attr oid 127 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-130 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-131 -attr oid 129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {VEC_LOOP:and#8.itm} -port {vec:rsci.wea_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {GND} -port {vec:rsci.wea_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-132 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {VEC_LOOP:and#10.itm} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {GND} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-134 -attr oid 132 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-135 -attr oid 133 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-136 -attr oid 134 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-137 -attr oid 135 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-138 -attr oid 136 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-139 -attr oid 137 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-140 -attr oid 138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-141 -attr oid 139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-142 -attr oid 140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-143 -attr oid 141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-144 -attr oid 142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-145 -attr oid 143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.wea_d.core.psct(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.wea_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.oswt.pff} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:and#9" "and(2,2)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#9} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "VEC_LOOP:and#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "VEC_LOOP:and#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "VEC_LOOP:and#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(63:32)} 32 {vec:rsci.qa_d.bfwt(63:32)(0)} {vec:rsci.qa_d.bfwt(63:32)(1)} {vec:rsci.qa_d.bfwt(63:32)(2)} {vec:rsci.qa_d.bfwt(63:32)(3)} {vec:rsci.qa_d.bfwt(63:32)(4)} {vec:rsci.qa_d.bfwt(63:32)(5)} {vec:rsci.qa_d.bfwt(63:32)(6)} {vec:rsci.qa_d.bfwt(63:32)(7)} {vec:rsci.qa_d.bfwt(63:32)(8)} {vec:rsci.qa_d.bfwt(63:32)(9)} {vec:rsci.qa_d.bfwt(63:32)(10)} {vec:rsci.qa_d.bfwt(63:32)(11)} {vec:rsci.qa_d.bfwt(63:32)(12)} {vec:rsci.qa_d.bfwt(63:32)(13)} {vec:rsci.qa_d.bfwt(63:32)(14)} {vec:rsci.qa_d.bfwt(63:32)(15)} {vec:rsci.qa_d.bfwt(63:32)(16)} {vec:rsci.qa_d.bfwt(63:32)(17)} {vec:rsci.qa_d.bfwt(63:32)(18)} {vec:rsci.qa_d.bfwt(63:32)(19)} {vec:rsci.qa_d.bfwt(63:32)(20)} {vec:rsci.qa_d.bfwt(63:32)(21)} {vec:rsci.qa_d.bfwt(63:32)(22)} {vec:rsci.qa_d.bfwt(63:32)(23)} {vec:rsci.qa_d.bfwt(63:32)(24)} {vec:rsci.qa_d.bfwt(63:32)(25)} {vec:rsci.qa_d.bfwt(63:32)(26)} {vec:rsci.qa_d.bfwt(63:32)(27)} {vec:rsci.qa_d.bfwt(63:32)(28)} {vec:rsci.qa_d.bfwt(63:32)(29)} {vec:rsci.qa_d.bfwt(63:32)(30)} {vec:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(31:0)} 32 {vec:rsci.qa_d.bfwt(31:0)(0)} {vec:rsci.qa_d.bfwt(31:0)(1)} {vec:rsci.qa_d.bfwt(31:0)(2)} {vec:rsci.qa_d.bfwt(31:0)(3)} {vec:rsci.qa_d.bfwt(31:0)(4)} {vec:rsci.qa_d.bfwt(31:0)(5)} {vec:rsci.qa_d.bfwt(31:0)(6)} {vec:rsci.qa_d.bfwt(31:0)(7)} {vec:rsci.qa_d.bfwt(31:0)(8)} {vec:rsci.qa_d.bfwt(31:0)(9)} {vec:rsci.qa_d.bfwt(31:0)(10)} {vec:rsci.qa_d.bfwt(31:0)(11)} {vec:rsci.qa_d.bfwt(31:0)(12)} {vec:rsci.qa_d.bfwt(31:0)(13)} {vec:rsci.qa_d.bfwt(31:0)(14)} {vec:rsci.qa_d.bfwt(31:0)(15)} {vec:rsci.qa_d.bfwt(31:0)(16)} {vec:rsci.qa_d.bfwt(31:0)(17)} {vec:rsci.qa_d.bfwt(31:0)(18)} {vec:rsci.qa_d.bfwt(31:0)(19)} {vec:rsci.qa_d.bfwt(31:0)(20)} {vec:rsci.qa_d.bfwt(31:0)(21)} {vec:rsci.qa_d.bfwt(31:0)(22)} {vec:rsci.qa_d.bfwt(31:0)(23)} {vec:rsci.qa_d.bfwt(31:0)(24)} {vec:rsci.qa_d.bfwt(31:0)(25)} {vec:rsci.qa_d.bfwt(31:0)(26)} {vec:rsci.qa_d.bfwt(31:0)(27)} {vec:rsci.qa_d.bfwt(31:0)(28)} {vec:rsci.qa_d.bfwt(31:0)(29)} {vec:rsci.qa_d.bfwt(31:0)(30)} {vec:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:mux#2.itm(11)} -attr vt d
load net {VEC_LOOP:mux#2.itm(12)} -attr vt d
load net {VEC_LOOP:mux#2.itm(13)} -attr vt d
load net {VEC_LOOP:mux#2.itm(14)} -attr vt d
load net {VEC_LOOP:mux#2.itm(15)} -attr vt d
load net {VEC_LOOP:mux#2.itm(16)} -attr vt d
load net {VEC_LOOP:mux#2.itm(17)} -attr vt d
load net {VEC_LOOP:mux#2.itm(18)} -attr vt d
load net {VEC_LOOP:mux#2.itm(19)} -attr vt d
load net {VEC_LOOP:mux#2.itm(20)} -attr vt d
load net {VEC_LOOP:mux#2.itm(21)} -attr vt d
load net {VEC_LOOP:mux#2.itm(22)} -attr vt d
load net {VEC_LOOP:mux#2.itm(23)} -attr vt d
load net {VEC_LOOP:mux#2.itm(24)} -attr vt d
load net {VEC_LOOP:mux#2.itm(25)} -attr vt d
load net {VEC_LOOP:mux#2.itm(26)} -attr vt d
load net {VEC_LOOP:mux#2.itm(27)} -attr vt d
load net {VEC_LOOP:mux#2.itm(28)} -attr vt d
load net {VEC_LOOP:mux#2.itm(29)} -attr vt d
load net {VEC_LOOP:mux#2.itm(30)} -attr vt d
load net {VEC_LOOP:mux#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#2.itm} 32 {VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:mux#2.itm(11)} {VEC_LOOP:mux#2.itm(12)} {VEC_LOOP:mux#2.itm(13)} {VEC_LOOP:mux#2.itm(14)} {VEC_LOOP:mux#2.itm(15)} {VEC_LOOP:mux#2.itm(16)} {VEC_LOOP:mux#2.itm(17)} {VEC_LOOP:mux#2.itm(18)} {VEC_LOOP:mux#2.itm(19)} {VEC_LOOP:mux#2.itm(20)} {VEC_LOOP:mux#2.itm(21)} {VEC_LOOP:mux#2.itm(22)} {VEC_LOOP:mux#2.itm(23)} {VEC_LOOP:mux#2.itm(24)} {VEC_LOOP:mux#2.itm(25)} {VEC_LOOP:mux#2.itm(26)} {VEC_LOOP:mux#2.itm(27)} {VEC_LOOP:mux#2.itm(28)} {VEC_LOOP:mux#2.itm(29)} {VEC_LOOP:mux#2.itm(30)} {VEC_LOOP:mux#2.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-171 -attr oid 169 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-172 -attr oid 170 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-173 -attr oid 171 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-174 -attr oid 172 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(0)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(1)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(2)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(3)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(4)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(5)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(6)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(7)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(8)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(9)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(10)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(11)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(12)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(13)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(14)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(15)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(16)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(17)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(18)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(19)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(20)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(21)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(22)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(23)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(24)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(25)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(26)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(27)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(28)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(29)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(30)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(31)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-181 -attr oid 179 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-182 -attr oid 180 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-183 -attr oid 181 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-184 -attr oid 182 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-185 -attr oid 183 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-186 -attr oid 184 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-187 -attr oid 185 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-188 -attr oid 186 -attr vt d
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-189 -attr oid 187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-190 -attr oid 188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-191 -attr oid 189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-192 -attr oid 190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-193 -attr oid 191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-194 -attr oid 192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-195 -attr oid 193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#2.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-196 -attr oid 194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(32)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(33)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(34)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(35)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(36)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(37)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(38)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(39)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(40)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(41)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(42)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(43)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(44)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(45)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(46)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(47)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(48)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(49)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(50)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(51)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(52)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(53)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(54)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(55)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(56)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(57)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(58)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(59)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(60)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(61)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(62)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(63)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-198 -attr oid 196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load inst "reg(vec:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-200 -attr oid 198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(32)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(33)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(34)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(35)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(36)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(37)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(38)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(39)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(40)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(41)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(42)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(43)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(44)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(45)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(46)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(47)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(48)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(49)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(50)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(51)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(52)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(53)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(54)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(55)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(56)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(57)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(58)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(59)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(60)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(61)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(62)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(63)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-209 -attr oid 207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-210 -attr oid 208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-211 -attr oid 209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-212 -attr oid 210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-214 -attr oid 212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-215 -attr oid 213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-216 -attr oid 214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-218 -attr oid 216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     portBus vec:rsci.wea_d.core.sct(1:0) output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-222 -attr oid 220 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-223 -attr oid 221 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-224 -attr oid 222 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-225 -attr oid 223 -attr vt d
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-229 -attr oid 227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {VEC_LOOP:conc#6.itm(0)} -attr vt d
load net {VEC_LOOP:conc#6.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#6.itm} 2 {VEC_LOOP:conc#6.itm(0)} {VEC_LOOP:conc#6.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-230 -attr oid 228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {VEC_LOOP:conc#7.itm(0)} -attr vt d
load net {VEC_LOOP:conc#7.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#7.itm} 2 {VEC_LOOP:conc#7.itm(0)} {VEC_LOOP:conc#7.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {VEC_LOOP:conc#8.itm(0)} -attr vt d
load net {VEC_LOOP:conc#8.itm(1)} -attr vt d
load net {VEC_LOOP:conc#8.itm(2)} -attr vt d
load net {VEC_LOOP:conc#8.itm(3)} -attr vt d
load net {VEC_LOOP:conc#8.itm(4)} -attr vt d
load net {VEC_LOOP:conc#8.itm(5)} -attr vt d
load net {VEC_LOOP:conc#8.itm(6)} -attr vt d
load net {VEC_LOOP:conc#8.itm(7)} -attr vt d
load net {VEC_LOOP:conc#8.itm(8)} -attr vt d
load net {VEC_LOOP:conc#8.itm(9)} -attr vt d
load net {VEC_LOOP:conc#8.itm(10)} -attr vt d
load net {VEC_LOOP:conc#8.itm(11)} -attr vt d
load net {VEC_LOOP:conc#8.itm(12)} -attr vt d
load net {VEC_LOOP:conc#8.itm(13)} -attr vt d
load net {VEC_LOOP:conc#8.itm(14)} -attr vt d
load net {VEC_LOOP:conc#8.itm(15)} -attr vt d
load net {VEC_LOOP:conc#8.itm(16)} -attr vt d
load net {VEC_LOOP:conc#8.itm(17)} -attr vt d
load net {VEC_LOOP:conc#8.itm(18)} -attr vt d
load net {VEC_LOOP:conc#8.itm(19)} -attr vt d
load net {VEC_LOOP:conc#8.itm(20)} -attr vt d
load net {VEC_LOOP:conc#8.itm(21)} -attr vt d
load net {VEC_LOOP:conc#8.itm(22)} -attr vt d
load net {VEC_LOOP:conc#8.itm(23)} -attr vt d
load net {VEC_LOOP:conc#8.itm(24)} -attr vt d
load net {VEC_LOOP:conc#8.itm(25)} -attr vt d
load net {VEC_LOOP:conc#8.itm(26)} -attr vt d
load net {VEC_LOOP:conc#8.itm(27)} -attr vt d
load net {VEC_LOOP:conc#8.itm(28)} -attr vt d
load net {VEC_LOOP:conc#8.itm(29)} -attr vt d
load net {VEC_LOOP:conc#8.itm(30)} -attr vt d
load net {VEC_LOOP:conc#8.itm(31)} -attr vt d
load net {VEC_LOOP:conc#8.itm(32)} -attr vt d
load net {VEC_LOOP:conc#8.itm(33)} -attr vt d
load net {VEC_LOOP:conc#8.itm(34)} -attr vt d
load net {VEC_LOOP:conc#8.itm(35)} -attr vt d
load net {VEC_LOOP:conc#8.itm(36)} -attr vt d
load net {VEC_LOOP:conc#8.itm(37)} -attr vt d
load net {VEC_LOOP:conc#8.itm(38)} -attr vt d
load net {VEC_LOOP:conc#8.itm(39)} -attr vt d
load net {VEC_LOOP:conc#8.itm(40)} -attr vt d
load net {VEC_LOOP:conc#8.itm(41)} -attr vt d
load net {VEC_LOOP:conc#8.itm(42)} -attr vt d
load net {VEC_LOOP:conc#8.itm(43)} -attr vt d
load net {VEC_LOOP:conc#8.itm(44)} -attr vt d
load net {VEC_LOOP:conc#8.itm(45)} -attr vt d
load net {VEC_LOOP:conc#8.itm(46)} -attr vt d
load net {VEC_LOOP:conc#8.itm(47)} -attr vt d
load net {VEC_LOOP:conc#8.itm(48)} -attr vt d
load net {VEC_LOOP:conc#8.itm(49)} -attr vt d
load net {VEC_LOOP:conc#8.itm(50)} -attr vt d
load net {VEC_LOOP:conc#8.itm(51)} -attr vt d
load net {VEC_LOOP:conc#8.itm(52)} -attr vt d
load net {VEC_LOOP:conc#8.itm(53)} -attr vt d
load net {VEC_LOOP:conc#8.itm(54)} -attr vt d
load net {VEC_LOOP:conc#8.itm(55)} -attr vt d
load net {VEC_LOOP:conc#8.itm(56)} -attr vt d
load net {VEC_LOOP:conc#8.itm(57)} -attr vt d
load net {VEC_LOOP:conc#8.itm(58)} -attr vt d
load net {VEC_LOOP:conc#8.itm(59)} -attr vt d
load net {VEC_LOOP:conc#8.itm(60)} -attr vt d
load net {VEC_LOOP:conc#8.itm(61)} -attr vt d
load net {VEC_LOOP:conc#8.itm(62)} -attr vt d
load net {VEC_LOOP:conc#8.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#8.itm} 64 {VEC_LOOP:conc#8.itm(0)} {VEC_LOOP:conc#8.itm(1)} {VEC_LOOP:conc#8.itm(2)} {VEC_LOOP:conc#8.itm(3)} {VEC_LOOP:conc#8.itm(4)} {VEC_LOOP:conc#8.itm(5)} {VEC_LOOP:conc#8.itm(6)} {VEC_LOOP:conc#8.itm(7)} {VEC_LOOP:conc#8.itm(8)} {VEC_LOOP:conc#8.itm(9)} {VEC_LOOP:conc#8.itm(10)} {VEC_LOOP:conc#8.itm(11)} {VEC_LOOP:conc#8.itm(12)} {VEC_LOOP:conc#8.itm(13)} {VEC_LOOP:conc#8.itm(14)} {VEC_LOOP:conc#8.itm(15)} {VEC_LOOP:conc#8.itm(16)} {VEC_LOOP:conc#8.itm(17)} {VEC_LOOP:conc#8.itm(18)} {VEC_LOOP:conc#8.itm(19)} {VEC_LOOP:conc#8.itm(20)} {VEC_LOOP:conc#8.itm(21)} {VEC_LOOP:conc#8.itm(22)} {VEC_LOOP:conc#8.itm(23)} {VEC_LOOP:conc#8.itm(24)} {VEC_LOOP:conc#8.itm(25)} {VEC_LOOP:conc#8.itm(26)} {VEC_LOOP:conc#8.itm(27)} {VEC_LOOP:conc#8.itm(28)} {VEC_LOOP:conc#8.itm(29)} {VEC_LOOP:conc#8.itm(30)} {VEC_LOOP:conc#8.itm(31)} {VEC_LOOP:conc#8.itm(32)} {VEC_LOOP:conc#8.itm(33)} {VEC_LOOP:conc#8.itm(34)} {VEC_LOOP:conc#8.itm(35)} {VEC_LOOP:conc#8.itm(36)} {VEC_LOOP:conc#8.itm(37)} {VEC_LOOP:conc#8.itm(38)} {VEC_LOOP:conc#8.itm(39)} {VEC_LOOP:conc#8.itm(40)} {VEC_LOOP:conc#8.itm(41)} {VEC_LOOP:conc#8.itm(42)} {VEC_LOOP:conc#8.itm(43)} {VEC_LOOP:conc#8.itm(44)} {VEC_LOOP:conc#8.itm(45)} {VEC_LOOP:conc#8.itm(46)} {VEC_LOOP:conc#8.itm(47)} {VEC_LOOP:conc#8.itm(48)} {VEC_LOOP:conc#8.itm(49)} {VEC_LOOP:conc#8.itm(50)} {VEC_LOOP:conc#8.itm(51)} {VEC_LOOP:conc#8.itm(52)} {VEC_LOOP:conc#8.itm(53)} {VEC_LOOP:conc#8.itm(54)} {VEC_LOOP:conc#8.itm(55)} {VEC_LOOP:conc#8.itm(56)} {VEC_LOOP:conc#8.itm(57)} {VEC_LOOP:conc#8.itm(58)} {VEC_LOOP:conc#8.itm(59)} {VEC_LOOP:conc#8.itm(60)} {VEC_LOOP:conc#8.itm(61)} {VEC_LOOP:conc#8.itm(62)} {VEC_LOOP:conc#8.itm(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-234 -attr oid 232 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-235 -attr oid 233 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-236 -attr oid 234 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-237 -attr oid 235 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-240 -attr oid 238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-244 -attr oid 242 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-245 -attr oid 243 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-246 -attr oid 244 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-247 -attr oid 245 -attr vt d
load net {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-248 -attr oid 246 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-249 -attr oid 247 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-250 -attr oid 248 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-251 -attr oid 249 -attr vt d
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-252 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-253 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-254 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-256 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-259 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-261 -attr oid 259 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-262 -attr oid 260 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-263 -attr oid 261 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-264 -attr oid 262 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-265 -attr oid 263 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-266 -attr oid 264 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-267 -attr oid 265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-268 -attr oid 266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-269 -attr oid 267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-270 -attr oid 268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-271 -attr oid 269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.wea_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-272 -attr oid 270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-273 -attr oid 271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-274 -attr oid 272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-275 -attr oid 273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.wea_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-276 -attr oid 274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-277 -attr oid 275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-278 -attr oid 276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-279 -attr oid 277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-280 -attr oid 278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-281 -attr oid 279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-282 -attr oid 280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-283 -attr oid 281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-284 -attr oid 282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-285 -attr oid 283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-293 -attr oid 291 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-294 -attr oid 292 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-295 -attr oid 293 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-296 -attr oid 294 -attr vt d
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-297 -attr oid 295 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-298 -attr oid 296 -attr vt d
load net {ensig.cgo} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-299 -attr oid 297 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-300 -attr oid 298 -attr vt d
load net {mult():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-301 -attr oid 299 -attr vt d
load net {mult():cmp.ccs_ccore_en} -port {mult():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-303 -attr oid 301 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-304 -attr oid 302 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-305 -attr oid 303 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -port {modulo_sub():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-306 -attr oid 304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-307 -attr oid 305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-308 -attr oid 306 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#11" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#11" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-309 -attr oid 307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-310 -attr oid 308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-316 -attr oid 314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-317 -attr oid 315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-318 -attr oid 316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-319 -attr oid 317 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-320 -attr oid 318 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-321 -attr oid 319 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-322 -attr oid 320 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-323 -attr oid 321 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-324 -attr oid 322 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-325 -attr oid 323 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-326 -attr oid 324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-327 -attr oid 325 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-328 -attr oid 326 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-329 -attr oid 327 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-330 -attr oid 328 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-331 -attr oid 329 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-332 -attr oid 330 -attr vt d
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-333 -attr oid 331 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-334 -attr oid 332 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-335 -attr oid 333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-336 -attr oid 334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-337 -attr oid 335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-338 -attr oid 336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-339 -attr oid 337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-340 -attr oid 338 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-341 -attr oid 339 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-342 -attr oid 340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-343 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-344 -attr oid 342 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.bfwt} 32 {twiddle:rsci.qb_d.bfwt(0)} {twiddle:rsci.qb_d.bfwt(1)} {twiddle:rsci.qb_d.bfwt(2)} {twiddle:rsci.qb_d.bfwt(3)} {twiddle:rsci.qb_d.bfwt(4)} {twiddle:rsci.qb_d.bfwt(5)} {twiddle:rsci.qb_d.bfwt(6)} {twiddle:rsci.qb_d.bfwt(7)} {twiddle:rsci.qb_d.bfwt(8)} {twiddle:rsci.qb_d.bfwt(9)} {twiddle:rsci.qb_d.bfwt(10)} {twiddle:rsci.qb_d.bfwt(11)} {twiddle:rsci.qb_d.bfwt(12)} {twiddle:rsci.qb_d.bfwt(13)} {twiddle:rsci.qb_d.bfwt(14)} {twiddle:rsci.qb_d.bfwt(15)} {twiddle:rsci.qb_d.bfwt(16)} {twiddle:rsci.qb_d.bfwt(17)} {twiddle:rsci.qb_d.bfwt(18)} {twiddle:rsci.qb_d.bfwt(19)} {twiddle:rsci.qb_d.bfwt(20)} {twiddle:rsci.qb_d.bfwt(21)} {twiddle:rsci.qb_d.bfwt(22)} {twiddle:rsci.qb_d.bfwt(23)} {twiddle:rsci.qb_d.bfwt(24)} {twiddle:rsci.qb_d.bfwt(25)} {twiddle:rsci.qb_d.bfwt(26)} {twiddle:rsci.qb_d.bfwt(27)} {twiddle:rsci.qb_d.bfwt(28)} {twiddle:rsci.qb_d.bfwt(29)} {twiddle:rsci.qb_d.bfwt(30)} {twiddle:rsci.qb_d.bfwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-347 -attr oid 345 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-348 -attr oid 346 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-349 -attr oid 347 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-350 -attr oid 348 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-351 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-352 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-353 -attr oid 351 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-354 -attr oid 352 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-355 -attr oid 353 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-356 -attr oid 354 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-357 -attr oid 355 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-358 -attr oid 356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-359 -attr oid 357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-360 -attr oid 358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-361 -attr oid 359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {clk} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-363 -attr oid 361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_f:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-364 -attr oid 362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-365 -attr oid 363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-366 -attr oid 364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-367 -attr oid 365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-368 -attr oid 366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-369 -attr oid 367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-370 -attr oid 368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-372 -attr oid 370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-375 -attr oid 373 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-376 -attr oid 374 -attr vt d
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-377 -attr oid 375 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-378 -attr oid 376 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-379 -attr oid 377 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-380 -attr oid 378 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-382 -attr oid 380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-383 -attr oid 381 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-385 -attr oid 383 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-386 -attr oid 384 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-387 -attr oid 385 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-388 -attr oid 386 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-389 -attr oid 387 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-390 -attr oid 388 -attr vt d
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-391 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-392 -attr oid 390 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-393 -attr oid 391 -attr vt d
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-394 -attr oid 392 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-395 -attr oid 393 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-396 -attr oid 394 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-397 -attr oid 395 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-398 -attr oid 396 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-399 -attr oid 397 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-400 -attr oid 398 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-401 -attr oid 399 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-402 -attr oid 400 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-403 -attr oid 401 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-404 -attr oid 402 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-405 -attr oid 403 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-406 -attr oid 404 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-407 -attr oid 405 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-408 -attr oid 406 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-409 -attr oid 407 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-410 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-411 -attr oid 409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-412 -attr oid 410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-413 -attr oid 411 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-414 -attr oid 412 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-415 -attr oid 413 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-416 -attr oid 414 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-417 -attr oid 415 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-418 -attr oid 416 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-419 -attr oid 417 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-420 -attr oid 418 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-421 -attr oid 419 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-422 -attr oid 420 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-423 -attr oid 421 -attr vt d
load net {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-424 -attr oid 422 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-425 -attr oid 423 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-426 -attr oid 424 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-427 -attr oid 425 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-428 -attr oid 426 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-429 -attr oid 427 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-430 -attr oid 428 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-431 -attr oid 429 -attr vt d
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-432 -attr oid 430 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-433 -attr oid 431 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-434 -attr oid 432 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-435 -attr oid 433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-436 -attr oid 434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-437 -attr oid 435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load inst "COMP_LOOP:twiddle_help:and#4" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-438 -attr oid 436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_help:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-440 -attr oid 438 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-441 -attr oid 439 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-442 -attr oid 440 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-443 -attr oid 441 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-444 -attr oid 442 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.bfwt} 32 {twiddle_h:rsci.qb_d.bfwt(0)} {twiddle_h:rsci.qb_d.bfwt(1)} {twiddle_h:rsci.qb_d.bfwt(2)} {twiddle_h:rsci.qb_d.bfwt(3)} {twiddle_h:rsci.qb_d.bfwt(4)} {twiddle_h:rsci.qb_d.bfwt(5)} {twiddle_h:rsci.qb_d.bfwt(6)} {twiddle_h:rsci.qb_d.bfwt(7)} {twiddle_h:rsci.qb_d.bfwt(8)} {twiddle_h:rsci.qb_d.bfwt(9)} {twiddle_h:rsci.qb_d.bfwt(10)} {twiddle_h:rsci.qb_d.bfwt(11)} {twiddle_h:rsci.qb_d.bfwt(12)} {twiddle_h:rsci.qb_d.bfwt(13)} {twiddle_h:rsci.qb_d.bfwt(14)} {twiddle_h:rsci.qb_d.bfwt(15)} {twiddle_h:rsci.qb_d.bfwt(16)} {twiddle_h:rsci.qb_d.bfwt(17)} {twiddle_h:rsci.qb_d.bfwt(18)} {twiddle_h:rsci.qb_d.bfwt(19)} {twiddle_h:rsci.qb_d.bfwt(20)} {twiddle_h:rsci.qb_d.bfwt(21)} {twiddle_h:rsci.qb_d.bfwt(22)} {twiddle_h:rsci.qb_d.bfwt(23)} {twiddle_h:rsci.qb_d.bfwt(24)} {twiddle_h:rsci.qb_d.bfwt(25)} {twiddle_h:rsci.qb_d.bfwt(26)} {twiddle_h:rsci.qb_d.bfwt(27)} {twiddle_h:rsci.qb_d.bfwt(28)} {twiddle_h:rsci.qb_d.bfwt(29)} {twiddle_h:rsci.qb_d.bfwt(30)} {twiddle_h:rsci.qb_d.bfwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-445 -attr oid 443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-446 -attr oid 444 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-447 -attr oid 445 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-448 -attr oid 446 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-449 -attr oid 447 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-450 -attr oid 448 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-451 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-452 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-453 -attr oid 451 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-454 -attr oid 452 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-455 -attr oid 453 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-456 -attr oid 454 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-457 -attr oid 455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-458 -attr oid 456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-459 -attr oid 457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-460 -attr oid 458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-461 -attr oid 459 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {clk} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-462 -attr oid 460 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_help:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-463 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-464 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-465 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-466 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-473 -attr oid 471 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-474 -attr oid 472 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-475 -attr oid 473 -attr vt d
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-476 -attr oid 474 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-477 -attr oid 475 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-478 -attr oid 476 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-479 -attr oid 477 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-480 -attr oid 478 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-482 -attr oid 480 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-483 -attr oid 481 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-484 -attr oid 482 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-485 -attr oid 483 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-486 -attr oid 484 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-487 -attr oid 485 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-488 -attr oid 486 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-489 -attr oid 487 -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-490 -attr oid 488 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-491 -attr oid 489 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-492 -attr oid 490 -attr vt d
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-493 -attr oid 491 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-494 -attr oid 492 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-495 -attr oid 493 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-496 -attr oid 494 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-497 -attr oid 495 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-498 -attr oid 496 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-499 -attr oid 497 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-500 -attr oid 498 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-501 -attr oid 499 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-502 -attr oid 500 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-503 -attr oid 501 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-504 -attr oid 502 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-505 -attr oid 503 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-506 -attr oid 504 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-507 -attr oid 505 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-508 -attr oid 506 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-509 -attr oid 507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-510 -attr oid 508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-511 -attr oid 509 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-512 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-514 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-515 -attr oid 513 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-516 -attr oid 514 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-517 -attr oid 515 -attr vt d
load net {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-518 -attr oid 516 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-519 -attr oid 517 -attr vt d
load net {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-520 -attr oid 518 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-521 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-522 -attr oid 520 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-523 -attr oid 521 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-524 -attr oid 522 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-525 -attr oid 523 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-526 -attr oid 524 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-527 -attr oid 525 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-528 -attr oid 526 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-529 -attr oid 527 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-530 -attr oid 528 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-531 -attr oid 529 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-532 -attr oid 530 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-533 -attr oid 531 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-534 -attr oid 532 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-535 -attr oid 533 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-536 -attr oid 534 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-537 -attr oid 535 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-538 -attr oid 536 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-539 -attr oid 537 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-540 -attr oid 538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-541 -attr oid 539 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-542 -attr oid 540 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-543 -attr oid 541 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-544 -attr oid 542 -attr vt d
load net {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-545 -attr oid 543 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-546 -attr oid 544 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-547 -attr oid 545 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-548 -attr oid 546 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-549 -attr oid 547 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-550 -attr oid 548 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-551 -attr oid 549 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-552 -attr oid 550 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-553 -attr oid 551 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-554 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-555 -attr oid 553 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-556 -attr oid 554 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-557 -attr oid 555 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-558 -attr oid 556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-559 -attr oid 557 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-560 -attr oid 558 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-561 -attr oid 559 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-562 -attr oid 560 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-563 -attr oid 561 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-564 -attr oid 562 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-566 -attr oid 564 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-567 -attr oid 565 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-568 -attr oid 566 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-569 -attr oid 567 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-570 -attr oid 568 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-571 -attr oid 569 -attr vt d
load net {complete:rsci.irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-572 -attr oid 570 -attr vt d
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-573 -attr oid 571 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-574 -attr oid 572 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-575 -attr oid 573 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-576 -attr oid 574 -attr vt d
load net {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-577 -attr oid 575 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-578 -attr oid 576 -attr vt d
load net {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-579 -attr oid 577 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-580 -attr oid 578 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-581 -attr oid 579 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-582 -attr oid 580 -attr vt d
load net {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-583 -attr oid 581 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-584 -attr oid 582 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-585 -attr oid 583 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-586 -attr oid 584 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-587 -attr oid 585 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-588 -attr oid 586 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-589 -attr oid 587 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-590 -attr oid 588 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-591 -attr oid 589 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-592 -attr oid 590 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-593 -attr oid 591 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-594 -attr oid 592 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-595 -attr oid 593 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-596 -attr oid 594 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-597 -attr oid 595 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-598 -attr oid 596 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-599 -attr oid 597 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-600 -attr oid 598 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-601 -attr oid 599 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-602 -attr oid 600 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-603 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-604 -attr oid 602 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-605 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-606 -attr oid 604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-607 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-608 -attr oid 606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-609 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-610 -attr oid 608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-611 -attr oid 609 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-612 -attr oid 610 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-613 -attr oid 611 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-614 -attr oid 612 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-615 -attr oid 613 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-616 -attr oid 614 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-617 -attr oid 615 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-618 -attr oid 616 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-620 -attr oid 617 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-621 -attr oid 618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-622 -attr oid 619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-623 -attr oid 620 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-624 -attr oid 621 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-625 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-626 -attr oid 623 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-627 -attr oid 624 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-628 -attr oid 625 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-629 -attr oid 626 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-630 -attr oid 627 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-631 -attr oid 628 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-632 -attr oid 629 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-633 -attr oid 630 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-634 -attr oid 631 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-635 -attr oid 632 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-636 -attr oid 633 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-637 -attr oid 634 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-638 -attr oid 635 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-639 -attr oid 636 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-640 -attr oid 637 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-641 -attr oid 638 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-642 -attr oid 639 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-643 -attr oid 640 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-644 -attr oid 641 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-645 -attr oid 642 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-646 -attr oid 643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-647 -attr oid 644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-648 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-649 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-650 -attr oid 647 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-651 -attr oid 648 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-652 -attr oid 649 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-653 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-654 -attr oid 651 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-655 -attr oid 652 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-656 -attr oid 653 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-657 -attr oid 654 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-658 -attr oid 655 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-659 -attr oid 656 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-660 -attr oid 657 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-661 -attr oid 658 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-663 -attr oid 660 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-664 -attr oid 661 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-665 -attr oid 662 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-666 -attr oid 663 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-667 -attr oid 664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-668 -attr oid 665 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-669 -attr oid 666 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-670 -attr oid 667 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-671 -attr oid 668 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-672 -attr oid 669 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-673 -attr oid 670 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-674 -attr oid 671 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-675 -attr oid 672 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-677 -attr oid 674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-678 -attr oid 675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-679 -attr oid 676 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-680 -attr oid 677 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-681 -attr oid 678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-682 -attr oid 679 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-683 -attr oid 680 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-684 -attr oid 681 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-685 -attr oid 682 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-686 -attr oid 683 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-687 -attr oid 684 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-688 -attr oid 685 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-689 -attr oid 686 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-690 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-691 -attr oid 688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-692 -attr oid 689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-693 -attr oid 690 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-694 -attr oid 691 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-695 -attr oid 692 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-696 -attr oid 693 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-697 -attr oid 694 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-698 -attr oid 695 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-699 -attr oid 696 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-700 -attr oid 697 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-701 -attr oid 698 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-702 -attr oid 699 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-703 -attr oid 700 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-707 -attr oid 704 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-708 -attr oid 705 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-709 -attr oid 706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-710 -attr oid 707 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-711 -attr oid 708 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-712 -attr oid 709 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-713 -attr oid 710 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-714 -attr oid 711 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-715 -attr oid 712 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-716 -attr oid 713 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-717 -attr oid 714 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-720 -attr oid 717 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-721 -attr oid 718 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-722 -attr oid 719 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-723 -attr oid 720 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-724 -attr oid 721 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-725 -attr oid 722 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-726 -attr oid 723 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-727 -attr oid 724 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-728 -attr oid 725 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-729 -attr oid 726 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-730 -attr oid 727 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-731 -attr oid 728 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-733 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-734 -attr oid 731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-735 -attr oid 732 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-736 -attr oid 733 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-737 -attr oid 734 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-738 -attr oid 735 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-739 -attr oid 736 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-740 -attr oid 737 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-741 -attr oid 738 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-742 -attr oid 739 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-743 -attr oid 740 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-744 -attr oid 741 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-745 -attr oid 742 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-749 -attr oid 746 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-750 -attr oid 747 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-751 -attr oid 748 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-752 -attr oid 749 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-753 -attr oid 750 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-754 -attr oid 751 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-755 -attr oid 752 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-756 -attr oid 753 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-757 -attr oid 754 -attr vt d
load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-758 -attr oid 755 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-759 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-760 -attr oid 757 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-761 -attr oid 758 -attr vt d
load net {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-762 -attr oid 759 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-764 -attr oid 761 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-765 -attr oid 762 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-766 -attr oid 763 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-767 -attr oid 764 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-768 -attr oid 765 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-769 -attr oid 766 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-770 -attr oid 767 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(14:0) output 15 {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-771 -attr oid 768 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-772 -attr oid 769 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-773 -attr oid 770
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-774 -attr oid 771 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-775 -attr oid 772
load net {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-776 -attr oid 773 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-777 -attr oid 774
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load netBundle {fsm_output} 15 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-778 -attr oid 775 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {VEC_LOOP.C#6_tr0} -attr vt d
load net {VEC_LOOP.C#6_tr0} -port {VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {9142b71a-e1e8-40b5-a529-69ed582f8ca9-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v9} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-779 -attr oid 776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-780 -attr oid 777 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-781 -attr oid 778 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-782 -attr oid 779 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-783 -attr oid 780 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-784 -attr oid 781 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-785 -attr oid 782 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-786 -attr oid 783 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-787 -attr oid 784 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-788 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-789 -attr oid 786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-790 -attr oid 787 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.adra_d(19:0) output 20 {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-791 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-792 -attr oid 789 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-793 -attr oid 790 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-794 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-795 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-796 -attr oid 793 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-797 -attr oid 794 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-798 -attr oid 795 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-799 -attr oid 796 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-800 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle:rsci.adrb_d.pff(9:0) output 10 {twiddle:rsci.adrb_d.pff(9)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-801 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_dd399d4082bfb1cbfba92496f4a2a48f70bd()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_b34d1fc81f426503f0338916345b2acd634e()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(14:0) output 15 {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(10,-1,10,-1,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-802 -attr oid 799 -attr vt d
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-803 -attr oid 800 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-804 -attr oid 801 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-805 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-806 -attr oid 803 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-807 -attr oid 804 -attr vt d
load net {mult():cmp.return_rsc_z(0)} -attr vt d
load net {mult():cmp.return_rsc_z(1)} -attr vt d
load net {mult():cmp.return_rsc_z(2)} -attr vt d
load net {mult():cmp.return_rsc_z(3)} -attr vt d
load net {mult():cmp.return_rsc_z(4)} -attr vt d
load net {mult():cmp.return_rsc_z(5)} -attr vt d
load net {mult():cmp.return_rsc_z(6)} -attr vt d
load net {mult():cmp.return_rsc_z(7)} -attr vt d
load net {mult():cmp.return_rsc_z(8)} -attr vt d
load net {mult():cmp.return_rsc_z(9)} -attr vt d
load net {mult():cmp.return_rsc_z(10)} -attr vt d
load net {mult():cmp.return_rsc_z(11)} -attr vt d
load net {mult():cmp.return_rsc_z(12)} -attr vt d
load net {mult():cmp.return_rsc_z(13)} -attr vt d
load net {mult():cmp.return_rsc_z(14)} -attr vt d
load net {mult():cmp.return_rsc_z(15)} -attr vt d
load net {mult():cmp.return_rsc_z(16)} -attr vt d
load net {mult():cmp.return_rsc_z(17)} -attr vt d
load net {mult():cmp.return_rsc_z(18)} -attr vt d
load net {mult():cmp.return_rsc_z(19)} -attr vt d
load net {mult():cmp.return_rsc_z(20)} -attr vt d
load net {mult():cmp.return_rsc_z(21)} -attr vt d
load net {mult():cmp.return_rsc_z(22)} -attr vt d
load net {mult():cmp.return_rsc_z(23)} -attr vt d
load net {mult():cmp.return_rsc_z(24)} -attr vt d
load net {mult():cmp.return_rsc_z(25)} -attr vt d
load net {mult():cmp.return_rsc_z(26)} -attr vt d
load net {mult():cmp.return_rsc_z(27)} -attr vt d
load net {mult():cmp.return_rsc_z(28)} -attr vt d
load net {mult():cmp.return_rsc_z(29)} -attr vt d
load net {mult():cmp.return_rsc_z(30)} -attr vt d
load net {mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {mult():cmp.return_rsc_z} 32 {mult():cmp.return_rsc_z(0)} {mult():cmp.return_rsc_z(1)} {mult():cmp.return_rsc_z(2)} {mult():cmp.return_rsc_z(3)} {mult():cmp.return_rsc_z(4)} {mult():cmp.return_rsc_z(5)} {mult():cmp.return_rsc_z(6)} {mult():cmp.return_rsc_z(7)} {mult():cmp.return_rsc_z(8)} {mult():cmp.return_rsc_z(9)} {mult():cmp.return_rsc_z(10)} {mult():cmp.return_rsc_z(11)} {mult():cmp.return_rsc_z(12)} {mult():cmp.return_rsc_z(13)} {mult():cmp.return_rsc_z(14)} {mult():cmp.return_rsc_z(15)} {mult():cmp.return_rsc_z(16)} {mult():cmp.return_rsc_z(17)} {mult():cmp.return_rsc_z(18)} {mult():cmp.return_rsc_z(19)} {mult():cmp.return_rsc_z(20)} {mult():cmp.return_rsc_z(21)} {mult():cmp.return_rsc_z(22)} {mult():cmp.return_rsc_z(23)} {mult():cmp.return_rsc_z(24)} {mult():cmp.return_rsc_z(25)} {mult():cmp.return_rsc_z(26)} {mult():cmp.return_rsc_z(27)} {mult():cmp.return_rsc_z(28)} {mult():cmp.return_rsc_z(29)} {mult():cmp.return_rsc_z(30)} {mult():cmp.return_rsc_z(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-808 -attr oid 805 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-809 -attr oid 806 -attr vt d
load net {modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_sub():cmp.return_rsc_z} 32 {modulo_sub():cmp.return_rsc_z(0)} {modulo_sub():cmp.return_rsc_z(1)} {modulo_sub():cmp.return_rsc_z(2)} {modulo_sub():cmp.return_rsc_z(3)} {modulo_sub():cmp.return_rsc_z(4)} {modulo_sub():cmp.return_rsc_z(5)} {modulo_sub():cmp.return_rsc_z(6)} {modulo_sub():cmp.return_rsc_z(7)} {modulo_sub():cmp.return_rsc_z(8)} {modulo_sub():cmp.return_rsc_z(9)} {modulo_sub():cmp.return_rsc_z(10)} {modulo_sub():cmp.return_rsc_z(11)} {modulo_sub():cmp.return_rsc_z(12)} {modulo_sub():cmp.return_rsc_z(13)} {modulo_sub():cmp.return_rsc_z(14)} {modulo_sub():cmp.return_rsc_z(15)} {modulo_sub():cmp.return_rsc_z(16)} {modulo_sub():cmp.return_rsc_z(17)} {modulo_sub():cmp.return_rsc_z(18)} {modulo_sub():cmp.return_rsc_z(19)} {modulo_sub():cmp.return_rsc_z(20)} {modulo_sub():cmp.return_rsc_z(21)} {modulo_sub():cmp.return_rsc_z(22)} {modulo_sub():cmp.return_rsc_z(23)} {modulo_sub():cmp.return_rsc_z(24)} {modulo_sub():cmp.return_rsc_z(25)} {modulo_sub():cmp.return_rsc_z(26)} {modulo_sub():cmp.return_rsc_z(27)} {modulo_sub():cmp.return_rsc_z(28)} {modulo_sub():cmp.return_rsc_z(29)} {modulo_sub():cmp.return_rsc_z(30)} {modulo_sub():cmp.return_rsc_z(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-810 -attr oid 807 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-811 -attr oid 808 -attr vt d
load net {modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_add():cmp.return_rsc_z} 32 {modulo_add():cmp.return_rsc_z(0)} {modulo_add():cmp.return_rsc_z(1)} {modulo_add():cmp.return_rsc_z(2)} {modulo_add():cmp.return_rsc_z(3)} {modulo_add():cmp.return_rsc_z(4)} {modulo_add():cmp.return_rsc_z(5)} {modulo_add():cmp.return_rsc_z(6)} {modulo_add():cmp.return_rsc_z(7)} {modulo_add():cmp.return_rsc_z(8)} {modulo_add():cmp.return_rsc_z(9)} {modulo_add():cmp.return_rsc_z(10)} {modulo_add():cmp.return_rsc_z(11)} {modulo_add():cmp.return_rsc_z(12)} {modulo_add():cmp.return_rsc_z(13)} {modulo_add():cmp.return_rsc_z(14)} {modulo_add():cmp.return_rsc_z(15)} {modulo_add():cmp.return_rsc_z(16)} {modulo_add():cmp.return_rsc_z(17)} {modulo_add():cmp.return_rsc_z(18)} {modulo_add():cmp.return_rsc_z(19)} {modulo_add():cmp.return_rsc_z(20)} {modulo_add():cmp.return_rsc_z(21)} {modulo_add():cmp.return_rsc_z(22)} {modulo_add():cmp.return_rsc_z(23)} {modulo_add():cmp.return_rsc_z(24)} {modulo_add():cmp.return_rsc_z(25)} {modulo_add():cmp.return_rsc_z(26)} {modulo_add():cmp.return_rsc_z(27)} {modulo_add():cmp.return_rsc_z(28)} {modulo_add():cmp.return_rsc_z(29)} {modulo_add():cmp.return_rsc_z(30)} {modulo_add():cmp.return_rsc_z(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-812 -attr oid 809 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse.sva} 10 {VEC_LOOP:acc#1.cse.sva(0)} {VEC_LOOP:acc#1.cse.sva(1)} {VEC_LOOP:acc#1.cse.sva(2)} {VEC_LOOP:acc#1.cse.sva(3)} {VEC_LOOP:acc#1.cse.sva(4)} {VEC_LOOP:acc#1.cse.sva(5)} {VEC_LOOP:acc#1.cse.sva(6)} {VEC_LOOP:acc#1.cse.sva(7)} {VEC_LOOP:acc#1.cse.sva(8)} {VEC_LOOP:acc#1.cse.sva(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-813 -attr oid 810 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 11 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-814 -attr oid 811 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(10:0).sva#1(0)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(1)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(2)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(3)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(4)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(5)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(6)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(7)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(8)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(9)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(10)} -attr vt d
load netBundle {VEC_LOOP:j(10:0).sva#1} 11 {VEC_LOOP:j(10:0).sva#1(0)} {VEC_LOOP:j(10:0).sva#1(1)} {VEC_LOOP:j(10:0).sva#1(2)} {VEC_LOOP:j(10:0).sva#1(3)} {VEC_LOOP:j(10:0).sva#1(4)} {VEC_LOOP:j(10:0).sva#1(5)} {VEC_LOOP:j(10:0).sva#1(6)} {VEC_LOOP:j(10:0).sva#1(7)} {VEC_LOOP:j(10:0).sva#1(8)} {VEC_LOOP:j(10:0).sva#1(9)} {VEC_LOOP:j(10:0).sva#1(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-815 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-816 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.wea_d.reg(0)} -attr vt d
load net {vec:rsci.wea_d.reg(1)} -attr vt d
load netBundle {vec:rsci.wea_d.reg} 2 {vec:rsci.wea_d.reg(0)} {vec:rsci.wea_d.reg(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-817 -attr oid 814 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {core.wten.iff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-818 -attr oid 815 -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-819 -attr oid 816 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-820 -attr oid 817 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {COMP_LOOP:twiddle_f.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f.sva} 32 {COMP_LOOP:twiddle_f.sva(0)} {COMP_LOOP:twiddle_f.sva(1)} {COMP_LOOP:twiddle_f.sva(2)} {COMP_LOOP:twiddle_f.sva(3)} {COMP_LOOP:twiddle_f.sva(4)} {COMP_LOOP:twiddle_f.sva(5)} {COMP_LOOP:twiddle_f.sva(6)} {COMP_LOOP:twiddle_f.sva(7)} {COMP_LOOP:twiddle_f.sva(8)} {COMP_LOOP:twiddle_f.sva(9)} {COMP_LOOP:twiddle_f.sva(10)} {COMP_LOOP:twiddle_f.sva(11)} {COMP_LOOP:twiddle_f.sva(12)} {COMP_LOOP:twiddle_f.sva(13)} {COMP_LOOP:twiddle_f.sva(14)} {COMP_LOOP:twiddle_f.sva(15)} {COMP_LOOP:twiddle_f.sva(16)} {COMP_LOOP:twiddle_f.sva(17)} {COMP_LOOP:twiddle_f.sva(18)} {COMP_LOOP:twiddle_f.sva(19)} {COMP_LOOP:twiddle_f.sva(20)} {COMP_LOOP:twiddle_f.sva(21)} {COMP_LOOP:twiddle_f.sva(22)} {COMP_LOOP:twiddle_f.sva(23)} {COMP_LOOP:twiddle_f.sva(24)} {COMP_LOOP:twiddle_f.sva(25)} {COMP_LOOP:twiddle_f.sva(26)} {COMP_LOOP:twiddle_f.sva(27)} {COMP_LOOP:twiddle_f.sva(28)} {COMP_LOOP:twiddle_f.sva(29)} {COMP_LOOP:twiddle_f.sva(30)} {COMP_LOOP:twiddle_f.sva(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-821 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_help.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help.sva} 32 {COMP_LOOP:twiddle_help.sva(0)} {COMP_LOOP:twiddle_help.sva(1)} {COMP_LOOP:twiddle_help.sva(2)} {COMP_LOOP:twiddle_help.sva(3)} {COMP_LOOP:twiddle_help.sva(4)} {COMP_LOOP:twiddle_help.sva(5)} {COMP_LOOP:twiddle_help.sva(6)} {COMP_LOOP:twiddle_help.sva(7)} {COMP_LOOP:twiddle_help.sva(8)} {COMP_LOOP:twiddle_help.sva(9)} {COMP_LOOP:twiddle_help.sva(10)} {COMP_LOOP:twiddle_help.sva(11)} {COMP_LOOP:twiddle_help.sva(12)} {COMP_LOOP:twiddle_help.sva(13)} {COMP_LOOP:twiddle_help.sva(14)} {COMP_LOOP:twiddle_help.sva(15)} {COMP_LOOP:twiddle_help.sva(16)} {COMP_LOOP:twiddle_help.sva(17)} {COMP_LOOP:twiddle_help.sva(18)} {COMP_LOOP:twiddle_help.sva(19)} {COMP_LOOP:twiddle_help.sva(20)} {COMP_LOOP:twiddle_help.sva(21)} {COMP_LOOP:twiddle_help.sva(22)} {COMP_LOOP:twiddle_help.sva(23)} {COMP_LOOP:twiddle_help.sva(24)} {COMP_LOOP:twiddle_help.sva(25)} {COMP_LOOP:twiddle_help.sva(26)} {COMP_LOOP:twiddle_help.sva(27)} {COMP_LOOP:twiddle_help.sva(28)} {COMP_LOOP:twiddle_help.sva(29)} {COMP_LOOP:twiddle_help.sva(30)} {COMP_LOOP:twiddle_help.sva(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-822 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {VEC_LOOP:acc#10.cse.sva#1(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva#1(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva#1} 10 {VEC_LOOP:acc#10.cse.sva#1(0)} {VEC_LOOP:acc#10.cse.sva#1(1)} {VEC_LOOP:acc#10.cse.sva#1(2)} {VEC_LOOP:acc#10.cse.sva#1(3)} {VEC_LOOP:acc#10.cse.sva#1(4)} {VEC_LOOP:acc#10.cse.sva#1(5)} {VEC_LOOP:acc#10.cse.sva#1(6)} {VEC_LOOP:acc#10.cse.sva#1(7)} {VEC_LOOP:acc#10.cse.sva#1(8)} {VEC_LOOP:acc#10.cse.sva#1(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-823 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse.sva:mx0w0} 10 {VEC_LOOP:acc#1.cse.sva:mx0w0(0)} {VEC_LOOP:acc#1.cse.sva:mx0w0(1)} {VEC_LOOP:acc#1.cse.sva:mx0w0(2)} {VEC_LOOP:acc#1.cse.sva:mx0w0(3)} {VEC_LOOP:acc#1.cse.sva:mx0w0(4)} {VEC_LOOP:acc#1.cse.sva:mx0w0(5)} {VEC_LOOP:acc#1.cse.sva:mx0w0(6)} {VEC_LOOP:acc#1.cse.sva:mx0w0(7)} {VEC_LOOP:acc#1.cse.sva:mx0w0(8)} {VEC_LOOP:acc#1.cse.sva:mx0w0(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-824 -attr oid 821 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva} 10 {VEC_LOOP:acc#10.cse.sva(0)} {VEC_LOOP:acc#10.cse.sva(1)} {VEC_LOOP:acc#10.cse.sva(2)} {VEC_LOOP:acc#10.cse.sva(3)} {VEC_LOOP:acc#10.cse.sva(4)} {VEC_LOOP:acc#10.cse.sva(5)} {VEC_LOOP:acc#10.cse.sva(6)} {VEC_LOOP:acc#10.cse.sva(7)} {VEC_LOOP:acc#10.cse.sva(8)} {VEC_LOOP:acc#10.cse.sva(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-825 -attr oid 822 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-826 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr vt d
load netBundle {COMP_LOOP:k(10:0).sva(9:0)} 10 {COMP_LOOP:k(10:0).sva(9:0)(0)} {COMP_LOOP:k(10:0).sva(9:0)(1)} {COMP_LOOP:k(10:0).sva(9:0)(2)} {COMP_LOOP:k(10:0).sva(9:0)(3)} {COMP_LOOP:k(10:0).sva(9:0)(4)} {COMP_LOOP:k(10:0).sva(9:0)(5)} {COMP_LOOP:k(10:0).sva(9:0)(6)} {COMP_LOOP:k(10:0).sva(9:0)(7)} {COMP_LOOP:k(10:0).sva(9:0)(8)} {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-827 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-828 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load netBundle {z.out} 11 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-829 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load netBundle {z.out#1} 11 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-830 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load netBundle {z.out#2} 11 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-831 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva#2} 4 {STAGE_LOOP:i(3:0).sva#2(0)} {STAGE_LOOP:i(3:0).sva#2(1)} {STAGE_LOOP:i(3:0).sva#2(2)} {STAGE_LOOP:i(3:0).sva#2(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-832 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-833 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-834 -attr oid 831 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm} 10 {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-835 -attr oid 832 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 10 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} {COMP_LOOP:k:exs.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-836 -attr oid 833 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and#1.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-837 -attr oid 834 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:mux.itm(0)} -attr vt d
load net {COMP_LOOP:k:mux.itm(1)} -attr vt d
load net {COMP_LOOP:k:mux.itm(2)} -attr vt d
load net {COMP_LOOP:k:mux.itm(3)} -attr vt d
load net {COMP_LOOP:k:mux.itm(4)} -attr vt d
load net {COMP_LOOP:k:mux.itm(5)} -attr vt d
load net {COMP_LOOP:k:mux.itm(6)} -attr vt d
load net {COMP_LOOP:k:mux.itm(7)} -attr vt d
load net {COMP_LOOP:k:mux.itm(8)} -attr vt d
load net {COMP_LOOP:k:mux.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:mux.itm} 10 {COMP_LOOP:k:mux.itm(0)} {COMP_LOOP:k:mux.itm(1)} {COMP_LOOP:k:mux.itm(2)} {COMP_LOOP:k:mux.itm(3)} {COMP_LOOP:k:mux.itm(4)} {COMP_LOOP:k:mux.itm(5)} {COMP_LOOP:k:mux.itm(6)} {COMP_LOOP:k:mux.itm(7)} {COMP_LOOP:k:mux.itm(8)} {COMP_LOOP:k:mux.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-838 -attr oid 835 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm} 10 {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-839 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {COMP_LOOP:k:exs#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs#1.itm} 10 {COMP_LOOP:k:exs#1.itm(0)} {COMP_LOOP:k:exs#1.itm(1)} {COMP_LOOP:k:exs#1.itm(2)} {COMP_LOOP:k:exs#1.itm(3)} {COMP_LOOP:k:exs#1.itm(4)} {COMP_LOOP:k:exs#1.itm(5)} {COMP_LOOP:k:exs#1.itm(6)} {COMP_LOOP:k:exs#1.itm(7)} {COMP_LOOP:k:exs#1.itm(8)} {COMP_LOOP:k:exs#1.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-840 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(z.out#2)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#2)(9-0).itm} 10 {VEC_LOOP:slc(z.out#2)(9-0).itm(0)} {VEC_LOOP:slc(z.out#2)(9-0).itm(1)} {VEC_LOOP:slc(z.out#2)(9-0).itm(2)} {VEC_LOOP:slc(z.out#2)(9-0).itm(3)} {VEC_LOOP:slc(z.out#2)(9-0).itm(4)} {VEC_LOOP:slc(z.out#2)(9-0).itm(5)} {VEC_LOOP:slc(z.out#2)(9-0).itm(6)} {VEC_LOOP:slc(z.out#2)(9-0).itm(7)} {VEC_LOOP:slc(z.out#2)(9-0).itm(8)} {VEC_LOOP:slc(z.out#2)(9-0).itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-841 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-842 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-843 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {VEC_LOOP:mux1h.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux1h.itm} 10 {VEC_LOOP:mux1h.itm(0)} {VEC_LOOP:mux1h.itm(1)} {VEC_LOOP:mux1h.itm(2)} {VEC_LOOP:mux1h.itm(3)} {VEC_LOOP:mux1h.itm(4)} {VEC_LOOP:mux1h.itm(5)} {VEC_LOOP:mux1h.itm(6)} {VEC_LOOP:mux1h.itm(7)} {VEC_LOOP:mux1h.itm(8)} {VEC_LOOP:mux1h.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-844 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {STAGE_LOOP:slc(z.out)(9-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(9-0).itm} 10 {STAGE_LOOP:slc(z.out)(9-0).itm(0)} {STAGE_LOOP:slc(z.out)(9-0).itm(1)} {STAGE_LOOP:slc(z.out)(9-0).itm(2)} {STAGE_LOOP:slc(z.out)(9-0).itm(3)} {STAGE_LOOP:slc(z.out)(9-0).itm(4)} {STAGE_LOOP:slc(z.out)(9-0).itm(5)} {STAGE_LOOP:slc(z.out)(9-0).itm(6)} {STAGE_LOOP:slc(z.out)(9-0).itm(7)} {STAGE_LOOP:slc(z.out)(9-0).itm(8)} {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-845 -attr oid 842 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-846 -attr oid 843 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-847 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-848 -attr oid 845 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:acc#8.itm(0)} -attr vt d
load net {VEC_LOOP:acc#8.itm(1)} -attr vt d
load net {VEC_LOOP:acc#8.itm(2)} -attr vt d
load net {VEC_LOOP:acc#8.itm(3)} -attr vt d
load net {VEC_LOOP:acc#8.itm(4)} -attr vt d
load net {VEC_LOOP:acc#8.itm(5)} -attr vt d
load net {VEC_LOOP:acc#8.itm(6)} -attr vt d
load net {VEC_LOOP:acc#8.itm(7)} -attr vt d
load net {VEC_LOOP:acc#8.itm(8)} -attr vt d
load net {VEC_LOOP:acc#8.itm(9)} -attr vt d
load net {VEC_LOOP:acc#8.itm(10)} -attr vt d
load net {VEC_LOOP:acc#8.itm(11)} -attr vt d
load net {VEC_LOOP:acc#8.itm(12)} -attr vt d
load net {VEC_LOOP:acc#8.itm(13)} -attr vt d
load net {VEC_LOOP:acc#8.itm(14)} -attr vt d
load net {VEC_LOOP:acc#8.itm(15)} -attr vt d
load net {VEC_LOOP:acc#8.itm(16)} -attr vt d
load net {VEC_LOOP:acc#8.itm(17)} -attr vt d
load net {VEC_LOOP:acc#8.itm(18)} -attr vt d
load net {VEC_LOOP:acc#8.itm(19)} -attr vt d
load net {VEC_LOOP:acc#8.itm(20)} -attr vt d
load net {VEC_LOOP:acc#8.itm(21)} -attr vt d
load net {VEC_LOOP:acc#8.itm(22)} -attr vt d
load net {VEC_LOOP:acc#8.itm(23)} -attr vt d
load net {VEC_LOOP:acc#8.itm(24)} -attr vt d
load net {VEC_LOOP:acc#8.itm(25)} -attr vt d
load net {VEC_LOOP:acc#8.itm(26)} -attr vt d
load net {VEC_LOOP:acc#8.itm(27)} -attr vt d
load net {VEC_LOOP:acc#8.itm(28)} -attr vt d
load net {VEC_LOOP:acc#8.itm(29)} -attr vt d
load net {VEC_LOOP:acc#8.itm(30)} -attr vt d
load net {VEC_LOOP:acc#8.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#8.itm} 32 {VEC_LOOP:acc#8.itm(0)} {VEC_LOOP:acc#8.itm(1)} {VEC_LOOP:acc#8.itm(2)} {VEC_LOOP:acc#8.itm(3)} {VEC_LOOP:acc#8.itm(4)} {VEC_LOOP:acc#8.itm(5)} {VEC_LOOP:acc#8.itm(6)} {VEC_LOOP:acc#8.itm(7)} {VEC_LOOP:acc#8.itm(8)} {VEC_LOOP:acc#8.itm(9)} {VEC_LOOP:acc#8.itm(10)} {VEC_LOOP:acc#8.itm(11)} {VEC_LOOP:acc#8.itm(12)} {VEC_LOOP:acc#8.itm(13)} {VEC_LOOP:acc#8.itm(14)} {VEC_LOOP:acc#8.itm(15)} {VEC_LOOP:acc#8.itm(16)} {VEC_LOOP:acc#8.itm(17)} {VEC_LOOP:acc#8.itm(18)} {VEC_LOOP:acc#8.itm(19)} {VEC_LOOP:acc#8.itm(20)} {VEC_LOOP:acc#8.itm(21)} {VEC_LOOP:acc#8.itm(22)} {VEC_LOOP:acc#8.itm(23)} {VEC_LOOP:acc#8.itm(24)} {VEC_LOOP:acc#8.itm(25)} {VEC_LOOP:acc#8.itm(26)} {VEC_LOOP:acc#8.itm(27)} {VEC_LOOP:acc#8.itm(28)} {VEC_LOOP:acc#8.itm(29)} {VEC_LOOP:acc#8.itm(30)} {VEC_LOOP:acc#8.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-849 -attr oid 846 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-850 -attr oid 847 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {factor2:not.itm(0)} -attr vt d
load net {factor2:not.itm(1)} -attr vt d
load net {factor2:not.itm(2)} -attr vt d
load net {factor2:not.itm(3)} -attr vt d
load net {factor2:not.itm(4)} -attr vt d
load net {factor2:not.itm(5)} -attr vt d
load net {factor2:not.itm(6)} -attr vt d
load net {factor2:not.itm(7)} -attr vt d
load net {factor2:not.itm(8)} -attr vt d
load net {factor2:not.itm(9)} -attr vt d
load net {factor2:not.itm(10)} -attr vt d
load net {factor2:not.itm(11)} -attr vt d
load net {factor2:not.itm(12)} -attr vt d
load net {factor2:not.itm(13)} -attr vt d
load net {factor2:not.itm(14)} -attr vt d
load net {factor2:not.itm(15)} -attr vt d
load net {factor2:not.itm(16)} -attr vt d
load net {factor2:not.itm(17)} -attr vt d
load net {factor2:not.itm(18)} -attr vt d
load net {factor2:not.itm(19)} -attr vt d
load net {factor2:not.itm(20)} -attr vt d
load net {factor2:not.itm(21)} -attr vt d
load net {factor2:not.itm(22)} -attr vt d
load net {factor2:not.itm(23)} -attr vt d
load net {factor2:not.itm(24)} -attr vt d
load net {factor2:not.itm(25)} -attr vt d
load net {factor2:not.itm(26)} -attr vt d
load net {factor2:not.itm(27)} -attr vt d
load net {factor2:not.itm(28)} -attr vt d
load net {factor2:not.itm(29)} -attr vt d
load net {factor2:not.itm(30)} -attr vt d
load net {factor2:not.itm(31)} -attr vt d
load netBundle {factor2:not.itm} 32 {factor2:not.itm(0)} {factor2:not.itm(1)} {factor2:not.itm(2)} {factor2:not.itm(3)} {factor2:not.itm(4)} {factor2:not.itm(5)} {factor2:not.itm(6)} {factor2:not.itm(7)} {factor2:not.itm(8)} {factor2:not.itm(9)} {factor2:not.itm(10)} {factor2:not.itm(11)} {factor2:not.itm(12)} {factor2:not.itm(13)} {factor2:not.itm(14)} {factor2:not.itm(15)} {factor2:not.itm(16)} {factor2:not.itm(17)} {factor2:not.itm(18)} {factor2:not.itm(19)} {factor2:not.itm(20)} {factor2:not.itm(21)} {factor2:not.itm(22)} {factor2:not.itm(23)} {factor2:not.itm(24)} {factor2:not.itm(25)} {factor2:not.itm(26)} {factor2:not.itm(27)} {factor2:not.itm(28)} {factor2:not.itm(29)} {factor2:not.itm(30)} {factor2:not.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-851 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-852 -attr oid 849 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-853 -attr oid 850 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:acc#5.itm(0)} -attr vt d
load net {VEC_LOOP:acc#5.itm(1)} -attr vt d
load net {VEC_LOOP:acc#5.itm(2)} -attr vt d
load net {VEC_LOOP:acc#5.itm(3)} -attr vt d
load net {VEC_LOOP:acc#5.itm(4)} -attr vt d
load net {VEC_LOOP:acc#5.itm(5)} -attr vt d
load net {VEC_LOOP:acc#5.itm(6)} -attr vt d
load net {VEC_LOOP:acc#5.itm(7)} -attr vt d
load net {VEC_LOOP:acc#5.itm(8)} -attr vt d
load net {VEC_LOOP:acc#5.itm(9)} -attr vt d
load net {VEC_LOOP:acc#5.itm(10)} -attr vt d
load net {VEC_LOOP:acc#5.itm(11)} -attr vt d
load net {VEC_LOOP:acc#5.itm(12)} -attr vt d
load net {VEC_LOOP:acc#5.itm(13)} -attr vt d
load net {VEC_LOOP:acc#5.itm(14)} -attr vt d
load net {VEC_LOOP:acc#5.itm(15)} -attr vt d
load net {VEC_LOOP:acc#5.itm(16)} -attr vt d
load net {VEC_LOOP:acc#5.itm(17)} -attr vt d
load net {VEC_LOOP:acc#5.itm(18)} -attr vt d
load net {VEC_LOOP:acc#5.itm(19)} -attr vt d
load net {VEC_LOOP:acc#5.itm(20)} -attr vt d
load net {VEC_LOOP:acc#5.itm(21)} -attr vt d
load net {VEC_LOOP:acc#5.itm(22)} -attr vt d
load net {VEC_LOOP:acc#5.itm(23)} -attr vt d
load net {VEC_LOOP:acc#5.itm(24)} -attr vt d
load net {VEC_LOOP:acc#5.itm(25)} -attr vt d
load net {VEC_LOOP:acc#5.itm(26)} -attr vt d
load net {VEC_LOOP:acc#5.itm(27)} -attr vt d
load net {VEC_LOOP:acc#5.itm(28)} -attr vt d
load net {VEC_LOOP:acc#5.itm(29)} -attr vt d
load net {VEC_LOOP:acc#5.itm(30)} -attr vt d
load net {VEC_LOOP:acc#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#5.itm} 32 {VEC_LOOP:acc#5.itm(0)} {VEC_LOOP:acc#5.itm(1)} {VEC_LOOP:acc#5.itm(2)} {VEC_LOOP:acc#5.itm(3)} {VEC_LOOP:acc#5.itm(4)} {VEC_LOOP:acc#5.itm(5)} {VEC_LOOP:acc#5.itm(6)} {VEC_LOOP:acc#5.itm(7)} {VEC_LOOP:acc#5.itm(8)} {VEC_LOOP:acc#5.itm(9)} {VEC_LOOP:acc#5.itm(10)} {VEC_LOOP:acc#5.itm(11)} {VEC_LOOP:acc#5.itm(12)} {VEC_LOOP:acc#5.itm(13)} {VEC_LOOP:acc#5.itm(14)} {VEC_LOOP:acc#5.itm(15)} {VEC_LOOP:acc#5.itm(16)} {VEC_LOOP:acc#5.itm(17)} {VEC_LOOP:acc#5.itm(18)} {VEC_LOOP:acc#5.itm(19)} {VEC_LOOP:acc#5.itm(20)} {VEC_LOOP:acc#5.itm(21)} {VEC_LOOP:acc#5.itm(22)} {VEC_LOOP:acc#5.itm(23)} {VEC_LOOP:acc#5.itm(24)} {VEC_LOOP:acc#5.itm(25)} {VEC_LOOP:acc#5.itm(26)} {VEC_LOOP:acc#5.itm(27)} {VEC_LOOP:acc#5.itm(28)} {VEC_LOOP:acc#5.itm(29)} {VEC_LOOP:acc#5.itm(30)} {VEC_LOOP:acc#5.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-854 -attr oid 851 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-855 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-856 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-857 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 4 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-858 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:acc.itm} 4 {COMP_LOOP:twiddle_f:acc.itm(0)} {COMP_LOOP:twiddle_f:acc.itm(1)} {COMP_LOOP:twiddle_f:acc.itm(2)} {COMP_LOOP:twiddle_f:acc.itm(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-859 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not#1.itm} 4 {STAGE_LOOP:i:not#1.itm(0)} {STAGE_LOOP:i:not#1.itm(1)} {STAGE_LOOP:i:not#1.itm(2)} {STAGE_LOOP:i:not#1.itm(3)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-860 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 11 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-861 -attr oid 858 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load netBundle {conc.itm} 11 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:mux#15.itm(0)} -attr vt d
load net {VEC_LOOP:mux#15.itm(1)} -attr vt d
load net {VEC_LOOP:mux#15.itm(2)} -attr vt d
load net {VEC_LOOP:mux#15.itm(3)} -attr vt d
load net {VEC_LOOP:mux#15.itm(4)} -attr vt d
load net {VEC_LOOP:mux#15.itm(5)} -attr vt d
load net {VEC_LOOP:mux#15.itm(6)} -attr vt d
load net {VEC_LOOP:mux#15.itm(7)} -attr vt d
load net {VEC_LOOP:mux#15.itm(8)} -attr vt d
load net {VEC_LOOP:mux#15.itm(9)} -attr vt d
load net {VEC_LOOP:mux#15.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux#15.itm} 11 {VEC_LOOP:mux#15.itm(0)} {VEC_LOOP:mux#15.itm(1)} {VEC_LOOP:mux#15.itm(2)} {VEC_LOOP:mux#15.itm(3)} {VEC_LOOP:mux#15.itm(4)} {VEC_LOOP:mux#15.itm(5)} {VEC_LOOP:mux#15.itm(6)} {VEC_LOOP:mux#15.itm(7)} {VEC_LOOP:mux#15.itm(8)} {VEC_LOOP:mux#15.itm(9)} {VEC_LOOP:mux#15.itm(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-862 -attr oid 859 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 11 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-863 -attr oid 860 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(0)} -attr vt d
load net {COMP_LOOP:not#3.itm(1)} -attr vt d
load net {COMP_LOOP:not#3.itm(2)} -attr vt d
load net {COMP_LOOP:not#3.itm(3)} -attr vt d
load net {COMP_LOOP:not#3.itm(4)} -attr vt d
load net {COMP_LOOP:not#3.itm(5)} -attr vt d
load net {COMP_LOOP:not#3.itm(6)} -attr vt d
load net {COMP_LOOP:not#3.itm(7)} -attr vt d
load net {COMP_LOOP:not#3.itm(8)} -attr vt d
load net {COMP_LOOP:not#3.itm(9)} -attr vt d
load netBundle {COMP_LOOP:not#3.itm} 10 {COMP_LOOP:not#3.itm(0)} {COMP_LOOP:not#3.itm(1)} {COMP_LOOP:not#3.itm(2)} {COMP_LOOP:not#3.itm(3)} {COMP_LOOP:not#3.itm(4)} {COMP_LOOP:not#3.itm(5)} {COMP_LOOP:not#3.itm(6)} {COMP_LOOP:not#3.itm(7)} {COMP_LOOP:not#3.itm(8)} {COMP_LOOP:not#3.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-864 -attr oid 861 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-865 -attr oid 862 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {VEC_LOOP:mux#16.itm(0)} -attr vt d
load net {VEC_LOOP:mux#16.itm(1)} -attr vt d
load net {VEC_LOOP:mux#16.itm(2)} -attr vt d
load net {VEC_LOOP:mux#16.itm(3)} -attr vt d
load net {VEC_LOOP:mux#16.itm(4)} -attr vt d
load net {VEC_LOOP:mux#16.itm(5)} -attr vt d
load net {VEC_LOOP:mux#16.itm(6)} -attr vt d
load net {VEC_LOOP:mux#16.itm(7)} -attr vt d
load net {VEC_LOOP:mux#16.itm(8)} -attr vt d
load net {VEC_LOOP:mux#16.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux#16.itm} 10 {VEC_LOOP:mux#16.itm(0)} {VEC_LOOP:mux#16.itm(1)} {VEC_LOOP:mux#16.itm(2)} {VEC_LOOP:mux#16.itm(3)} {VEC_LOOP:mux#16.itm(4)} {VEC_LOOP:mux#16.itm(5)} {VEC_LOOP:mux#16.itm(6)} {VEC_LOOP:mux#16.itm(7)} {VEC_LOOP:mux#16.itm(8)} {VEC_LOOP:mux#16.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-866 -attr oid 863 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-867 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {VEC_LOOP:conc#14.itm(0)} -attr vt d
load net {VEC_LOOP:conc#14.itm(1)} -attr vt d
load net {VEC_LOOP:conc#14.itm(2)} -attr vt d
load net {VEC_LOOP:conc#14.itm(3)} -attr vt d
load net {VEC_LOOP:conc#14.itm(4)} -attr vt d
load net {VEC_LOOP:conc#14.itm(5)} -attr vt d
load net {VEC_LOOP:conc#14.itm(6)} -attr vt d
load net {VEC_LOOP:conc#14.itm(7)} -attr vt d
load net {VEC_LOOP:conc#14.itm(8)} -attr vt d
load net {VEC_LOOP:conc#14.itm(9)} -attr vt d
load net {VEC_LOOP:conc#14.itm(10)} -attr vt d
load net {VEC_LOOP:conc#14.itm(11)} -attr vt d
load net {VEC_LOOP:conc#14.itm(12)} -attr vt d
load net {VEC_LOOP:conc#14.itm(13)} -attr vt d
load net {VEC_LOOP:conc#14.itm(14)} -attr vt d
load net {VEC_LOOP:conc#14.itm(15)} -attr vt d
load net {VEC_LOOP:conc#14.itm(16)} -attr vt d
load net {VEC_LOOP:conc#14.itm(17)} -attr vt d
load net {VEC_LOOP:conc#14.itm(18)} -attr vt d
load net {VEC_LOOP:conc#14.itm(19)} -attr vt d
load net {VEC_LOOP:conc#14.itm(20)} -attr vt d
load net {VEC_LOOP:conc#14.itm(21)} -attr vt d
load net {VEC_LOOP:conc#14.itm(22)} -attr vt d
load net {VEC_LOOP:conc#14.itm(23)} -attr vt d
load net {VEC_LOOP:conc#14.itm(24)} -attr vt d
load net {VEC_LOOP:conc#14.itm(25)} -attr vt d
load net {VEC_LOOP:conc#14.itm(26)} -attr vt d
load net {VEC_LOOP:conc#14.itm(27)} -attr vt d
load net {VEC_LOOP:conc#14.itm(28)} -attr vt d
load net {VEC_LOOP:conc#14.itm(29)} -attr vt d
load net {VEC_LOOP:conc#14.itm(30)} -attr vt d
load net {VEC_LOOP:conc#14.itm(31)} -attr vt d
load net {VEC_LOOP:conc#14.itm(32)} -attr vt d
load net {VEC_LOOP:conc#14.itm(33)} -attr vt d
load net {VEC_LOOP:conc#14.itm(34)} -attr vt d
load net {VEC_LOOP:conc#14.itm(35)} -attr vt d
load net {VEC_LOOP:conc#14.itm(36)} -attr vt d
load net {VEC_LOOP:conc#14.itm(37)} -attr vt d
load net {VEC_LOOP:conc#14.itm(38)} -attr vt d
load net {VEC_LOOP:conc#14.itm(39)} -attr vt d
load net {VEC_LOOP:conc#14.itm(40)} -attr vt d
load net {VEC_LOOP:conc#14.itm(41)} -attr vt d
load net {VEC_LOOP:conc#14.itm(42)} -attr vt d
load net {VEC_LOOP:conc#14.itm(43)} -attr vt d
load net {VEC_LOOP:conc#14.itm(44)} -attr vt d
load net {VEC_LOOP:conc#14.itm(45)} -attr vt d
load net {VEC_LOOP:conc#14.itm(46)} -attr vt d
load net {VEC_LOOP:conc#14.itm(47)} -attr vt d
load net {VEC_LOOP:conc#14.itm(48)} -attr vt d
load net {VEC_LOOP:conc#14.itm(49)} -attr vt d
load net {VEC_LOOP:conc#14.itm(50)} -attr vt d
load net {VEC_LOOP:conc#14.itm(51)} -attr vt d
load net {VEC_LOOP:conc#14.itm(52)} -attr vt d
load net {VEC_LOOP:conc#14.itm(53)} -attr vt d
load net {VEC_LOOP:conc#14.itm(54)} -attr vt d
load net {VEC_LOOP:conc#14.itm(55)} -attr vt d
load net {VEC_LOOP:conc#14.itm(56)} -attr vt d
load net {VEC_LOOP:conc#14.itm(57)} -attr vt d
load net {VEC_LOOP:conc#14.itm(58)} -attr vt d
load net {VEC_LOOP:conc#14.itm(59)} -attr vt d
load net {VEC_LOOP:conc#14.itm(60)} -attr vt d
load net {VEC_LOOP:conc#14.itm(61)} -attr vt d
load net {VEC_LOOP:conc#14.itm(62)} -attr vt d
load net {VEC_LOOP:conc#14.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#14.itm} 64 {VEC_LOOP:conc#14.itm(0)} {VEC_LOOP:conc#14.itm(1)} {VEC_LOOP:conc#14.itm(2)} {VEC_LOOP:conc#14.itm(3)} {VEC_LOOP:conc#14.itm(4)} {VEC_LOOP:conc#14.itm(5)} {VEC_LOOP:conc#14.itm(6)} {VEC_LOOP:conc#14.itm(7)} {VEC_LOOP:conc#14.itm(8)} {VEC_LOOP:conc#14.itm(9)} {VEC_LOOP:conc#14.itm(10)} {VEC_LOOP:conc#14.itm(11)} {VEC_LOOP:conc#14.itm(12)} {VEC_LOOP:conc#14.itm(13)} {VEC_LOOP:conc#14.itm(14)} {VEC_LOOP:conc#14.itm(15)} {VEC_LOOP:conc#14.itm(16)} {VEC_LOOP:conc#14.itm(17)} {VEC_LOOP:conc#14.itm(18)} {VEC_LOOP:conc#14.itm(19)} {VEC_LOOP:conc#14.itm(20)} {VEC_LOOP:conc#14.itm(21)} {VEC_LOOP:conc#14.itm(22)} {VEC_LOOP:conc#14.itm(23)} {VEC_LOOP:conc#14.itm(24)} {VEC_LOOP:conc#14.itm(25)} {VEC_LOOP:conc#14.itm(26)} {VEC_LOOP:conc#14.itm(27)} {VEC_LOOP:conc#14.itm(28)} {VEC_LOOP:conc#14.itm(29)} {VEC_LOOP:conc#14.itm(30)} {VEC_LOOP:conc#14.itm(31)} {VEC_LOOP:conc#14.itm(32)} {VEC_LOOP:conc#14.itm(33)} {VEC_LOOP:conc#14.itm(34)} {VEC_LOOP:conc#14.itm(35)} {VEC_LOOP:conc#14.itm(36)} {VEC_LOOP:conc#14.itm(37)} {VEC_LOOP:conc#14.itm(38)} {VEC_LOOP:conc#14.itm(39)} {VEC_LOOP:conc#14.itm(40)} {VEC_LOOP:conc#14.itm(41)} {VEC_LOOP:conc#14.itm(42)} {VEC_LOOP:conc#14.itm(43)} {VEC_LOOP:conc#14.itm(44)} {VEC_LOOP:conc#14.itm(45)} {VEC_LOOP:conc#14.itm(46)} {VEC_LOOP:conc#14.itm(47)} {VEC_LOOP:conc#14.itm(48)} {VEC_LOOP:conc#14.itm(49)} {VEC_LOOP:conc#14.itm(50)} {VEC_LOOP:conc#14.itm(51)} {VEC_LOOP:conc#14.itm(52)} {VEC_LOOP:conc#14.itm(53)} {VEC_LOOP:conc#14.itm(54)} {VEC_LOOP:conc#14.itm(55)} {VEC_LOOP:conc#14.itm(56)} {VEC_LOOP:conc#14.itm(57)} {VEC_LOOP:conc#14.itm(58)} {VEC_LOOP:conc#14.itm(59)} {VEC_LOOP:conc#14.itm(60)} {VEC_LOOP:conc#14.itm(61)} {VEC_LOOP:conc#14.itm(62)} {VEC_LOOP:conc#14.itm(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-868 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-869 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:conc#15.itm(0)} -attr vt d
load net {VEC_LOOP:conc#15.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#15.itm} 2 {VEC_LOOP:conc#15.itm(0)} {VEC_LOOP:conc#15.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-870 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#15.itm}
load net {VEC_LOOP:conc#16.itm(0)} -attr vt d
load net {VEC_LOOP:conc#16.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#16.itm} 2 {VEC_LOOP:conc#16.itm(0)} {VEC_LOOP:conc#16.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-871 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#16.itm}
load net {VEC_LOOP:conc#17.itm(0)} -attr vt d
load net {VEC_LOOP:conc#17.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#17.itm} 2 {VEC_LOOP:conc#17.itm(0)} {VEC_LOOP:conc#17.itm(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-872 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#17.itm}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-873 -attr oid 870 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-874 -attr oid 871 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-875 -attr oid 872 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-876 -attr oid 873 -attr vt d
load net {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-877 -attr oid 874 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-878 -attr oid 875 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-879 -attr oid 876 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-880 -attr oid 877 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-881 -attr oid 878 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-882 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-883 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-884 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-885 -attr oid 882 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-886 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-887 -attr oid 884 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-888 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-889 -attr oid 886 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-890 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-891 -attr oid 888 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-892 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-893 -attr oid 890 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-894 -attr oid 891 -attr vt d
load net {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-895 -attr oid 892 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-896 -attr oid 893 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load netBundle {vec:rsci.adra_d} 20 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-897 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(0)} -port {vec:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(1)} -port {vec:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(2)} -port {vec:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(3)} -port {vec:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(4)} -port {vec:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(5)} -port {vec:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(6)} -port {vec:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(7)} -port {vec:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(8)} -port {vec:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(9)} -port {vec:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(0)} -port {vec:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(1)} -port {vec:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(2)} -port {vec:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(3)} -port {vec:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(4)} -port {vec:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(5)} -port {vec:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(6)} -port {vec:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(7)} -port {vec:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(8)} -port {vec:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:acc#10.cse.sva#1(9)} -port {vec:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-898 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-899 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-900 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-901 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-902 -attr oid 899 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-903 -attr oid 900 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-904 -attr oid 901 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-905 -attr oid 902 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-906 -attr oid 903 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-908 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-909 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-910 -attr oid 907 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.adrb_d.pff(0)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(1)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(2)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(3)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(4)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(5)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(6)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(7)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(8)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d.pff} 10 {twiddle:rsci.adrb_d.pff(0)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(0)} -port {twiddle:rsci.adrb_d.pff(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(1)} -port {twiddle:rsci.adrb_d.pff(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(2)} -port {twiddle:rsci.adrb_d.pff(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(3)} -port {twiddle:rsci.adrb_d.pff(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(4)} -port {twiddle:rsci.adrb_d.pff(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(5)} -port {twiddle:rsci.adrb_d.pff(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(6)} -port {twiddle:rsci.adrb_d.pff(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(7)} -port {twiddle:rsci.adrb_d.pff(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(8)} -port {twiddle:rsci.adrb_d.pff(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(9)} -port {twiddle:rsci.adrb_d.pff(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-913 -attr oid 910 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-914 -attr oid 911 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-915 -attr oid 912 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-916 -attr oid 913 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-917 -attr oid 914 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-918 -attr oid 915 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-919 -attr oid 916 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-920 -attr oid 917 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-921 -attr oid 918 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-922 -attr oid 919 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-923 -attr oid 920 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-924 -attr oid 921 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.wea_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-925 -attr oid 922 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-926 -attr oid 923 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-927 -attr oid 924 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-928 -attr oid 925 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#14.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {or#23.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#15.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#15.itm}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#16.itm}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#16.itm}
load net {or#23.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#17.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#17.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-929 -attr oid 926 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {or#17.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17.rmff}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-930 -attr oid 927 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#9.itm}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-931 -attr oid 928 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {or#29.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29.rmff}
load net {or#31.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#31.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-932 -attr oid 929 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-933 -attr oid 930 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {mult():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-934 -attr oid 931 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-935 -attr oid 932 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {modulo_sub():cmp.ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-936 -attr oid 933 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-937 -attr oid 934 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-938 -attr oid 935 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-939 -attr oid 936 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-940 -attr oid 937 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-941 -attr oid 938 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-942 -attr oid 939 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-943 -attr oid 940 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-944 -attr oid 941 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-945 -attr oid 942 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-946 -attr oid 943 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-947 -attr oid 944 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-948 -attr oid 945 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-949 -attr oid 946 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-950 -attr oid 947 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-951 -attr oid 948 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-952 -attr oid 949 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-953 -attr oid 950 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#2.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-954 -attr oid 951 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-955 -attr oid 952 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-956 -attr oid 953 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-957 -attr oid 954 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-958 -attr oid 955 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-959 -attr oid 956 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-960 -attr oid 957 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-961 -attr oid 958 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-962 -attr oid 959 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-963 -attr oid 960 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-964 -attr oid 961 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-965 -attr oid 962 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-966 -attr oid 963 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-967 -attr oid 964 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-968 -attr oid 965 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-969 -attr oid 966 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-970 -attr oid 967 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-971 -attr oid 968 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-972 -attr oid 969 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-973 -attr oid 970 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-974 -attr oid 971 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-975 -attr oid 972 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-976 -attr oid 973 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-977 -attr oid 974 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-978 -attr oid 975 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-979 -attr oid 976 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-980 -attr oid 977 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-981 -attr oid 978 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-982 -attr oid 979 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-983 -attr oid 980 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-984 -attr oid 981 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-985 -attr oid 982 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-986 -attr oid 983 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-987 -attr oid 984 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-988 -attr oid 985 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-989 -attr oid 986 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 5.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-990 -attr oid 987 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-991 -attr oid 988 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-992 -attr oid 989 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(8)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(9)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(11)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(13)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#9.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {VEC_LOOP.C#6_tr0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-993 -attr oid 990 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(10)#1.itm}
load net {COMP_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-994 -attr oid 991 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-995 -attr oid 992 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-996 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "mult():cmp" "cluster.mult_dd399d4082bfb1cbfba92496f4a2a48f70bd()" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-997 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_dd399d4082bfb1cbfba92496f4a2a48f70bd()" -attr @fillcolor {#B43EBE} 
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {mult():cmp.return_rsc_z(0)} -pin  "mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(6)} -pin  "mult():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#6.itm}
load net {clk} -pin  "mult():cmp" {ccs_ccore_clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "mult():cmp" {ccs_ccore_srst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1000 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {mult():cmp.ccs_ccore_en} -pin  "mult():cmp" {ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1001 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load inst "modulo_sub():cmp" "cluster.modulo_sub_b34d1fc81f426503f0338916345b2acd634e()" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1002 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_b34d1fc81f426503f0338916345b2acd634e()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#8.itm(0)} -pin  "modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {p.sva(0)} -pin  "modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {fsm_output(5)} -pin  "modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#2.itm}
load net {clk} -pin  "modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_sub():cmp" {ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1006 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "modulo_add():cmp" "cluster.modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5()" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1007 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_4e8eb5d29cd6616994f3ae99c3f0659b60c5()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#5.itm(0)} -pin  "modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {p.sva(0)} -pin  "modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {fsm_output(5)} -pin  "modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#4.itm}
load net {clk} -pin  "modulo_add():cmp" {ccs_ccore_clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1009 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_add():cmp" {ccs_ccore_srst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1010 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_add():cmp" {ccs_ccore_en} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1011 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1012 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg} -attr area 9.595150 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)"
load net {PWR} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1013 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux#15.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(7)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(8)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(9)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(10)} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:or#2.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1014 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#1:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,11)"
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "COMP_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "COMP_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "COMP_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "COMP_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "COMP_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "COMP_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "COMP_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "COMP_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "COMP_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "COMP_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {VEC_LOOP:mux#16.itm(0)} -pin  "COMP_LOOP:acc#1:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(1)} -pin  "COMP_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(2)} -pin  "COMP_LOOP:acc#1:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(3)} -pin  "COMP_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(4)} -pin  "COMP_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(5)} -pin  "COMP_LOOP:acc#1:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(6)} -pin  "COMP_LOOP:acc#1:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(7)} -pin  "COMP_LOOP:acc#1:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(8)} -pin  "COMP_LOOP:acc#1:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(9)} -pin  "COMP_LOOP:acc#1:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {GND} -pin  "COMP_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {z.out#2(0)} -pin  "COMP_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1015 -attr oid 1012 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(0)} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#2.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1016 -attr oid 1013 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "or#17" "or(3,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1017 -attr oid 1014 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(9)} -pin  "or#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9)#3.itm}
load net {fsm_output(4)} -pin  "or#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#2.itm}
load net {fsm_output(6)} -pin  "or#17" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#1.itm}
load net {or#17.rmff} -pin  "or#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17.rmff}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1018 -attr oid 1015 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#17.rmff} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1019 -attr oid 1016 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1020 -attr oid 1017 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(4)} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#8.itm}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1021 -attr oid 1018 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "or#23" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1022 -attr oid 1019 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(9)} -pin  "or#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9).itm}
load net {fsm_output(6)} -pin  "or#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#2.itm}
load net {or#23.rmff} -pin  "or#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#23.rmff}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1023 -attr oid 1020 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#1.itm}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1024 -attr oid 1021 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "STAGE_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1025 -attr oid 1022 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#1.itm} -pin  "STAGE_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load inst "and#49" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1026 -attr oid 1023 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {STAGE_LOOP:not#1.itm} -pin  "and#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load net {fsm_output(12)} -pin  "and#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#1.itm}
load net {and#49.itm} -pin  "and#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1027 -attr oid 1024 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#49.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1028 -attr oid 1025 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1029 -attr oid 1026 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(13)} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#1.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1030 -attr oid 1027 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "or#29" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1031 -attr oid 1028 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {or.dcpl#4} -pin  "or#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load net {fsm_output(6)} -pin  "or#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#3.itm}
load net {or#29.rmff} -pin  "or#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1032 -attr oid 1029 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#29.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#29.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1033 -attr oid 1030 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "or#31" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1034 -attr oid 1031 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#31} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#3.itm}
load net {fsm_output(6)} -pin  "or#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#4.itm}
load net {or#31.rmff} -pin  "or#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#31.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1035 -attr oid 1032 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#31.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#31.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1036 -attr oid 1033 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {fsm_output(12)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#4.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1038 -attr oid 1035 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#1.itm}
load net {fsm_output(12)} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#6.itm}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1039 -attr oid 1036 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1040 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1041 -attr oid 1038 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or" "or(3,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1042 -attr oid 1039 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(14)} -pin  "or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#1.itm}
load net {fsm_output(13)} -pin  "or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#2.itm}
load net {fsm_output(0)} -pin  "or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#4.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1043 -attr oid 1040 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {or.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1044 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1045 -attr oid 1042 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1046 -attr oid 1043 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(13)} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#4.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1047 -attr oid 1044 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#181}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1048 -attr oid 1045 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "reg(STAGE_LOOP:or" "or(5,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1049 -attr oid 1046 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(1)} -pin  "reg(STAGE_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#2.itm}
load net {fsm_output(14)} -pin  "reg(STAGE_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#2.itm}
load net {fsm_output(13)} -pin  "reg(STAGE_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#3.itm}
load net {fsm_output(0)} -pin  "reg(STAGE_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#3.itm}
load net {fsm_output(12)} -pin  "reg(STAGE_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#3.itm}
load net {reg(STAGE_LOOP:or.itm} -pin  "reg(STAGE_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1050 -attr oid 1047 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(STAGE_LOOP:or.itm} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1051 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1052 -attr oid 1049 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "COMP_LOOP:k:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1053 -attr oid 1050 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#1.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1054 -attr oid 1051 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {z.out#2(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "COMP_LOOP:k:or" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1055 -attr oid 1052 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#3.itm}
load net {fsm_output(11)} -pin  "COMP_LOOP:k:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#1.itm}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load inst "COMP_LOOP:k:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1056 -attr oid 1053 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:k:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load net {COMP_LOOP:k:and.itm} -pin  "COMP_LOOP:k:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load inst "reg(COMP_LOOP:k(10:0).sva(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1057 -attr oid 1054 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1058 -attr oid 1055 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:k:and.itm} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load inst "reg(COMP_LOOP:nor" "nor(6,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1059 -attr oid 1056 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {or.dcpl#4} -pin  "reg(COMP_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load net {fsm_output(9)} -pin  "reg(COMP_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9)#1.itm}
load net {fsm_output(10)} -pin  "reg(COMP_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10).itm}
load net {fsm_output(5)} -pin  "reg(COMP_LOOP:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#1.itm}
load net {fsm_output(4)} -pin  "reg(COMP_LOOP:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#3.itm}
load net {fsm_output(6)} -pin  "reg(COMP_LOOP:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#5.itm}
load net {reg(COMP_LOOP:nor.itm} -pin  "reg(COMP_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor.itm}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1060 -attr oid 1057 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP:nor.itm} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor.itm}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1061 -attr oid 1058 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1062 -attr oid 1059 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load inst "reg(COMP_LOOP:twiddle_f)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1063 -attr oid 1060 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1064 -attr oid 1061 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load inst "COMP_LOOP:k:mux" "mux(2,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1065 -attr oid 1062 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(0)} -pin  "COMP_LOOP:k:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(1)} -pin  "COMP_LOOP:k:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(2)} -pin  "COMP_LOOP:k:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(3)} -pin  "COMP_LOOP:k:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(4)} -pin  "COMP_LOOP:k:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(5)} -pin  "COMP_LOOP:k:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(6)} -pin  "COMP_LOOP:k:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(7)} -pin  "COMP_LOOP:k:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(8)} -pin  "COMP_LOOP:k:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(9)} -pin  "COMP_LOOP:k:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "COMP_LOOP:k:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "COMP_LOOP:k:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "COMP_LOOP:k:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "COMP_LOOP:k:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "COMP_LOOP:k:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "COMP_LOOP:k:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "COMP_LOOP:k:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "COMP_LOOP:k:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "COMP_LOOP:k:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "COMP_LOOP:k:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {fsm_output(10)} -pin  "COMP_LOOP:k:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10)#2.itm}
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1066 -attr oid 1063 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and#1" "and(2,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1067 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load inst "VEC_LOOP:or" "or(3,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1068 -attr oid 1065 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(10)} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10)#1.itm}
load net {fsm_output(3)} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#1.itm}
load net {fsm_output(4)} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#5.itm}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1069 -attr oid 1066 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:and.itm} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1070 -attr oid 1067 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1071 -attr oid 1068 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1072 -attr oid 1069 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(4)} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#4.itm}
load net {VEC_LOOP:j:and.cse} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load inst "reg(VEC_LOOP:j(10:0))" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1073 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,1,1,1,1)"
load net {z.out#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#182}
load net {clk} -pin  "reg(VEC_LOOP:j(10:0))" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1074 -attr oid 1071 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:j(10:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {rst} -pin  "reg(VEC_LOOP:j(10:0))" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load inst "reg(VEC_LOOP:acc#10)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1075 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:acc#10.cse.sva#1(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1076 -attr oid 1073 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load inst "VEC_LOOP:acc#1" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1077 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "VEC_LOOP:acc#1" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "VEC_LOOP:acc#1" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "VEC_LOOP:acc#1" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "VEC_LOOP:acc#1" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "VEC_LOOP:acc#1" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "VEC_LOOP:acc#1" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "VEC_LOOP:acc#1" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "VEC_LOOP:acc#1" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "VEC_LOOP:acc#1" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "VEC_LOOP:acc#1" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load inst "VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1078 -attr oid 1075 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#2(0)} -pin  "VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(1)} -pin  "VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(2)} -pin  "VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(3)} -pin  "VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(4)} -pin  "VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(5)} -pin  "VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(6)} -pin  "VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(7)} -pin  "VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(8)} -pin  "VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {z.out#2(9)} -pin  "VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#2)(9-0).itm}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva#1(0)} -pin  "VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(1)} -pin  "VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(2)} -pin  "VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(3)} -pin  "VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(4)} -pin  "VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(5)} -pin  "VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(6)} -pin  "VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(7)} -pin  "VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(8)} -pin  "VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load net {VEC_LOOP:acc#10.cse.sva#1(9)} -pin  "VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva#1}
load inst "STAGE_LOOP:acc#1" "add(4,-1,1,1,4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1079 -attr oid 1076 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc#1} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {PWR} -pin  "STAGE_LOOP:acc#1" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-1#1}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load inst "or#8" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1080 -attr oid 1077 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(8)} -pin  "or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8).itm}
load net {fsm_output(7)} -pin  "or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7).itm}
load net {or.dcpl#4} -pin  "or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1081 -attr oid 1078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1082 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "VEC_LOOP:mux1h" "mux1h(3,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1083 -attr oid 1080 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h} -attr area 14.464260 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,3)"
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:mux1h" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:mux1h" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:mux1h" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:mux1h" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:mux1h" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux1h" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux1h" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux1h" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux1h" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux1h" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "VEC_LOOP:mux1h" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "VEC_LOOP:mux1h" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "VEC_LOOP:mux1h" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "VEC_LOOP:mux1h" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "VEC_LOOP:mux1h" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "VEC_LOOP:mux1h" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "VEC_LOOP:mux1h" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "VEC_LOOP:mux1h" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "VEC_LOOP:mux1h" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "VEC_LOOP:mux1h" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {fsm_output(4)} -pin  "VEC_LOOP:mux1h" {S0} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1084 -attr oid 1081 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#7.itm}
load net {fsm_output(6)} -pin  "VEC_LOOP:mux1h" {S1} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1085 -attr oid 1082 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6).itm}
load net {fsm_output(9)} -pin  "VEC_LOOP:mux1h" {S2} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1086 -attr oid 1083 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9)#2.itm}
load net {VEC_LOOP:mux1h.itm(0)} -pin  "VEC_LOOP:mux1h" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(1)} -pin  "VEC_LOOP:mux1h" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(2)} -pin  "VEC_LOOP:mux1h" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(3)} -pin  "VEC_LOOP:mux1h" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(4)} -pin  "VEC_LOOP:mux1h" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(5)} -pin  "VEC_LOOP:mux1h" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(6)} -pin  "VEC_LOOP:mux1h" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(7)} -pin  "VEC_LOOP:mux1h" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(8)} -pin  "VEC_LOOP:mux1h" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(9)} -pin  "VEC_LOOP:mux1h" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load inst "COMP_LOOP:twiddle_f:mul" "mul(10,-1,10,-1,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1087 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul} -attr area 608.000000 -attr delay 3.712525 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)"
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:mul" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:mul" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:mul" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:mul" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:mul" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:mul" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:mul" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:mul" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:mul" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:mul" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mul" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:mul" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {twiddle:rsci.adrb_d.pff(0)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(1)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(2)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(3)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(4)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(5)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(6)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(7)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(8)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(9)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load inst "factor2:not" "not(32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1088 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "factor2:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "factor2:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "factor2:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "factor2:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "factor2:not" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "factor2:not" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "factor2:not" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "factor2:not" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "factor2:not" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "factor2:not" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "factor2:not" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "factor2:not" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "factor2:not" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "factor2:not" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "factor2:not" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "factor2:not" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "factor2:not" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "factor2:not" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "factor2:not" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "factor2:not" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "factor2:not" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "factor2:not" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "factor2:not" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "factor2:not" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "factor2:not" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "factor2:not" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "factor2:not" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "factor2:not" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "factor2:not" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "factor2:not" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "factor2:not" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "factor2:not" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {factor2:not.itm(0)} -pin  "factor2:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "factor2:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "factor2:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "factor2:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "factor2:not" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "factor2:not" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "factor2:not" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "factor2:not" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "factor2:not" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "factor2:not" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "factor2:not" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "factor2:not" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "factor2:not" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "factor2:not" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "factor2:not" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "factor2:not" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "factor2:not" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "factor2:not" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "factor2:not" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "factor2:not" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "factor2:not" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "factor2:not" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "factor2:not" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "factor2:not" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "factor2:not" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "factor2:not" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "factor2:not" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "factor2:not" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "factor2:not" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "factor2:not" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "factor2:not" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "factor2:not" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load inst "VEC_LOOP:acc#8" "add_ci(32,-1,32,-1,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1089 -attr oid 1086 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:acc#8" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:acc#8" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:acc#8" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:acc#8" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:acc#8" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:acc#8" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:acc#8" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:acc#8" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:acc#8" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:acc#8" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:acc#8" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:acc#8" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:acc#8" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:acc#8" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:acc#8" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:acc#8" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:acc#8" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:acc#8" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:acc#8" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:acc#8" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:acc#8" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:acc#8" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:acc#8" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:acc#8" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:acc#8" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:acc#8" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:acc#8" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:acc#8" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:acc#8" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:acc#8" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:acc#8" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:acc#8" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {factor2:not.itm(0)} -pin  "VEC_LOOP:acc#8" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "VEC_LOOP:acc#8" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "VEC_LOOP:acc#8" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "VEC_LOOP:acc#8" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "VEC_LOOP:acc#8" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "VEC_LOOP:acc#8" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "VEC_LOOP:acc#8" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "VEC_LOOP:acc#8" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "VEC_LOOP:acc#8" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "VEC_LOOP:acc#8" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "VEC_LOOP:acc#8" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "VEC_LOOP:acc#8" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "VEC_LOOP:acc#8" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "VEC_LOOP:acc#8" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "VEC_LOOP:acc#8" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "VEC_LOOP:acc#8" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "VEC_LOOP:acc#8" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "VEC_LOOP:acc#8" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "VEC_LOOP:acc#8" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "VEC_LOOP:acc#8" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "VEC_LOOP:acc#8" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "VEC_LOOP:acc#8" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "VEC_LOOP:acc#8" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "VEC_LOOP:acc#8" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "VEC_LOOP:acc#8" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "VEC_LOOP:acc#8" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "VEC_LOOP:acc#8" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "VEC_LOOP:acc#8" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "VEC_LOOP:acc#8" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "VEC_LOOP:acc#8" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "VEC_LOOP:acc#8" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "VEC_LOOP:acc#8" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {PWR} -pin  "VEC_LOOP:acc#8" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {VEC_LOOP:acc#8.itm(0)} -pin  "VEC_LOOP:acc#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "VEC_LOOP:acc#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "VEC_LOOP:acc#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "VEC_LOOP:acc#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "VEC_LOOP:acc#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "VEC_LOOP:acc#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "VEC_LOOP:acc#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "VEC_LOOP:acc#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "VEC_LOOP:acc#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "VEC_LOOP:acc#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "VEC_LOOP:acc#8" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "VEC_LOOP:acc#8" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "VEC_LOOP:acc#8" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "VEC_LOOP:acc#8" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "VEC_LOOP:acc#8" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "VEC_LOOP:acc#8" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "VEC_LOOP:acc#8" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "VEC_LOOP:acc#8" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "VEC_LOOP:acc#8" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "VEC_LOOP:acc#8" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "VEC_LOOP:acc#8" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "VEC_LOOP:acc#8" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "VEC_LOOP:acc#8" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "VEC_LOOP:acc#8" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "VEC_LOOP:acc#8" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "VEC_LOOP:acc#8" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "VEC_LOOP:acc#8" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "VEC_LOOP:acc#8" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "VEC_LOOP:acc#8" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "VEC_LOOP:acc#8" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "VEC_LOOP:acc#8" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "VEC_LOOP:acc#8" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load inst "VEC_LOOP:acc#5" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1090 -attr oid 1087 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:acc#5" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:acc#5" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:acc#5" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:acc#5" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:acc#5" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:acc#5" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:acc#5" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:acc#5" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:acc#5" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:acc#5" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:acc#5" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:acc#5" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:acc#5" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:acc#5" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:acc#5" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:acc#5" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:acc#5" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:acc#5" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:acc#5" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:acc#5" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:acc#5" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:acc#5" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:acc#5" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:acc#5" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:acc#5" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:acc#5" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:acc#5" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:acc#5" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:acc#5" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:acc#5" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:acc#5" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:acc#5" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:acc#5" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:acc#5" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:acc#5" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:acc#5" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:acc#5" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:acc#5" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:acc#5" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:acc#5" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:acc#5" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:acc#5" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:acc#5" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:acc#5" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:acc#5" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:acc#5" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:acc#5" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:acc#5" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:acc#5" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:acc#5" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:acc#5" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:acc#5" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:acc#5" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:acc#5" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:acc#5" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:acc#5" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:acc#5" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:acc#5" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:acc#5" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:acc#5" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:acc#5" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:acc#5" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:acc#5" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:acc#5" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm}
load net {VEC_LOOP:acc#5.itm(0)} -pin  "VEC_LOOP:acc#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "VEC_LOOP:acc#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "VEC_LOOP:acc#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "VEC_LOOP:acc#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "VEC_LOOP:acc#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "VEC_LOOP:acc#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "VEC_LOOP:acc#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "VEC_LOOP:acc#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "VEC_LOOP:acc#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "VEC_LOOP:acc#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "VEC_LOOP:acc#5" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "VEC_LOOP:acc#5" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "VEC_LOOP:acc#5" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "VEC_LOOP:acc#5" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "VEC_LOOP:acc#5" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "VEC_LOOP:acc#5" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "VEC_LOOP:acc#5" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "VEC_LOOP:acc#5" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "VEC_LOOP:acc#5" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "VEC_LOOP:acc#5" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "VEC_LOOP:acc#5" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "VEC_LOOP:acc#5" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "VEC_LOOP:acc#5" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "VEC_LOOP:acc#5" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "VEC_LOOP:acc#5" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "VEC_LOOP:acc#5" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "VEC_LOOP:acc#5" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "VEC_LOOP:acc#5" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "VEC_LOOP:acc#5" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "VEC_LOOP:acc#5" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "VEC_LOOP:acc#5" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "VEC_LOOP:acc#5" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load inst "STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1091 -attr oid 1088 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load inst "COMP_LOOP:twiddle_f:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1092 -attr oid 1089 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {GND} -pin  "COMP_LOOP:twiddle_f:acc" {B(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,4)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1093 -attr oid 1090 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {fsm_output(2)} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#3.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "VEC_LOOP:mux" "mux(2,11)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1094 -attr oid 1091 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "VEC_LOOP:mux" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {fsm_output(11)} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#6.itm}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "COMP_LOOP:not#3" "not(10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1095 -attr oid 1092 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {COMP_LOOP:not#3.itm(0)} -pin  "COMP_LOOP:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "COMP_LOOP:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "COMP_LOOP:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "COMP_LOOP:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "COMP_LOOP:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "COMP_LOOP:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "COMP_LOOP:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "COMP_LOOP:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "COMP_LOOP:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "COMP_LOOP:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load inst "VEC_LOOP:mux#15" "mux(2,11)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1096 -attr oid 1093 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:mux#15" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:mux#15" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:mux#15" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:mux#15" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux#15" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux#15" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux#15" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux#15" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux#15" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux#15" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux#15" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {COMP_LOOP:not#3.itm(0)} -pin  "VEC_LOOP:mux#15" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "VEC_LOOP:mux#15" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "VEC_LOOP:mux#15" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "VEC_LOOP:mux#15" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "VEC_LOOP:mux#15" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "VEC_LOOP:mux#15" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "VEC_LOOP:mux#15" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "VEC_LOOP:mux#15" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "VEC_LOOP:mux#15" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "VEC_LOOP:mux#15" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "VEC_LOOP:mux#15" {A1(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {fsm_output(11)} -pin  "VEC_LOOP:mux#15" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#7.itm}
load net {VEC_LOOP:mux#15.itm(0)} -pin  "VEC_LOOP:mux#15" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(1)} -pin  "VEC_LOOP:mux#15" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(2)} -pin  "VEC_LOOP:mux#15" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(3)} -pin  "VEC_LOOP:mux#15" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(4)} -pin  "VEC_LOOP:mux#15" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(5)} -pin  "VEC_LOOP:mux#15" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(6)} -pin  "VEC_LOOP:mux#15" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(7)} -pin  "VEC_LOOP:mux#15" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(8)} -pin  "VEC_LOOP:mux#15" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(9)} -pin  "VEC_LOOP:mux#15" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load net {VEC_LOOP:mux#15.itm(10)} -pin  "VEC_LOOP:mux#15" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#15.itm}
load inst "not#32" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1097 -attr oid 1094 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#32" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#12.itm}
load net {not#32.itm} -pin  "not#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32.itm}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1098 -attr oid 1095 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#32.itm} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#32.itm}
load net {fsm_output(11)} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#5.itm}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:mux#16" "mux(2,10)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1099 -attr oid 1096 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:mux#16" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:mux#16" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:mux#16" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux#16" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux#16" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux#16" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux#16" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux#16" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux#16" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux#16" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {PWR} -pin  "VEC_LOOP:mux#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {GND} -pin  "VEC_LOOP:mux#16" {A1(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1}
load net {fsm_output(11)} -pin  "VEC_LOOP:mux#16" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#4.itm}
load net {VEC_LOOP:mux#16.itm(0)} -pin  "VEC_LOOP:mux#16" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(1)} -pin  "VEC_LOOP:mux#16" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(2)} -pin  "VEC_LOOP:mux#16" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(3)} -pin  "VEC_LOOP:mux#16" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(4)} -pin  "VEC_LOOP:mux#16" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(5)} -pin  "VEC_LOOP:mux#16" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(6)} -pin  "VEC_LOOP:mux#16" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(7)} -pin  "VEC_LOOP:mux#16" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(8)} -pin  "VEC_LOOP:mux#16" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(9)} -pin  "VEC_LOOP:mux#16" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1100 -attr oid 1097 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(9)} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9)#4.itm}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1101 -attr oid 1098 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#9" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load inst "COMP_LOOP:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1102 -attr oid 1099 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#1(10)} -pin  "COMP_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#1)(10).itm}
load net {COMP_LOOP:not.itm} -pin  "COMP_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1103 -attr oid 1100 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1104 -attr oid 1101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1105 -attr oid 1102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1106 -attr oid 1103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1107 -attr oid 1104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.adra(9:0) output 10 {vec:rsc.adra(9)} {vec:rsc.adra(8)} {vec:rsc.adra(7)} {vec:rsc.adra(6)} {vec:rsc.adra(5)} {vec:rsc.adra(4)} {vec:rsc.adra(3)} {vec:rsc.adra(2)} {vec:rsc.adra(1)} {vec:rsc.adra(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1108 -attr oid 1105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load portBus vec:rsc.da(31:0) output 32 {vec:rsc.da(31)} {vec:rsc.da(30)} {vec:rsc.da(29)} {vec:rsc.da(28)} {vec:rsc.da(27)} {vec:rsc.da(26)} {vec:rsc.da(25)} {vec:rsc.da(24)} {vec:rsc.da(23)} {vec:rsc.da(22)} {vec:rsc.da(21)} {vec:rsc.da(20)} {vec:rsc.da(19)} {vec:rsc.da(18)} {vec:rsc.da(17)} {vec:rsc.da(16)} {vec:rsc.da(15)} {vec:rsc.da(14)} {vec:rsc.da(13)} {vec:rsc.da(12)} {vec:rsc.da(11)} {vec:rsc.da(10)} {vec:rsc.da(9)} {vec:rsc.da(8)} {vec:rsc.da(7)} {vec:rsc.da(6)} {vec:rsc.da(5)} {vec:rsc.da(4)} {vec:rsc.da(3)} {vec:rsc.da(2)} {vec:rsc.da(1)} {vec:rsc.da(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1109 -attr oid 1106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load port {vec:rsc.wea} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1110 -attr oid 1107 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load portBus vec:rsc.qa(31:0) input 32 {vec:rsc.qa(31)} {vec:rsc.qa(30)} {vec:rsc.qa(29)} {vec:rsc.qa(28)} {vec:rsc.qa(27)} {vec:rsc.qa(26)} {vec:rsc.qa(25)} {vec:rsc.qa(24)} {vec:rsc.qa(23)} {vec:rsc.qa(22)} {vec:rsc.qa(21)} {vec:rsc.qa(20)} {vec:rsc.qa(19)} {vec:rsc.qa(18)} {vec:rsc.qa(17)} {vec:rsc.qa(16)} {vec:rsc.qa(15)} {vec:rsc.qa(14)} {vec:rsc.qa(13)} {vec:rsc.qa(12)} {vec:rsc.qa(11)} {vec:rsc.qa(10)} {vec:rsc.qa(9)} {vec:rsc.qa(8)} {vec:rsc.qa(7)} {vec:rsc.qa(6)} {vec:rsc.qa(5)} {vec:rsc.qa(4)} {vec:rsc.qa(3)} {vec:rsc.qa(2)} {vec:rsc.qa(1)} {vec:rsc.qa(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1111 -attr oid 1108 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load portBus vec:rsc.adrb(9:0) output 10 {vec:rsc.adrb(9)} {vec:rsc.adrb(8)} {vec:rsc.adrb(7)} {vec:rsc.adrb(6)} {vec:rsc.adrb(5)} {vec:rsc.adrb(4)} {vec:rsc.adrb(3)} {vec:rsc.adrb(2)} {vec:rsc.adrb(1)} {vec:rsc.adrb(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1112 -attr oid 1109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load portBus vec:rsc.db(31:0) output 32 {vec:rsc.db(31)} {vec:rsc.db(30)} {vec:rsc.db(29)} {vec:rsc.db(28)} {vec:rsc.db(27)} {vec:rsc.db(26)} {vec:rsc.db(25)} {vec:rsc.db(24)} {vec:rsc.db(23)} {vec:rsc.db(22)} {vec:rsc.db(21)} {vec:rsc.db(20)} {vec:rsc.db(19)} {vec:rsc.db(18)} {vec:rsc.db(17)} {vec:rsc.db(16)} {vec:rsc.db(15)} {vec:rsc.db(14)} {vec:rsc.db(13)} {vec:rsc.db(12)} {vec:rsc.db(11)} {vec:rsc.db(10)} {vec:rsc.db(9)} {vec:rsc.db(8)} {vec:rsc.db(7)} {vec:rsc.db(6)} {vec:rsc.db(5)} {vec:rsc.db(4)} {vec:rsc.db(3)} {vec:rsc.db(2)} {vec:rsc.db(1)} {vec:rsc.db(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1113 -attr oid 1110 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load port {vec:rsc.web} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1114 -attr oid 1111 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load portBus vec:rsc.qb(31:0) input 32 {vec:rsc.qb(31)} {vec:rsc.qb(30)} {vec:rsc.qb(29)} {vec:rsc.qb(28)} {vec:rsc.qb(27)} {vec:rsc.qb(26)} {vec:rsc.qb(25)} {vec:rsc.qb(24)} {vec:rsc.qb(23)} {vec:rsc.qb(22)} {vec:rsc.qb(21)} {vec:rsc.qb(20)} {vec:rsc.qb(19)} {vec:rsc.qb(18)} {vec:rsc.qb(17)} {vec:rsc.qb(16)} {vec:rsc.qb(15)} {vec:rsc.qb(14)} {vec:rsc.qb(13)} {vec:rsc.qb(12)} {vec:rsc.qb(11)} {vec:rsc.qb(10)} {vec:rsc.qb(9)} {vec:rsc.qb(8)} {vec:rsc.qb(7)} {vec:rsc.qb(6)} {vec:rsc.qb(5)} {vec:rsc.qb(4)} {vec:rsc.qb(3)} {vec:rsc.qb(2)} {vec:rsc.qb(1)} {vec:rsc.qb(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1115 -attr oid 1112 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1116 -attr oid 1113 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1117 -attr oid 1114 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1118 -attr oid 1115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1119 -attr oid 1116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1120 -attr oid 1117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adrb(9:0) output 10 {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1121 -attr oid 1118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1122 -attr oid 1119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1123 -attr oid 1120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adrb(9:0) output 10 {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1124 -attr oid 1121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1125 -attr oid 1122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1126 -attr oid 1123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1127 -attr oid 1124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1128 -attr oid 1125 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(9:0) output 10 {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(19:0) input 20 {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.adra_d(19:0) output 20 {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle:rsci.adrb_d.pff(9:0) output 10 {twiddle:rsci.adrb_d.pff(9)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(0)} \

load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load netBundle {vec:rsci.adra_d} 20 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1129 -attr oid 1126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1130 -attr oid 1127 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1131 -attr oid 1128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1132 -attr oid 1129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1133 -attr oid 1130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1134 -attr oid 1131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1135 -attr oid 1132 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1136 -attr oid 1133 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1137 -attr oid 1134 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1138 -attr oid 1135 -attr vt d
load net {twiddle:rsci.adrb_d.iff(0)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(1)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(2)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(3)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(4)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(5)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(6)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(7)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(8)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d.iff} 10 {twiddle:rsci.adrb_d.iff(0)} {twiddle:rsci.adrb_d.iff(1)} {twiddle:rsci.adrb_d.iff(2)} {twiddle:rsci.adrb_d.iff(3)} {twiddle:rsci.adrb_d.iff(4)} {twiddle:rsci.adrb_d.iff(5)} {twiddle:rsci.adrb_d.iff(6)} {twiddle:rsci.adrb_d.iff(7)} {twiddle:rsci.adrb_d.iff(8)} {twiddle:rsci.adrb_d.iff(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1139 -attr oid 1136 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {VEC_LOOP:conc#12.itm(0)} -attr vt d
load net {VEC_LOOP:conc#12.itm(1)} -attr vt d
load net {VEC_LOOP:conc#12.itm(2)} -attr vt d
load net {VEC_LOOP:conc#12.itm(3)} -attr vt d
load net {VEC_LOOP:conc#12.itm(4)} -attr vt d
load net {VEC_LOOP:conc#12.itm(5)} -attr vt d
load net {VEC_LOOP:conc#12.itm(6)} -attr vt d
load net {VEC_LOOP:conc#12.itm(7)} -attr vt d
load net {VEC_LOOP:conc#12.itm(8)} -attr vt d
load net {VEC_LOOP:conc#12.itm(9)} -attr vt d
load net {VEC_LOOP:conc#12.itm(10)} -attr vt d
load net {VEC_LOOP:conc#12.itm(11)} -attr vt d
load net {VEC_LOOP:conc#12.itm(12)} -attr vt d
load net {VEC_LOOP:conc#12.itm(13)} -attr vt d
load net {VEC_LOOP:conc#12.itm(14)} -attr vt d
load net {VEC_LOOP:conc#12.itm(15)} -attr vt d
load net {VEC_LOOP:conc#12.itm(16)} -attr vt d
load net {VEC_LOOP:conc#12.itm(17)} -attr vt d
load net {VEC_LOOP:conc#12.itm(18)} -attr vt d
load net {VEC_LOOP:conc#12.itm(19)} -attr vt d
load net {VEC_LOOP:conc#12.itm(20)} -attr vt d
load net {VEC_LOOP:conc#12.itm(21)} -attr vt d
load net {VEC_LOOP:conc#12.itm(22)} -attr vt d
load net {VEC_LOOP:conc#12.itm(23)} -attr vt d
load net {VEC_LOOP:conc#12.itm(24)} -attr vt d
load net {VEC_LOOP:conc#12.itm(25)} -attr vt d
load net {VEC_LOOP:conc#12.itm(26)} -attr vt d
load net {VEC_LOOP:conc#12.itm(27)} -attr vt d
load net {VEC_LOOP:conc#12.itm(28)} -attr vt d
load net {VEC_LOOP:conc#12.itm(29)} -attr vt d
load net {VEC_LOOP:conc#12.itm(30)} -attr vt d
load net {VEC_LOOP:conc#12.itm(31)} -attr vt d
load net {VEC_LOOP:conc#12.itm(32)} -attr vt d
load net {VEC_LOOP:conc#12.itm(33)} -attr vt d
load net {VEC_LOOP:conc#12.itm(34)} -attr vt d
load net {VEC_LOOP:conc#12.itm(35)} -attr vt d
load net {VEC_LOOP:conc#12.itm(36)} -attr vt d
load net {VEC_LOOP:conc#12.itm(37)} -attr vt d
load net {VEC_LOOP:conc#12.itm(38)} -attr vt d
load net {VEC_LOOP:conc#12.itm(39)} -attr vt d
load net {VEC_LOOP:conc#12.itm(40)} -attr vt d
load net {VEC_LOOP:conc#12.itm(41)} -attr vt d
load net {VEC_LOOP:conc#12.itm(42)} -attr vt d
load net {VEC_LOOP:conc#12.itm(43)} -attr vt d
load net {VEC_LOOP:conc#12.itm(44)} -attr vt d
load net {VEC_LOOP:conc#12.itm(45)} -attr vt d
load net {VEC_LOOP:conc#12.itm(46)} -attr vt d
load net {VEC_LOOP:conc#12.itm(47)} -attr vt d
load net {VEC_LOOP:conc#12.itm(48)} -attr vt d
load net {VEC_LOOP:conc#12.itm(49)} -attr vt d
load net {VEC_LOOP:conc#12.itm(50)} -attr vt d
load net {VEC_LOOP:conc#12.itm(51)} -attr vt d
load net {VEC_LOOP:conc#12.itm(52)} -attr vt d
load net {VEC_LOOP:conc#12.itm(53)} -attr vt d
load net {VEC_LOOP:conc#12.itm(54)} -attr vt d
load net {VEC_LOOP:conc#12.itm(55)} -attr vt d
load net {VEC_LOOP:conc#12.itm(56)} -attr vt d
load net {VEC_LOOP:conc#12.itm(57)} -attr vt d
load net {VEC_LOOP:conc#12.itm(58)} -attr vt d
load net {VEC_LOOP:conc#12.itm(59)} -attr vt d
load net {VEC_LOOP:conc#12.itm(60)} -attr vt d
load net {VEC_LOOP:conc#12.itm(61)} -attr vt d
load net {VEC_LOOP:conc#12.itm(62)} -attr vt d
load net {VEC_LOOP:conc#12.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#12.itm} 64 {VEC_LOOP:conc#12.itm(0)} {VEC_LOOP:conc#12.itm(1)} {VEC_LOOP:conc#12.itm(2)} {VEC_LOOP:conc#12.itm(3)} {VEC_LOOP:conc#12.itm(4)} {VEC_LOOP:conc#12.itm(5)} {VEC_LOOP:conc#12.itm(6)} {VEC_LOOP:conc#12.itm(7)} {VEC_LOOP:conc#12.itm(8)} {VEC_LOOP:conc#12.itm(9)} {VEC_LOOP:conc#12.itm(10)} {VEC_LOOP:conc#12.itm(11)} {VEC_LOOP:conc#12.itm(12)} {VEC_LOOP:conc#12.itm(13)} {VEC_LOOP:conc#12.itm(14)} {VEC_LOOP:conc#12.itm(15)} {VEC_LOOP:conc#12.itm(16)} {VEC_LOOP:conc#12.itm(17)} {VEC_LOOP:conc#12.itm(18)} {VEC_LOOP:conc#12.itm(19)} {VEC_LOOP:conc#12.itm(20)} {VEC_LOOP:conc#12.itm(21)} {VEC_LOOP:conc#12.itm(22)} {VEC_LOOP:conc#12.itm(23)} {VEC_LOOP:conc#12.itm(24)} {VEC_LOOP:conc#12.itm(25)} {VEC_LOOP:conc#12.itm(26)} {VEC_LOOP:conc#12.itm(27)} {VEC_LOOP:conc#12.itm(28)} {VEC_LOOP:conc#12.itm(29)} {VEC_LOOP:conc#12.itm(30)} {VEC_LOOP:conc#12.itm(31)} {VEC_LOOP:conc#12.itm(32)} {VEC_LOOP:conc#12.itm(33)} {VEC_LOOP:conc#12.itm(34)} {VEC_LOOP:conc#12.itm(35)} {VEC_LOOP:conc#12.itm(36)} {VEC_LOOP:conc#12.itm(37)} {VEC_LOOP:conc#12.itm(38)} {VEC_LOOP:conc#12.itm(39)} {VEC_LOOP:conc#12.itm(40)} {VEC_LOOP:conc#12.itm(41)} {VEC_LOOP:conc#12.itm(42)} {VEC_LOOP:conc#12.itm(43)} {VEC_LOOP:conc#12.itm(44)} {VEC_LOOP:conc#12.itm(45)} {VEC_LOOP:conc#12.itm(46)} {VEC_LOOP:conc#12.itm(47)} {VEC_LOOP:conc#12.itm(48)} {VEC_LOOP:conc#12.itm(49)} {VEC_LOOP:conc#12.itm(50)} {VEC_LOOP:conc#12.itm(51)} {VEC_LOOP:conc#12.itm(52)} {VEC_LOOP:conc#12.itm(53)} {VEC_LOOP:conc#12.itm(54)} {VEC_LOOP:conc#12.itm(55)} {VEC_LOOP:conc#12.itm(56)} {VEC_LOOP:conc#12.itm(57)} {VEC_LOOP:conc#12.itm(58)} {VEC_LOOP:conc#12.itm(59)} {VEC_LOOP:conc#12.itm(60)} {VEC_LOOP:conc#12.itm(61)} {VEC_LOOP:conc#12.itm(62)} {VEC_LOOP:conc#12.itm(63)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1140 -attr oid 1137 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1141 -attr oid 1138 -attr vt d
load net {clk} -port {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1142 -attr oid 1139 -attr vt d
load net {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1143 -attr oid 1140 -attr vt d
load net {rst} -port {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1144 -attr oid 1141 -attr vt d
load net {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1145 -attr oid 1142 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1146 -attr oid 1143 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1147 -attr oid 1144 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1148 -attr oid 1145 -attr vt d
load net {vec:rsc.adra(0)} -attr vt d
load net {vec:rsc.adra(1)} -attr vt d
load net {vec:rsc.adra(2)} -attr vt d
load net {vec:rsc.adra(3)} -attr vt d
load net {vec:rsc.adra(4)} -attr vt d
load net {vec:rsc.adra(5)} -attr vt d
load net {vec:rsc.adra(6)} -attr vt d
load net {vec:rsc.adra(7)} -attr vt d
load net {vec:rsc.adra(8)} -attr vt d
load net {vec:rsc.adra(9)} -attr vt d
load netBundle {vec:rsc.adra} 10 {vec:rsc.adra(0)} {vec:rsc.adra(1)} {vec:rsc.adra(2)} {vec:rsc.adra(3)} {vec:rsc.adra(4)} {vec:rsc.adra(5)} {vec:rsc.adra(6)} {vec:rsc.adra(7)} {vec:rsc.adra(8)} {vec:rsc.adra(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1149 -attr oid 1146 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(0)} -port {vec:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -port {vec:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -port {vec:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -port {vec:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -port {vec:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -port {vec:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -port {vec:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -port {vec:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -port {vec:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -port {vec:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.da(0)} -attr vt d
load net {vec:rsc.da(1)} -attr vt d
load net {vec:rsc.da(2)} -attr vt d
load net {vec:rsc.da(3)} -attr vt d
load net {vec:rsc.da(4)} -attr vt d
load net {vec:rsc.da(5)} -attr vt d
load net {vec:rsc.da(6)} -attr vt d
load net {vec:rsc.da(7)} -attr vt d
load net {vec:rsc.da(8)} -attr vt d
load net {vec:rsc.da(9)} -attr vt d
load net {vec:rsc.da(10)} -attr vt d
load net {vec:rsc.da(11)} -attr vt d
load net {vec:rsc.da(12)} -attr vt d
load net {vec:rsc.da(13)} -attr vt d
load net {vec:rsc.da(14)} -attr vt d
load net {vec:rsc.da(15)} -attr vt d
load net {vec:rsc.da(16)} -attr vt d
load net {vec:rsc.da(17)} -attr vt d
load net {vec:rsc.da(18)} -attr vt d
load net {vec:rsc.da(19)} -attr vt d
load net {vec:rsc.da(20)} -attr vt d
load net {vec:rsc.da(21)} -attr vt d
load net {vec:rsc.da(22)} -attr vt d
load net {vec:rsc.da(23)} -attr vt d
load net {vec:rsc.da(24)} -attr vt d
load net {vec:rsc.da(25)} -attr vt d
load net {vec:rsc.da(26)} -attr vt d
load net {vec:rsc.da(27)} -attr vt d
load net {vec:rsc.da(28)} -attr vt d
load net {vec:rsc.da(29)} -attr vt d
load net {vec:rsc.da(30)} -attr vt d
load net {vec:rsc.da(31)} -attr vt d
load netBundle {vec:rsc.da} 32 {vec:rsc.da(0)} {vec:rsc.da(1)} {vec:rsc.da(2)} {vec:rsc.da(3)} {vec:rsc.da(4)} {vec:rsc.da(5)} {vec:rsc.da(6)} {vec:rsc.da(7)} {vec:rsc.da(8)} {vec:rsc.da(9)} {vec:rsc.da(10)} {vec:rsc.da(11)} {vec:rsc.da(12)} {vec:rsc.da(13)} {vec:rsc.da(14)} {vec:rsc.da(15)} {vec:rsc.da(16)} {vec:rsc.da(17)} {vec:rsc.da(18)} {vec:rsc.da(19)} {vec:rsc.da(20)} {vec:rsc.da(21)} {vec:rsc.da(22)} {vec:rsc.da(23)} {vec:rsc.da(24)} {vec:rsc.da(25)} {vec:rsc.da(26)} {vec:rsc.da(27)} {vec:rsc.da(28)} {vec:rsc.da(29)} {vec:rsc.da(30)} {vec:rsc.da(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1150 -attr oid 1147 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(0)} -port {vec:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -port {vec:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -port {vec:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -port {vec:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -port {vec:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -port {vec:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -port {vec:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -port {vec:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -port {vec:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -port {vec:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -port {vec:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -port {vec:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -port {vec:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -port {vec:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -port {vec:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -port {vec:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -port {vec:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -port {vec:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -port {vec:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -port {vec:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -port {vec:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -port {vec:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -port {vec:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -port {vec:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -port {vec:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -port {vec:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -port {vec:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -port {vec:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -port {vec:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -port {vec:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -port {vec:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -port {vec:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.wea} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1151 -attr oid 1148 -attr vt d
load net {vec:rsc.wea} -port {vec:rsc.wea} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1152 -attr oid 1149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1153 -attr oid 1150 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(0)} -port {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -port {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -port {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -port {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -port {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -port {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -port {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -port {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -port {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -port {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -port {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -port {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -port {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -port {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -port {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -port {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -port {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -port {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -port {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -port {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -port {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -port {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -port {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -port {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -port {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -port {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -port {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -port {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -port {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -port {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -port {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -port {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1154 -attr oid 1151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.adrb(0)} -attr vt d
load net {vec:rsc.adrb(1)} -attr vt d
load net {vec:rsc.adrb(2)} -attr vt d
load net {vec:rsc.adrb(3)} -attr vt d
load net {vec:rsc.adrb(4)} -attr vt d
load net {vec:rsc.adrb(5)} -attr vt d
load net {vec:rsc.adrb(6)} -attr vt d
load net {vec:rsc.adrb(7)} -attr vt d
load net {vec:rsc.adrb(8)} -attr vt d
load net {vec:rsc.adrb(9)} -attr vt d
load netBundle {vec:rsc.adrb} 10 {vec:rsc.adrb(0)} {vec:rsc.adrb(1)} {vec:rsc.adrb(2)} {vec:rsc.adrb(3)} {vec:rsc.adrb(4)} {vec:rsc.adrb(5)} {vec:rsc.adrb(6)} {vec:rsc.adrb(7)} {vec:rsc.adrb(8)} {vec:rsc.adrb(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1155 -attr oid 1152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(0)} -port {vec:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -port {vec:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -port {vec:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -port {vec:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -port {vec:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -port {vec:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -port {vec:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -port {vec:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -port {vec:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -port {vec:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.db(0)} -attr vt d
load net {vec:rsc.db(1)} -attr vt d
load net {vec:rsc.db(2)} -attr vt d
load net {vec:rsc.db(3)} -attr vt d
load net {vec:rsc.db(4)} -attr vt d
load net {vec:rsc.db(5)} -attr vt d
load net {vec:rsc.db(6)} -attr vt d
load net {vec:rsc.db(7)} -attr vt d
load net {vec:rsc.db(8)} -attr vt d
load net {vec:rsc.db(9)} -attr vt d
load net {vec:rsc.db(10)} -attr vt d
load net {vec:rsc.db(11)} -attr vt d
load net {vec:rsc.db(12)} -attr vt d
load net {vec:rsc.db(13)} -attr vt d
load net {vec:rsc.db(14)} -attr vt d
load net {vec:rsc.db(15)} -attr vt d
load net {vec:rsc.db(16)} -attr vt d
load net {vec:rsc.db(17)} -attr vt d
load net {vec:rsc.db(18)} -attr vt d
load net {vec:rsc.db(19)} -attr vt d
load net {vec:rsc.db(20)} -attr vt d
load net {vec:rsc.db(21)} -attr vt d
load net {vec:rsc.db(22)} -attr vt d
load net {vec:rsc.db(23)} -attr vt d
load net {vec:rsc.db(24)} -attr vt d
load net {vec:rsc.db(25)} -attr vt d
load net {vec:rsc.db(26)} -attr vt d
load net {vec:rsc.db(27)} -attr vt d
load net {vec:rsc.db(28)} -attr vt d
load net {vec:rsc.db(29)} -attr vt d
load net {vec:rsc.db(30)} -attr vt d
load net {vec:rsc.db(31)} -attr vt d
load netBundle {vec:rsc.db} 32 {vec:rsc.db(0)} {vec:rsc.db(1)} {vec:rsc.db(2)} {vec:rsc.db(3)} {vec:rsc.db(4)} {vec:rsc.db(5)} {vec:rsc.db(6)} {vec:rsc.db(7)} {vec:rsc.db(8)} {vec:rsc.db(9)} {vec:rsc.db(10)} {vec:rsc.db(11)} {vec:rsc.db(12)} {vec:rsc.db(13)} {vec:rsc.db(14)} {vec:rsc.db(15)} {vec:rsc.db(16)} {vec:rsc.db(17)} {vec:rsc.db(18)} {vec:rsc.db(19)} {vec:rsc.db(20)} {vec:rsc.db(21)} {vec:rsc.db(22)} {vec:rsc.db(23)} {vec:rsc.db(24)} {vec:rsc.db(25)} {vec:rsc.db(26)} {vec:rsc.db(27)} {vec:rsc.db(28)} {vec:rsc.db(29)} {vec:rsc.db(30)} {vec:rsc.db(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1156 -attr oid 1153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(0)} -port {vec:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -port {vec:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -port {vec:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -port {vec:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -port {vec:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -port {vec:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -port {vec:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -port {vec:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -port {vec:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -port {vec:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -port {vec:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -port {vec:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -port {vec:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -port {vec:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -port {vec:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -port {vec:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -port {vec:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -port {vec:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -port {vec:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -port {vec:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -port {vec:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -port {vec:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -port {vec:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -port {vec:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -port {vec:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -port {vec:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -port {vec:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -port {vec:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -port {vec:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -port {vec:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -port {vec:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -port {vec:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.web} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1157 -attr oid 1154 -attr vt d
load net {vec:rsc.web} -port {vec:rsc.web} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1158 -attr oid 1155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1159 -attr oid 1156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(0)} -port {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -port {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -port {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -port {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -port {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -port {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -port {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -port {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -port {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -port {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -port {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -port {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -port {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -port {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -port {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -port {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -port {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -port {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -port {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -port {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -port {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -port {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -port {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -port {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -port {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -port {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -port {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -port {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -port {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -port {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -port {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -port {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1160 -attr oid 1157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1161 -attr oid 1158 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1162 -attr oid 1159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1163 -attr oid 1160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1164 -attr oid 1161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1165 -attr oid 1162 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1166 -attr oid 1163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1167 -attr oid 1164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1168 -attr oid 1165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1169 -attr oid 1166 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1170 -attr oid 1167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load netBundle {twiddle:rsc.adrb} 10 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1171 -attr oid 1168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1172 -attr oid 1169 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1173 -attr oid 1170 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1174 -attr oid 1171 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1175 -attr oid 1172 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 10 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1176 -attr oid 1173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1177 -attr oid 1174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1178 -attr oid 1175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1179 -attr oid 1176 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1180 -attr oid 1177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1181 -attr oid 1178 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1182 -attr oid 1179 -attr vt d
load net {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1183 -attr oid 1180 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1184 -attr oid 1181 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1185 -attr oid 1182 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen"
load net {vec:rsc.qb(0)} -pin  "vec:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(1)} -pin  "vec:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(2)} -pin  "vec:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(3)} -pin  "vec:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(4)} -pin  "vec:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(5)} -pin  "vec:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(6)} -pin  "vec:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(7)} -pin  "vec:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(8)} -pin  "vec:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(9)} -pin  "vec:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(10)} -pin  "vec:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(11)} -pin  "vec:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(12)} -pin  "vec:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(13)} -pin  "vec:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(14)} -pin  "vec:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(15)} -pin  "vec:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(16)} -pin  "vec:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(17)} -pin  "vec:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(18)} -pin  "vec:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(19)} -pin  "vec:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(20)} -pin  "vec:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(21)} -pin  "vec:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(22)} -pin  "vec:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(23)} -pin  "vec:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(24)} -pin  "vec:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(25)} -pin  "vec:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(26)} -pin  "vec:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(27)} -pin  "vec:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(28)} -pin  "vec:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(29)} -pin  "vec:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(30)} -pin  "vec:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(31)} -pin  "vec:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.web} -pin  "vec:rsci" {web} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1186 -attr oid 1183 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.db(0)} -pin  "vec:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -pin  "vec:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -pin  "vec:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -pin  "vec:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -pin  "vec:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -pin  "vec:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -pin  "vec:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -pin  "vec:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -pin  "vec:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -pin  "vec:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -pin  "vec:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -pin  "vec:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -pin  "vec:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -pin  "vec:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -pin  "vec:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -pin  "vec:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -pin  "vec:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -pin  "vec:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -pin  "vec:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -pin  "vec:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -pin  "vec:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -pin  "vec:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -pin  "vec:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -pin  "vec:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -pin  "vec:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -pin  "vec:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -pin  "vec:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -pin  "vec:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -pin  "vec:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -pin  "vec:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -pin  "vec:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -pin  "vec:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.adrb(0)} -pin  "vec:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -pin  "vec:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -pin  "vec:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -pin  "vec:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -pin  "vec:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -pin  "vec:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -pin  "vec:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -pin  "vec:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -pin  "vec:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -pin  "vec:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.qa(0)} -pin  "vec:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(1)} -pin  "vec:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(2)} -pin  "vec:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(3)} -pin  "vec:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(4)} -pin  "vec:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(5)} -pin  "vec:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(6)} -pin  "vec:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(7)} -pin  "vec:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(8)} -pin  "vec:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(9)} -pin  "vec:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(10)} -pin  "vec:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(11)} -pin  "vec:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(12)} -pin  "vec:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(13)} -pin  "vec:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(14)} -pin  "vec:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(15)} -pin  "vec:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(16)} -pin  "vec:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(17)} -pin  "vec:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(18)} -pin  "vec:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(19)} -pin  "vec:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(20)} -pin  "vec:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(21)} -pin  "vec:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(22)} -pin  "vec:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(23)} -pin  "vec:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(24)} -pin  "vec:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(25)} -pin  "vec:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(26)} -pin  "vec:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(27)} -pin  "vec:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(28)} -pin  "vec:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(29)} -pin  "vec:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(30)} -pin  "vec:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(31)} -pin  "vec:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.wea} -pin  "vec:rsci" {wea} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1187 -attr oid 1184 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.da(0)} -pin  "vec:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -pin  "vec:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -pin  "vec:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -pin  "vec:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -pin  "vec:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -pin  "vec:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -pin  "vec:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -pin  "vec:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -pin  "vec:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -pin  "vec:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -pin  "vec:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -pin  "vec:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -pin  "vec:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -pin  "vec:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -pin  "vec:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -pin  "vec:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -pin  "vec:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -pin  "vec:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -pin  "vec:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -pin  "vec:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -pin  "vec:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -pin  "vec:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -pin  "vec:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -pin  "vec:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -pin  "vec:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -pin  "vec:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -pin  "vec:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -pin  "vec:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -pin  "vec:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -pin  "vec:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -pin  "vec:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -pin  "vec:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.adra(0)} -pin  "vec:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -pin  "vec:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -pin  "vec:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -pin  "vec:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -pin  "vec:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -pin  "vec:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -pin  "vec:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -pin  "vec:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -pin  "vec:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -pin  "vec:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsci.adra_d(0)} -pin  "vec:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "vec:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "vec:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "vec:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "vec:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "vec:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "vec:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "vec:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "vec:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "vec:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "vec:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "vec:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "vec:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "vec:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "vec:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "vec:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "vec:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "vec:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "vec:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "vec:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {clk} -pin  "vec:rsci" {clka} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1188 -attr oid 1185 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {clk} -pin  "vec:rsci" {clkb} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1189 -attr oid 1186 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {vec:rsci.da_d(0)} -pin  "vec:rsci" {da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(1)} -pin  "vec:rsci" {da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(2)} -pin  "vec:rsci" {da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(3)} -pin  "vec:rsci" {da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(4)} -pin  "vec:rsci" {da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(5)} -pin  "vec:rsci" {da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(6)} -pin  "vec:rsci" {da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(7)} -pin  "vec:rsci" {da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(8)} -pin  "vec:rsci" {da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(9)} -pin  "vec:rsci" {da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(10)} -pin  "vec:rsci" {da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(11)} -pin  "vec:rsci" {da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(12)} -pin  "vec:rsci" {da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(13)} -pin  "vec:rsci" {da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(14)} -pin  "vec:rsci" {da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(15)} -pin  "vec:rsci" {da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(16)} -pin  "vec:rsci" {da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(17)} -pin  "vec:rsci" {da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(18)} -pin  "vec:rsci" {da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(19)} -pin  "vec:rsci" {da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(20)} -pin  "vec:rsci" {da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(21)} -pin  "vec:rsci" {da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(22)} -pin  "vec:rsci" {da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(23)} -pin  "vec:rsci" {da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(24)} -pin  "vec:rsci" {da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(25)} -pin  "vec:rsci" {da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(26)} -pin  "vec:rsci" {da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(27)} -pin  "vec:rsci" {da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(28)} -pin  "vec:rsci" {da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(29)} -pin  "vec:rsci" {da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(30)} -pin  "vec:rsci" {da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(31)} -pin  "vec:rsci" {da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.qa_d(0)} -pin  "vec:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "vec:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "vec:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "vec:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "vec:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "vec:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "vec:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "vec:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "vec:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "vec:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "vec:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "vec:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "vec:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "vec:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "vec:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "vec:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "vec:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "vec:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "vec:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "vec:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "vec:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "vec:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "vec:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "vec:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "vec:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "vec:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "vec:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "vec:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "vec:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "vec:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "vec:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "vec:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "vec:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "vec:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "vec:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "vec:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "vec:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "vec:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "vec:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "vec:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "vec:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "vec:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "vec:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "vec:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "vec:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "vec:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "vec:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "vec:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "vec:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "vec:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "vec:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "vec:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "vec:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "vec:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "vec:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "vec:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "vec:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "vec:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "vec:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "vec:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "vec:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "vec:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "vec:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "vec:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "vec:rsci" {wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "vec:rsci" {wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1190 -attr oid 1187 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "twiddle:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "twiddle:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "twiddle:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "twiddle:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "twiddle:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "twiddle:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "twiddle:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "twiddle:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "twiddle:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "twiddle:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {clk} -pin  "twiddle:rsci" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1191 -attr oid 1188 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle:rsci.qb_d(0)} -pin  "twiddle:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "twiddle:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "twiddle:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "twiddle:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "twiddle:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "twiddle:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "twiddle:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "twiddle:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "twiddle:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "twiddle:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "twiddle:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "twiddle:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "twiddle:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "twiddle:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "twiddle:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "twiddle:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "twiddle:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "twiddle:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "twiddle:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "twiddle:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "twiddle:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "twiddle:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "twiddle:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "twiddle:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "twiddle:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "twiddle:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "twiddle:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "twiddle:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "twiddle:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "twiddle:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "twiddle:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "twiddle:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1192 -attr oid 1189 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1193 -attr oid 1190 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "twiddle_h:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "twiddle_h:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "twiddle_h:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "twiddle_h:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "twiddle_h:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "twiddle_h:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "twiddle_h:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "twiddle_h:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "twiddle_h:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "twiddle_h:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {clk} -pin  "twiddle_h:rsci" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1194 -attr oid 1191 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle_h:rsci.qb_d(0)} -pin  "twiddle_h:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "twiddle_h:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "twiddle_h:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "twiddle_h:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "twiddle_h:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "twiddle_h:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "twiddle_h:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "twiddle_h:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "twiddle_h:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "twiddle_h:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "twiddle_h:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "twiddle_h:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "twiddle_h:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "twiddle_h:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "twiddle_h:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "twiddle_h:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "twiddle_h:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "twiddle_h:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "twiddle_h:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "twiddle_h:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "twiddle_h:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "twiddle_h:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "twiddle_h:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "twiddle_h:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "twiddle_h:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "twiddle_h:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "twiddle_h:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "twiddle_h:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "twiddle_h:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "twiddle_h:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "twiddle_h:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "twiddle_h:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle_h:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1195 -attr oid 1192 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1196 -attr oid 1193 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 7503.101410 -attr delay 8.615601 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1197 -attr oid 1194 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1198 -attr oid 1195 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1199 -attr oid 1196 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1200 -attr oid 1197 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1201 -attr oid 1198 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1202 -attr oid 1199 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1203 -attr oid 1200 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1204 -attr oid 1201 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1205 -attr oid 1202 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1206 -attr oid 1203 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1207 -attr oid 1204 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1208 -attr oid 1205 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 9142b71a-e1e8-40b5-a529-69ed582f8ca9-1209 -attr oid 1206 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
### END MODULE 

