---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2652582 heartbeat IPC: 3.77 cumulative IPC: 3.77 (Simulation time: 00 hr 00 min 49 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2652582 cumulative IPC: 3.77 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2652582 cumulative IPC: 3.77 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10522577 heartbeat IPC: 1.271 cumulative IPC: 1.271 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 19088091 heartbeat IPC: 1.167 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24121933 heartbeat IPC: 1.987 cumulative IPC: 1.397 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 31950069 heartbeat IPC: 1.277 cumulative IPC: 1.365 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39875640 heartbeat IPC: 1.262 cumulative IPC: 1.343 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47867920 heartbeat IPC: 1.251 cumulative IPC: 1.327 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 56443051 heartbeat IPC: 1.166 cumulative IPC: 1.301 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 63634642 heartbeat IPC: 1.391 cumulative IPC: 1.312 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72083873 heartbeat IPC: 1.184 cumulative IPC: 1.296 (Simulation time: 00 hr 12 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 78239586 cumulative IPC: 1.278 (Simulation time: 00 hr 13 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 78239586 cumulative IPC: 1.278 (Simulation time: 00 hr 13 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/WCG_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.278 instructions: 100000000 cycles: 78239586
CPU 0 Branch Prediction Accuracy: 96.85% MPKI: 6.159 Average ROB Occupancy at Mispredict: 67.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1593
BRANCH_INDIRECT: 0.6331
BRANCH_CONDITIONAL: 4.864
BRANCH_DIRECT_CALL: 0.1477
BRANCH_INDIRECT_CALL: 0.08651
BRANCH_RETURN: 0.2691

cpu0->cpu0_STLB TOTAL        ACCESS:     215587 HIT:     212048 MISS:       3539 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     215587 HIT:     212048 MISS:       3539 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3804390 HIT:    2914059 MISS:     890331 MSHR_MERGE:     129744
cpu0->cpu0_L2C LOAD         ACCESS:    1349240 HIT:    1102776 MISS:     246464 MSHR_MERGE:        751
cpu0->cpu0_L2C RFO          ACCESS:     117304 HIT:      39587 MISS:      77717 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:    2073786 HIT:    1511470 MISS:     562316 MSHR_MERGE:     128991
cpu0->cpu0_L2C WRITE        ACCESS:     260907 HIT:     259579 MISS:       1328 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3153 HIT:        647 MISS:       2506 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1640592 ISSUED:    1636178 USEFUL:       5078 USELESS:        662
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15107440 HIT:   13077170 MISS:    2030270 MSHR_MERGE:     755378
cpu0->cpu0_L1I LOAD         ACCESS:   14135393 HIT:   12861196 MISS:    1274197 MSHR_MERGE:     380506
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:     972047 HIT:     215974 MISS:     756073 MSHR_MERGE:     374872
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:     972269 ISSUED:     972047 USEFUL:     153210 USELESS:     228001
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33618691 HIT:   32128789 MISS:    1489902 MSHR_MERGE:     857479
cpu0->cpu0_L1D LOAD         ACCESS:   16952014 HIT:   16364849 MISS:     587165 MSHR_MERGE:     131615
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1071674 HIT:    1001406 MISS:      70268 MSHR_MERGE:      13853
cpu0->cpu0_L1D WRITE        ACCESS:   15591433 HIT:   14762128 MISS:     829305 MSHR_MERGE:     712000
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3570 HIT:        406 MISS:       3164 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:    1075410 ISSUED:    1071674 USEFUL:      39642 USELESS:      16058
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13399484 HIT:   13289809 MISS:     109675 MSHR_MERGE:      62287
cpu0->cpu0_ITLB LOAD         ACCESS:   13399484 HIT:   13289809 MISS:     109675 MSHR_MERGE:      62287
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.922 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30945204 HIT:   30719916 MISS:     225288 MSHR_MERGE:      57089
cpu0->cpu0_DTLB LOAD         ACCESS:   30945204 HIT:   30719916 MISS:     225288 MSHR_MERGE:      57089
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.638 cycles
cpu0->LLC TOTAL        ACCESS:    1498440 HIT:    1167550 MISS:     330890 MSHR_MERGE:      85659
cpu0->LLC LOAD         ACCESS:     245713 HIT:     201038 MISS:      44675 MSHR_MERGE:       2509
cpu0->LLC RFO          ACCESS:      77715 HIT:      28831 MISS:      48884 MSHR_MERGE:        671
cpu0->LLC PREFETCH     ACCESS:    1034460 HIT:     799075 MISS:     235385 MSHR_MERGE:      82479
cpu0->LLC WRITE        ACCESS:     138046 HIT:     137733 MISS:        313 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2506 HIT:        873 MISS:       1633 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     601221 ISSUED:     601221 USEFUL:       1240 USELESS:        127
cpu0->LLC AVERAGE MISS LATENCY: 132 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10628
  ROW_BUFFER_MISS:     228163
  AVG DBUS CONGESTED CYCLE: 25.34
Channel 0 WQ ROW_BUFFER_HIT:       8278
  ROW_BUFFER_MISS:      64443
  FULL:          0
Channel 0 REFRESHES ISSUED:       6520
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2659526 heartbeat IPC: 3.76 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 2659526 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 2659526 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 10503978 heartbeat IPC: 1.275 cumulative IPC: 1.275 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 19492572 heartbeat IPC: 1.113 cumulative IPC: 1.188 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 24515119 heartbeat IPC: 1.991 cumulative IPC: 1.373 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 32222405 heartbeat IPC: 1.297 cumulative IPC: 1.353 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39987912 heartbeat IPC: 1.288 cumulative IPC: 1.339 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47917810 heartbeat IPC: 1.261 cumulative IPC: 1.326 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 56380165 heartbeat IPC: 1.182 cumulative IPC: 1.303 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 63563792 heartbeat IPC: 1.392 cumulative IPC: 1.314 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 71650984 heartbeat IPC: 1.237 cumulative IPC: 1.305 (Simulation time: 00 hr 12 min 01 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 77895994 cumulative IPC: 1.284 (Simulation time: 00 hr 13 min 21 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 77895994 cumulative IPC: 1.284 (Simulation time: 00 hr 13 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T20Lt_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.284 instructions: 100000001 cycles: 77895994
CPU 0 Branch Prediction Accuracy: 96.92% MPKI: 6.113 Average ROB Occupancy at Mispredict: 66.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1464
BRANCH_INDIRECT: 0.5861
BRANCH_CONDITIONAL: 4.897
BRANCH_DIRECT_CALL: 0.1468
BRANCH_INDIRECT_CALL: 0.08932
BRANCH_RETURN: 0.2477

cpu0->cpu0_STLB TOTAL        ACCESS:     187395 HIT:     183726 MISS:       3669 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     187395 HIT:     183726 MISS:       3669 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3781960 HIT:    2890607 MISS:     891353 MSHR_MERGE:     130456
cpu0->cpu0_L2C LOAD         ACCESS:    1335788 HIT:    1087671 MISS:     248117 MSHR_MERGE:        687
cpu0->cpu0_L2C RFO          ACCESS:     117007 HIT:      39840 MISS:      77167 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2066809 HIT:    1504725 MISS:     562084 MSHR_MERGE:     129769
cpu0->cpu0_L2C WRITE        ACCESS:     259071 HIT:     257796 MISS:       1275 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3285 HIT:        575 MISS:       2710 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1637574 ISSUED:    1633365 USEFUL:       5459 USELESS:        469
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 54.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15001956 HIT:   12947397 MISS:    2054559 MSHR_MERGE:     792457
cpu0->cpu0_L1I LOAD         ACCESS:   14012797 HIT:   12729916 MISS:    1282881 MSHR_MERGE:     399304
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:     989159 HIT:     217481 MISS:     771678 MSHR_MERGE:     393153
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:     989658 ISSUED:     989159 USEFUL:     157032 USELESS:     221498
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.25 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33456149 HIT:   31971009 MISS:    1485140 MSHR_MERGE:     857706
cpu0->cpu0_L1D LOAD         ACCESS:   16824247 HIT:   16242979 MISS:     581268 MSHR_MERGE:     129055
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1060000 HIT:     991753 MISS:      68247 MSHR_MERGE:      13318
cpu0->cpu0_L1D WRITE        ACCESS:   15568203 HIT:   14735870 MISS:     832333 MSHR_MERGE:     715326
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3699 HIT:        407 MISS:       3292 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1063971 ISSUED:    1060000 USEFUL:      38363 USELESS:      15843
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13278214 HIT:   13187418 MISS:      90796 MSHR_MERGE:      52008
cpu0->cpu0_ITLB LOAD         ACCESS:   13278214 HIT:   13187418 MISS:      90796 MSHR_MERGE:      52008
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.782 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30783931 HIT:   30582692 MISS:     201239 MSHR_MERGE:      52632
cpu0->cpu0_DTLB LOAD         ACCESS:   30783931 HIT:   30582692 MISS:     201239 MSHR_MERGE:      52632
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.053 cycles
cpu0->LLC TOTAL        ACCESS:    1504472 HIT:    1162523 MISS:     341949 MSHR_MERGE:      87189
cpu0->LLC LOAD         ACCESS:     247430 HIT:     201568 MISS:      45862 MSHR_MERGE:       2524
cpu0->LLC RFO          ACCESS:      77167 HIT:      27953 MISS:      49214 MSHR_MERGE:        659
cpu0->LLC PREFETCH     ACCESS:    1040029 HIT:     795209 MISS:     244820 MSHR_MERGE:      84006
cpu0->LLC WRITE        ACCESS:     137136 HIT:     136827 MISS:        309 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2710 HIT:        966 MISS:       1744 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     607778 ISSUED:     607778 USEFUL:       1289 USELESS:         98
cpu0->LLC AVERAGE MISS LATENCY: 131.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10827
  ROW_BUFFER_MISS:     237305
  AVG DBUS CONGESTED CYCLE: 25.27
Channel 0 WQ ROW_BUFFER_HIT:       8501
  ROW_BUFFER_MISS:      63767
  FULL:          0
Channel 0 REFRESHES ISSUED:       6491
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2662978 heartbeat IPC: 3.755 cumulative IPC: 3.755 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2662978 cumulative IPC: 3.755 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2662978 cumulative IPC: 3.755 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10467676 heartbeat IPC: 1.281 cumulative IPC: 1.281 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18910716 heartbeat IPC: 1.184 cumulative IPC: 1.231 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24151972 heartbeat IPC: 1.908 cumulative IPC: 1.396 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 31776310 heartbeat IPC: 1.312 cumulative IPC: 1.374 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39683831 heartbeat IPC: 1.265 cumulative IPC: 1.351 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 47479916 heartbeat IPC: 1.283 cumulative IPC: 1.339 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55878963 heartbeat IPC: 1.191 cumulative IPC: 1.315 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 63214135 heartbeat IPC: 1.363 cumulative IPC: 1.321 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 71237218 heartbeat IPC: 1.246 cumulative IPC: 1.312 (Simulation time: 00 hr 12 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 77282563 cumulative IPC: 1.294 (Simulation time: 00 hr 13 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 77282563 cumulative IPC: 1.294 (Simulation time: 00 hr 13 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T05Lt_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.294 instructions: 100000000 cycles: 77282563
CPU 0 Branch Prediction Accuracy: 96.99% MPKI: 6.059 Average ROB Occupancy at Mispredict: 67.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1506
BRANCH_INDIRECT: 0.5222
BRANCH_CONDITIONAL: 4.901
BRANCH_DIRECT_CALL: 0.1464
BRANCH_INDIRECT_CALL: 0.08579
BRANCH_RETURN: 0.253

cpu0->cpu0_STLB TOTAL        ACCESS:     194270 HIT:     190642 MISS:       3628 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     194270 HIT:     190642 MISS:       3628 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 159.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3838074 HIT:    2960493 MISS:     877581 MSHR_MERGE:     129358
cpu0->cpu0_L2C LOAD         ACCESS:    1363941 HIT:    1121974 MISS:     241967 MSHR_MERGE:        830
cpu0->cpu0_L2C RFO          ACCESS:     116353 HIT:      39968 MISS:      76385 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2097793 HIT:    1542212 MISS:     555581 MSHR_MERGE:     128528
cpu0->cpu0_L2C WRITE        ACCESS:     256713 HIT:     255737 MISS:        976 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3274 HIT:        602 MISS:       2672 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1655484 ISSUED:    1651249 USEFUL:       5061 USELESS:        697
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15359665 HIT:   13245907 MISS:    2113758 MSHR_MERGE:     804571
cpu0->cpu0_L1I LOAD         ACCESS:   14341051 HIT:   13016617 MISS:    1324434 MSHR_MERGE:     406725
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1018614 HIT:     229290 MISS:     789324 MSHR_MERGE:     397846
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1018958 ISSUED:    1018614 USEFUL:     158434 USELESS:     233049
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.02 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33001998 HIT:   31523879 MISS:    1478119 MSHR_MERGE:     857176
cpu0->cpu0_L1D LOAD         ACCESS:   16540525 HIT:   15966379 MISS:     574146 MSHR_MERGE:     127906
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1057806 HIT:     988571 MISS:      69235 MSHR_MERGE:      14160
cpu0->cpu0_L1D WRITE        ACCESS:   15400002 HIT:   14568547 MISS:     831455 MSHR_MERGE:     715101
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3665 HIT:        382 MISS:       3283 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:    1061358 ISSUED:    1057798 USEFUL:      38997 USELESS:      15367
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.54 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13598598 HIT:   13498611 MISS:      99987 MSHR_MERGE:      58084
cpu0->cpu0_ITLB LOAD         ACCESS:   13598598 HIT:   13498611 MISS:      99987 MSHR_MERGE:      58084
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.547 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30388421 HIT:   30182812 MISS:     205609 MSHR_MERGE:      53242
cpu0->cpu0_DTLB LOAD         ACCESS:   30388421 HIT:   30182812 MISS:     205609 MSHR_MERGE:      53242
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.842 cycles
cpu0->LLC TOTAL        ACCESS:    1485801 HIT:    1148262 MISS:     337539 MSHR_MERGE:      87884
cpu0->LLC LOAD         ACCESS:     241137 HIT:     198104 MISS:      43033 MSHR_MERGE:       2400
cpu0->LLC RFO          ACCESS:      76385 HIT:      27389 MISS:      48996 MSHR_MERGE:        646
cpu0->LLC PREFETCH     ACCESS:    1032134 HIT:     788591 MISS:     243543 MSHR_MERGE:      84838
cpu0->LLC WRITE        ACCESS:     133473 HIT:     133174 MISS:        299 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2672 HIT:       1004 MISS:       1668 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     605209 ISSUED:     605192 USEFUL:       1133 USELESS:        126
cpu0->LLC AVERAGE MISS LATENCY: 131.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11157
  ROW_BUFFER_MISS:     230583
  AVG DBUS CONGESTED CYCLE: 25.34
Channel 0 WQ ROW_BUFFER_HIT:       8133
  ROW_BUFFER_MISS:      62724
  FULL:          0
Channel 0 REFRESHES ISSUED:       6441
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2659220 heartbeat IPC: 3.761 cumulative IPC: 3.761 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 2659220 cumulative IPC: 3.761 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 2659220 cumulative IPC: 3.761 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10320501 heartbeat IPC: 1.305 cumulative IPC: 1.305 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 18790724 heartbeat IPC: 1.181 cumulative IPC: 1.24 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24143911 heartbeat IPC: 1.868 cumulative IPC: 1.396 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31756101 heartbeat IPC: 1.314 cumulative IPC: 1.375 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39485153 heartbeat IPC: 1.294 cumulative IPC: 1.358 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47416815 heartbeat IPC: 1.261 cumulative IPC: 1.341 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 55353014 heartbeat IPC: 1.26 cumulative IPC: 1.328 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 62889025 heartbeat IPC: 1.327 cumulative IPC: 1.328 (Simulation time: 00 hr 10 min 40 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70867820 heartbeat IPC: 1.253 cumulative IPC: 1.319 (Simulation time: 00 hr 11 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 76873873 cumulative IPC: 1.301 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 76873873 cumulative IPC: 1.301 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T02Lt_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.301 instructions: 100000000 cycles: 76873873
CPU 0 Branch Prediction Accuracy: 97.04% MPKI: 6.059 Average ROB Occupancy at Mispredict: 66.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1463
BRANCH_INDIRECT: 0.4905
BRANCH_CONDITIONAL: 4.937
BRANCH_DIRECT_CALL: 0.1492
BRANCH_INDIRECT_CALL: 0.08517
BRANCH_RETURN: 0.2508

cpu0->cpu0_STLB TOTAL        ACCESS:     236486 HIT:     233107 MISS:       3379 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     236486 HIT:     233107 MISS:       3379 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3917027 HIT:    3045910 MISS:     871117 MSHR_MERGE:     127069
cpu0->cpu0_L2C LOAD         ACCESS:    1401149 HIT:    1160492 MISS:     240657 MSHR_MERGE:        787
cpu0->cpu0_L2C RFO          ACCESS:     116644 HIT:      39465 MISS:      77179 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:    2139219 HIT:    1589460 MISS:     549759 MSHR_MERGE:     126278
cpu0->cpu0_L2C WRITE        ACCESS:     256987 HIT:     255927 MISS:       1060 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3028 HIT:        566 MISS:       2462 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1682910 ISSUED:    1678552 USEFUL:       4829 USELESS:        639
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 54.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15366921 HIT:   13184588 MISS:    2182333 MSHR_MERGE:     822098
cpu0->cpu0_L1I LOAD         ACCESS:   14311166 HIT:   12943552 MISS:    1367614 MSHR_MERGE:     413030
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1055755 HIT:     241036 MISS:     814719 MSHR_MERGE:     409068
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1056028 ISSUED:    1055755 USEFUL:     162008 USELESS:     243645
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.786 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32596594 HIT:   31120664 MISS:    1475930 MSHR_MERGE:     854656
cpu0->cpu0_L1D LOAD         ACCESS:   16221573 HIT:   15644506 MISS:     577067 MSHR_MERGE:     130498
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1038128 HIT:     969608 MISS:      68520 MSHR_MERGE:      13488
cpu0->cpu0_L1D WRITE        ACCESS:   15333484 HIT:   14506175 MISS:     827309 MSHR_MERGE:     710664
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3409 HIT:        375 MISS:       3034 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:    1042008 ISSUED:    1038128 USEFUL:      38812 USELESS:      15500
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13650887 HIT:   13546501 MISS:     104386 MSHR_MERGE:      59653
cpu0->cpu0_ITLB LOAD         ACCESS:   13650887 HIT:   13546501 MISS:     104386 MSHR_MERGE:      59653
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30001672 HIT:   29753332 MISS:     248340 MSHR_MERGE:      56587
cpu0->cpu0_DTLB LOAD         ACCESS:   30001672 HIT:   29753332 MISS:     248340 MSHR_MERGE:      56587
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.253 cycles
cpu0->LLC TOTAL        ACCESS:    1485448 HIT:    1146623 MISS:     338825 MSHR_MERGE:      87199
cpu0->LLC LOAD         ACCESS:     239870 HIT:     196492 MISS:      43378 MSHR_MERGE:       2578
cpu0->LLC RFO          ACCESS:      77175 HIT:      28407 MISS:      48768 MSHR_MERGE:        702
cpu0->LLC PREFETCH     ACCESS:    1031193 HIT:     786480 MISS:     244713 MSHR_MERGE:      83919
cpu0->LLC WRITE        ACCESS:     134748 HIT:     134397 MISS:        351 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2462 HIT:        847 MISS:       1615 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     607819 ISSUED:     607812 USEFUL:       1125 USELESS:         97
cpu0->LLC AVERAGE MISS LATENCY: 132.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11279
  ROW_BUFFER_MISS:     232987
  AVG DBUS CONGESTED CYCLE: 25.38
Channel 0 WQ ROW_BUFFER_HIT:       8346
  ROW_BUFFER_MISS:      63180
  FULL:          0
Channel 0 REFRESHES ISSUED:       6406
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2657866 heartbeat IPC: 3.762 cumulative IPC: 3.762 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2657866 cumulative IPC: 3.762 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2657866 cumulative IPC: 3.762 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10257164 heartbeat IPC: 1.316 cumulative IPC: 1.316 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 18535495 heartbeat IPC: 1.208 cumulative IPC: 1.26 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 24150234 heartbeat IPC: 1.781 cumulative IPC: 1.396 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 31611367 heartbeat IPC: 1.34 cumulative IPC: 1.382 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 39343926 heartbeat IPC: 1.293 cumulative IPC: 1.363 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 47393478 heartbeat IPC: 1.242 cumulative IPC: 1.341 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 55048191 heartbeat IPC: 1.306 cumulative IPC: 1.336 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 62792381 heartbeat IPC: 1.291 cumulative IPC: 1.33 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 100000005 cycles: 70936137 heartbeat IPC: 1.228 cumulative IPC: 1.318 (Simulation time: 00 hr 11 min 58 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 76971343 cumulative IPC: 1.299 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 76971343 cumulative IPC: 1.299 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/LT5n_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.299 instructions: 100000002 cycles: 76971343
CPU 0 Branch Prediction Accuracy: 97.1% MPKI: 5.975 Average ROB Occupancy at Mispredict: 67.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1418
BRANCH_INDIRECT: 0.5268
BRANCH_CONDITIONAL: 4.836
BRANCH_DIRECT_CALL: 0.1447
BRANCH_INDIRECT_CALL: 0.08479
BRANCH_RETURN: 0.2414

cpu0->cpu0_STLB TOTAL        ACCESS:     192829 HIT:     189537 MISS:       3292 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     192829 HIT:     189537 MISS:       3292 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3756906 HIT:    2872893 MISS:     884013 MSHR_MERGE:     125660
cpu0->cpu0_L2C LOAD         ACCESS:    1322863 HIT:    1077589 MISS:     245274 MSHR_MERGE:        890
cpu0->cpu0_L2C RFO          ACCESS:     115851 HIT:      39166 MISS:      76685 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2059110 HIT:    1500891 MISS:     558219 MSHR_MERGE:     124770
cpu0->cpu0_L2C WRITE        ACCESS:     256145 HIT:     254701 MISS:       1444 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2937 HIT:        546 MISS:       2391 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1628564 ISSUED:    1623112 USEFUL:       4825 USELESS:        619
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15117030 HIT:   13063535 MISS:    2053495 MSHR_MERGE:     795927
cpu0->cpu0_L1I LOAD         ACCESS:   14132345 HIT:   12848541 MISS:    1283804 MSHR_MERGE:     406224
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:     984685 HIT:     214994 MISS:     769691 MSHR_MERGE:     389703
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:     985454 ISSUED:     984685 USEFUL:     159206 USELESS:     220793
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32581534 HIT:   31104930 MISS:    1476604 MSHR_MERGE:     856508
cpu0->cpu0_L1D LOAD         ACCESS:   16381735 HIT:   15809569 MISS:     572166 MSHR_MERGE:     126880
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1041523 HIT:     971832 MISS:      69691 MSHR_MERGE:      13670
cpu0->cpu0_L1D WRITE        ACCESS:   15154954 HIT:   14323152 MISS:     831802 MSHR_MERGE:     715950
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3322 HIT:        377 MISS:       2945 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:    1045146 ISSUED:    1041523 USEFUL:      39034 USELESS:      16186
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13334697 HIT:   13238290 MISS:      96407 MSHR_MERGE:      55274
cpu0->cpu0_ITLB LOAD         ACCESS:   13334697 HIT:   13238290 MISS:      96407 MSHR_MERGE:      55274
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.312 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30010823 HIT:   29807783 MISS:     203040 MSHR_MERGE:      51344
cpu0->cpu0_DTLB LOAD         ACCESS:   30010823 HIT:   29807783 MISS:     203040 MSHR_MERGE:      51344
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.789 cycles
cpu0->LLC TOTAL        ACCESS:    1502290 HIT:    1165103 MISS:     337187 MSHR_MERGE:      87508
cpu0->LLC LOAD         ACCESS:     244384 HIT:     201263 MISS:      43121 MSHR_MERGE:       2521
cpu0->LLC RFO          ACCESS:      76685 HIT:      27729 MISS:      48956 MSHR_MERGE:        730
cpu0->LLC PREFETCH     ACCESS:    1044354 HIT:     801198 MISS:     243156 MSHR_MERGE:      84257
cpu0->LLC WRITE        ACCESS:     134476 HIT:     134157 MISS:        319 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2391 HIT:        756 MISS:       1635 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     610974 ISSUED:     610974 USEFUL:       1165 USELESS:        116
cpu0->LLC AVERAGE MISS LATENCY: 131.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11252
  ROW_BUFFER_MISS:     231664
  AVG DBUS CONGESTED CYCLE: 25.32
Channel 0 WQ ROW_BUFFER_HIT:       8287
  ROW_BUFFER_MISS:      63338
  FULL:          0
Channel 0 REFRESHES ISSUED:       6414
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2663924 heartbeat IPC: 3.754 cumulative IPC: 3.754 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2663924 cumulative IPC: 3.754 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2663924 cumulative IPC: 3.754 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10113836 heartbeat IPC: 1.342 cumulative IPC: 1.342 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18649358 heartbeat IPC: 1.172 cumulative IPC: 1.251 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24555760 heartbeat IPC: 1.693 cumulative IPC: 1.37 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31829732 heartbeat IPC: 1.375 cumulative IPC: 1.371 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39485871 heartbeat IPC: 1.306 cumulative IPC: 1.358 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47727907 heartbeat IPC: 1.213 cumulative IPC: 1.331 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 54971474 heartbeat IPC: 1.381 cumulative IPC: 1.338 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 62714410 heartbeat IPC: 1.291 cumulative IPC: 1.332 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 70306165 heartbeat IPC: 1.317 cumulative IPC: 1.331 (Simulation time: 00 hr 11 min 58 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 76049506 cumulative IPC: 1.315 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 76049506 cumulative IPC: 1.315 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/LT7n_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.315 instructions: 100000003 cycles: 76049506
CPU 0 Branch Prediction Accuracy: 97.13% MPKI: 5.995 Average ROB Occupancy at Mispredict: 66.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1483
BRANCH_INDIRECT: 0.6047
BRANCH_CONDITIONAL: 4.787
BRANCH_DIRECT_CALL: 0.1443
BRANCH_INDIRECT_CALL: 0.0755
BRANCH_RETURN: 0.2346

cpu0->cpu0_STLB TOTAL        ACCESS:     194354 HIT:     191391 MISS:       2963 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     194354 HIT:     191391 MISS:       2963 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 174.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3770909 HIT:    2921302 MISS:     849607 MSHR_MERGE:     117423
cpu0->cpu0_L2C LOAD         ACCESS:    1330125 HIT:    1099683 MISS:     230442 MSHR_MERGE:        653
cpu0->cpu0_L2C RFO          ACCESS:     114731 HIT:      38578 MISS:      76153 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    2078271 HIT:    1538557 MISS:     539714 MSHR_MERGE:     116767
cpu0->cpu0_L2C WRITE        ACCESS:     245166 HIT:     243970 MISS:       1196 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2616 HIT:        514 MISS:       2102 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1643647 ISSUED:    1639458 USEFUL:       5297 USELESS:        442
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15287896 HIT:   13155563 MISS:    2132333 MSHR_MERGE:     830336
cpu0->cpu0_L1I LOAD         ACCESS:   14260485 HIT:   12924487 MISS:    1335998 MSHR_MERGE:     420533
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1027411 HIT:     231076 MISS:     796335 MSHR_MERGE:     409803
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1027614 ISSUED:    1027406 USEFUL:     158728 USELESS:     227816
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.977 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32061325 HIT:   30644142 MISS:    1417183 MSHR_MERGE:     832880
cpu0->cpu0_L1D LOAD         ACCESS:   15928006 HIT:   15398897 MISS:     529109 MSHR_MERGE:     114448
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1035359 HIT:     969627 MISS:      65732 MSHR_MERGE:      13439
cpu0->cpu0_L1D WRITE        ACCESS:   15094976 HIT:   14275255 MISS:     819721 MSHR_MERGE:     704988
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2984 HIT:        363 MISS:       2621 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:    1039707 ISSUED:    1035359 USEFUL:      36411 USELESS:      15194
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13517981 HIT:   13425261 MISS:      92720 MSHR_MERGE:      52708
cpu0->cpu0_ITLB LOAD         ACCESS:   13517981 HIT:   13425261 MISS:      92720 MSHR_MERGE:      52708
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.327 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29522221 HIT:   29316112 MISS:     206109 MSHR_MERGE:      51767
cpu0->cpu0_DTLB LOAD         ACCESS:   29522221 HIT:   29316112 MISS:     206109 MSHR_MERGE:      51767
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.501 cycles
cpu0->LLC TOTAL        ACCESS:    1453601 HIT:    1131878 MISS:     321723 MSHR_MERGE:      82775
cpu0->LLC LOAD         ACCESS:     229789 HIT:     190135 MISS:      39654 MSHR_MERGE:       2258
cpu0->LLC RFO          ACCESS:      76150 HIT:      27685 MISS:      48465 MSHR_MERGE:        691
cpu0->LLC PREFETCH     ACCESS:    1015205 HIT:     783379 MISS:     231826 MSHR_MERGE:      79826
cpu0->LLC WRITE        ACCESS:     130355 HIT:     130010 MISS:        345 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2102 HIT:        669 MISS:       1433 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     592363 ISSUED:     592363 USEFUL:       1153 USELESS:         87
cpu0->LLC AVERAGE MISS LATENCY: 131.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10648
  ROW_BUFFER_MISS:     221549
  AVG DBUS CONGESTED CYCLE: 25.27
Channel 0 WQ ROW_BUFFER_HIT:       7922
  ROW_BUFFER_MISS:      60912
  FULL:          0
Channel 0 REFRESHES ISSUED:       6338
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2659604 heartbeat IPC: 3.76 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2659604 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2659604 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10493326 heartbeat IPC: 1.277 cumulative IPC: 1.277 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 19491601 heartbeat IPC: 1.111 cumulative IPC: 1.188 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24497854 heartbeat IPC: 1.998 cumulative IPC: 1.374 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 32203890 heartbeat IPC: 1.298 cumulative IPC: 1.354 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39968908 heartbeat IPC: 1.288 cumulative IPC: 1.34 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 47889269 heartbeat IPC: 1.263 cumulative IPC: 1.327 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 56314852 heartbeat IPC: 1.187 cumulative IPC: 1.305 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 63458356 heartbeat IPC: 1.4 cumulative IPC: 1.316 (Simulation time: 00 hr 10 min 41 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71591084 heartbeat IPC: 1.23 cumulative IPC: 1.306 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 77809141 cumulative IPC: 1.285 (Simulation time: 00 hr 13 min 20 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 77809141 cumulative IPC: 1.285 (Simulation time: 00 hr 13 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/LT1n_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.285 instructions: 100000000 cycles: 77809141
CPU 0 Branch Prediction Accuracy: 96.91% MPKI: 6.107 Average ROB Occupancy at Mispredict: 66.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1575
BRANCH_INDIRECT: 0.5903
BRANCH_CONDITIONAL: 4.874
BRANCH_DIRECT_CALL: 0.1521
BRANCH_INDIRECT_CALL: 0.08688
BRANCH_RETURN: 0.246

cpu0->cpu0_STLB TOTAL        ACCESS:     206386 HIT:     202802 MISS:       3584 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     206386 HIT:     202802 MISS:       3584 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3768218 HIT:    2892476 MISS:     875742 MSHR_MERGE:     129598
cpu0->cpu0_L2C LOAD         ACCESS:    1344546 HIT:    1099380 MISS:     245166 MSHR_MERGE:        695
cpu0->cpu0_L2C RFO          ACCESS:     117048 HIT:      39840 MISS:      77208 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2044197 HIT:    1494780 MISS:     549417 MSHR_MERGE:     128903
cpu0->cpu0_L2C WRITE        ACCESS:     259231 HIT:     257922 MISS:       1309 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3196 HIT:        554 MISS:       2642 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1612964 ISSUED:    1609838 USEFUL:       5416 USELESS:        437
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 54.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15168666 HIT:   13098015 MISS:    2070651 MSHR_MERGE:     798716
cpu0->cpu0_L1I LOAD         ACCESS:   14161914 HIT:   12862452 MISS:    1299462 MSHR_MERGE:     406901
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1006752 HIT:     235563 MISS:     771189 MSHR_MERGE:     391815
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1007290 ISSUED:    1006752 USEFUL:     155146 USELESS:     224270
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33547503 HIT:   32062370 MISS:    1485133 MSHR_MERGE:     857907
cpu0->cpu0_L1D LOAD         ACCESS:   16877754 HIT:   16295550 MISS:     582204 MSHR_MERGE:     130218
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1062180 HIT:     993644 MISS:      68536 MSHR_MERGE:      13542
cpu0->cpu0_L1D WRITE        ACCESS:   15603958 HIT:   14772768 MISS:     831190 MSHR_MERGE:     714140
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3611 HIT:        408 MISS:       3203 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1065811 ISSUED:    1062180 USEFUL:      38294 USELESS:      15902
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13441409 HIT:   13335719 MISS:     105690 MSHR_MERGE:      60145
cpu0->cpu0_ITLB LOAD         ACCESS:   13441409 HIT:   13335719 MISS:     105690 MSHR_MERGE:      60145
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.099 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30862550 HIT:   30646535 MISS:     216015 MSHR_MERGE:      55174
cpu0->cpu0_DTLB LOAD         ACCESS:   30862550 HIT:   30646535 MISS:     216015 MSHR_MERGE:      55174
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.788 cycles
cpu0->LLC TOTAL        ACCESS:    1492646 HIT:    1148226 MISS:     344420 MSHR_MERGE:      88131
cpu0->LLC LOAD         ACCESS:     244471 HIT:     200026 MISS:      44445 MSHR_MERGE:       2494
cpu0->LLC RFO          ACCESS:      77208 HIT:      27818 MISS:      49390 MSHR_MERGE:        645
cpu0->LLC PREFETCH     ACCESS:    1031427 HIT:     782910 MISS:     248517 MSHR_MERGE:      84992
cpu0->LLC WRITE        ACCESS:     136898 HIT:     136513 MISS:        385 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2642 HIT:        959 MISS:       1683 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     610977 ISSUED:     610966 USEFUL:       1340 USELESS:        130
cpu0->LLC AVERAGE MISS LATENCY: 131.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11233
  ROW_BUFFER_MISS:     236424
  AVG DBUS CONGESTED CYCLE: 25.21
Channel 0 WQ ROW_BUFFER_HIT:       8572
  ROW_BUFFER_MISS:      64318
  FULL:          0
Channel 0 REFRESHES ISSUED:       6484
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2666302 heartbeat IPC: 3.751 cumulative IPC: 3.751 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 2666302 cumulative IPC: 3.751 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 2666302 cumulative IPC: 3.751 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10288725 heartbeat IPC: 1.312 cumulative IPC: 1.312 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 18843204 heartbeat IPC: 1.169 cumulative IPC: 1.236 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 24685458 heartbeat IPC: 1.712 cumulative IPC: 1.362 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32122884 heartbeat IPC: 1.345 cumulative IPC: 1.358 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39815530 heartbeat IPC: 1.3 cumulative IPC: 1.346 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47959182 heartbeat IPC: 1.228 cumulative IPC: 1.325 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 55514259 heartbeat IPC: 1.324 cumulative IPC: 1.325 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 63356568 heartbeat IPC: 1.275 cumulative IPC: 1.318 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 71611422 heartbeat IPC: 1.211 cumulative IPC: 1.305 (Simulation time: 00 hr 12 min 03 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 77563849 cumulative IPC: 1.289 (Simulation time: 00 hr 13 min 22 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 77563849 cumulative IPC: 1.289 (Simulation time: 00 hr 13 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T5Ga_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.289 instructions: 100000004 cycles: 77563849
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.957 Average ROB Occupancy at Mispredict: 67.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1441
BRANCH_INDIRECT: 0.4606
BRANCH_CONDITIONAL: 4.858
BRANCH_DIRECT_CALL: 0.1444
BRANCH_INDIRECT_CALL: 0.08218
BRANCH_RETURN: 0.2682

cpu0->cpu0_STLB TOTAL        ACCESS:     203966 HIT:     200654 MISS:       3312 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     203966 HIT:     200654 MISS:       3312 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 157.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3849959 HIT:    2974035 MISS:     875924 MSHR_MERGE:     126293
cpu0->cpu0_L2C LOAD         ACCESS:    1369141 HIT:    1127133 MISS:     242008 MSHR_MERGE:        676
cpu0->cpu0_L2C RFO          ACCESS:     115780 HIT:      39461 MISS:      76319 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:    2106338 HIT:    1552221 MISS:     554117 MSHR_MERGE:     125615
cpu0->cpu0_L2C WRITE        ACCESS:     255754 HIT:     254637 MISS:       1117 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2946 HIT:        583 MISS:       2363 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1660776 ISSUED:    1657611 USEFUL:       5296 USELESS:        431
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15397062 HIT:   13248534 MISS:    2148528 MSHR_MERGE:     829857
cpu0->cpu0_L1I LOAD         ACCESS:   14360936 HIT:   13020884 MISS:    1340052 MSHR_MERGE:     415126
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1036126 HIT:     227650 MISS:     808476 MSHR_MERGE:     414731
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1036364 ISSUED:    1036124 USEFUL:     165142 USELESS:     228622
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.895 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32598013 HIT:   31135633 MISS:    1462380 MSHR_MERGE:     844446
cpu0->cpu0_L1D LOAD         ACCESS:   16213239 HIT:   15644235 MISS:     569004 MSHR_MERGE:     124784
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1038667 HIT:     970832 MISS:      67835 MSHR_MERGE:      12849
cpu0->cpu0_L1D WRITE        ACCESS:   15342770 HIT:   14520178 MISS:     822592 MSHR_MERGE:     706810
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3337 HIT:        388 MISS:       2949 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:    1041993 ISSUED:    1038667 USEFUL:      38281 USELESS:      15931
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13522009 HIT:   13422935 MISS:      99074 MSHR_MERGE:      57006
cpu0->cpu0_ITLB LOAD         ACCESS:   13522009 HIT:   13422935 MISS:      99074 MSHR_MERGE:      57006
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.986 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30037893 HIT:   29823534 MISS:     214359 MSHR_MERGE:      52461
cpu0->cpu0_DTLB LOAD         ACCESS:   30037893 HIT:   29823534 MISS:     214359 MSHR_MERGE:      52461
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.468 cycles
cpu0->LLC TOTAL        ACCESS:    1478204 HIT:    1152129 MISS:     326075 MSHR_MERGE:      82594
cpu0->LLC LOAD         ACCESS:     241332 HIT:     198719 MISS:      42613 MSHR_MERGE:       2438
cpu0->LLC RFO          ACCESS:      76317 HIT:      27629 MISS:      48688 MSHR_MERGE:        642
cpu0->LLC PREFETCH     ACCESS:    1024662 HIT:     791540 MISS:     233122 MSHR_MERGE:      79514
cpu0->LLC WRITE        ACCESS:     133530 HIT:     133297 MISS:        233 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2363 HIT:        944 MISS:       1419 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     596202 ISSUED:     596202 USEFUL:       1335 USELESS:        109
cpu0->LLC AVERAGE MISS LATENCY: 132.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10676
  ROW_BUFFER_MISS:     226654
  AVG DBUS CONGESTED CYCLE: 25.21
Channel 0 WQ ROW_BUFFER_HIT:       8277
  ROW_BUFFER_MISS:      63494
  FULL:          0
Channel 0 REFRESHES ISSUED:       6463
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2665500 heartbeat IPC: 3.752 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 2665500 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 2665500 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10049939 heartbeat IPC: 1.354 cumulative IPC: 1.354 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 18045788 heartbeat IPC: 1.251 cumulative IPC: 1.3 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24004903 heartbeat IPC: 1.678 cumulative IPC: 1.406 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31040756 heartbeat IPC: 1.421 cumulative IPC: 1.41 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38736764 heartbeat IPC: 1.299 cumulative IPC: 1.386 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46927084 heartbeat IPC: 1.221 cumulative IPC: 1.356 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 53884703 heartbeat IPC: 1.437 cumulative IPC: 1.367 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 61588253 heartbeat IPC: 1.298 cumulative IPC: 1.358 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 69105429 heartbeat IPC: 1.33 cumulative IPC: 1.355 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 74726124 cumulative IPC: 1.338 (Simulation time: 00 hr 13 min 04 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 74726124 cumulative IPC: 1.338 (Simulation time: 00 hr 13 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T8Ga_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.338 instructions: 100000003 cycles: 74726124
CPU 0 Branch Prediction Accuracy: 97.13% MPKI: 5.944 Average ROB Occupancy at Mispredict: 67.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1527
BRANCH_INDIRECT: 0.4301
BRANCH_CONDITIONAL: 4.894
BRANCH_DIRECT_CALL: 0.147
BRANCH_INDIRECT_CALL: 0.07162
BRANCH_RETURN: 0.2486

cpu0->cpu0_STLB TOTAL        ACCESS:     192024 HIT:     188979 MISS:       3045 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     192024 HIT:     188979 MISS:       3045 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3810358 HIT:    2973315 MISS:     837043 MSHR_MERGE:     120910
cpu0->cpu0_L2C LOAD         ACCESS:    1358124 HIT:    1130569 MISS:     227555 MSHR_MERGE:        846
cpu0->cpu0_L2C RFO          ACCESS:     114877 HIT:      39096 MISS:      75781 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2089809 HIT:    1559333 MISS:     530476 MSHR_MERGE:     120064
cpu0->cpu0_L2C WRITE        ACCESS:     244863 HIT:     243785 MISS:       1078 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2685 HIT:        532 MISS:       2153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1651424 ISSUED:    1645097 USEFUL:       4399 USELESS:        668
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 54.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15097657 HIT:   12901761 MISS:    2195896 MSHR_MERGE:     858946
cpu0->cpu0_L1I LOAD         ACCESS:   14042375 HIT:   12661203 MISS:    1381172 MSHR_MERGE:     435546
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1055282 HIT:     240558 MISS:     814724 MSHR_MERGE:     423400
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1055562 ISSUED:    1055281 USEFUL:     163380 USELESS:     227967
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.862 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31749244 HIT:   30329074 MISS:    1420170 MSHR_MERGE:     836715
cpu0->cpu0_L1D LOAD         ACCESS:   15602982 HIT:   15071934 MISS:     531048 MSHR_MERGE:     118550
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1026623 HIT:     959428 MISS:      67195 MSHR_MERGE:      13802
cpu0->cpu0_L1D WRITE        ACCESS:   15116580 HIT:   14297345 MISS:     819235 MSHR_MERGE:     704356
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3059 HIT:        367 MISS:       2692 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1030957 ISSUED:    1026622 USEFUL:      37397 USELESS:      15254
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13282615 HIT:   13179272 MISS:     103343 MSHR_MERGE:      60777
cpu0->cpu0_ITLB LOAD         ACCESS:   13282615 HIT:   13179272 MISS:     103343 MSHR_MERGE:      60777
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.037 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29181980 HIT:   28981155 MISS:     200825 MSHR_MERGE:      51367
cpu0->cpu0_DTLB LOAD         ACCESS:   29181980 HIT:   28981155 MISS:     200825 MSHR_MERGE:      51367
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.575 cycles
cpu0->LLC TOTAL        ACCESS:    1409951 HIT:    1097853 MISS:     312098 MSHR_MERGE:      77685
cpu0->LLC LOAD         ACCESS:     226709 HIT:     186406 MISS:      40303 MSHR_MERGE:       2362
cpu0->LLC RFO          ACCESS:      75781 HIT:      27158 MISS:      48623 MSHR_MERGE:        618
cpu0->LLC PREFETCH     ACCESS:     976263 HIT:     754758 MISS:     221505 MSHR_MERGE:      74705
cpu0->LLC WRITE        ACCESS:     129045 HIT:     128765 MISS:        280 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2153 HIT:        766 MISS:       1387 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     565871 ISSUED:     565868 USEFUL:       1195 USELESS:        139
cpu0->LLC AVERAGE MISS LATENCY: 130.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10533
  ROW_BUFFER_MISS:     218072
  AVG DBUS CONGESTED CYCLE: 25.41
Channel 0 WQ ROW_BUFFER_HIT:       8283
  ROW_BUFFER_MISS:      60995
  FULL:          0
Channel 0 REFRESHES ISSUED:       6227
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2659983 heartbeat IPC: 3.759 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2659983 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2659983 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 10455220 heartbeat IPC: 1.283 cumulative IPC: 1.283 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18677423 heartbeat IPC: 1.216 cumulative IPC: 1.249 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 26402515 heartbeat IPC: 1.294 cumulative IPC: 1.264 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 34604294 heartbeat IPC: 1.219 cumulative IPC: 1.252 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 42094988 heartbeat IPC: 1.335 cumulative IPC: 1.268 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 50328697 heartbeat IPC: 1.215 cumulative IPC: 1.259 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 59065045 heartbeat IPC: 1.145 cumulative IPC: 1.241 (Simulation time: 00 hr 09 min 42 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 66268695 heartbeat IPC: 1.388 cumulative IPC: 1.258 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 100000005 cycles: 71371393 heartbeat IPC: 1.96 cumulative IPC: 1.31 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 76103983 cumulative IPC: 1.314 (Simulation time: 00 hr 13 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 76103983 cumulative IPC: 1.314 (Simulation time: 00 hr 13 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T16Ga_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.314 instructions: 100000000 cycles: 76103983
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 6.146 Average ROB Occupancy at Mispredict: 67.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1562
BRANCH_INDIRECT: 0.4332
BRANCH_CONDITIONAL: 5.064
BRANCH_DIRECT_CALL: 0.1528
BRANCH_INDIRECT_CALL: 0.07402
BRANCH_RETURN: 0.2654

cpu0->cpu0_STLB TOTAL        ACCESS:     241965 HIT:     238176 MISS:       3789 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     241965 HIT:     238176 MISS:       3789 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4145015 HIT:    3194777 MISS:     950238 MSHR_MERGE:     133859
cpu0->cpu0_L2C LOAD         ACCESS:    1498030 HIT:    1237927 MISS:     260103 MSHR_MERGE:        854
cpu0->cpu0_L2C RFO          ACCESS:     105992 HIT:      31768 MISS:      74224 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    2295036 HIT:    1683684 MISS:     611352 MSHR_MERGE:     133002
cpu0->cpu0_L2C WRITE        ACCESS:     242559 HIT:     240734 MISS:       1825 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3398 HIT:        664 MISS:       2734 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1808122 ISSUED:    1804190 USEFUL:       4187 USELESS:        917
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 52.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14979030 HIT:   12635248 MISS:    2343782 MSHR_MERGE:     876829
cpu0->cpu0_L1I LOAD         ACCESS:   13866118 HIT:   12390038 MISS:    1476080 MSHR_MERGE:     444457
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1112912 HIT:     245210 MISS:     867702 MSHR_MERGE:     432372
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1113585 ISSUED:    1112912 USEFUL:     174755 USELESS:     260595
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.973 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31696146 HIT:   30182827 MISS:    1513319 MSHR_MERGE:     881984
cpu0->cpu0_L1D LOAD         ACCESS:   15856861 HIT:   15260075 MISS:     596786 MSHR_MERGE:     130371
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1035696 HIT:     963171 MISS:      72525 MSHR_MERGE:      17001
cpu0->cpu0_L1D WRITE        ACCESS:   14799750 HIT:   13959148 MISS:     840602 MSHR_MERGE:     734604
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3839 HIT:        433 MISS:       3406 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:    1040789 ISSUED:    1035696 USEFUL:      38738 USELESS:      16052
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.54 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13138808 HIT:   13017527 MISS:     121281 MSHR_MERGE:      69202
cpu0->cpu0_ITLB LOAD         ACCESS:   13138808 HIT:   13017527 MISS:     121281 MSHR_MERGE:      69202
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.053 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29150135 HIT:   28898752 MISS:     251383 MSHR_MERGE:      61497
cpu0->cpu0_DTLB LOAD         ACCESS:   29150135 HIT:   28898752 MISS:     251383 MSHR_MERGE:      61497
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.61 cycles
cpu0->LLC TOTAL        ACCESS:    1607041 HIT:    1247727 MISS:     359314 MSHR_MERGE:      94748
cpu0->LLC LOAD         ACCESS:     259249 HIT:     214459 MISS:      44790 MSHR_MERGE:       2483
cpu0->LLC RFO          ACCESS:      74221 HIT:      23828 MISS:      50393 MSHR_MERGE:        771
cpu0->LLC PREFETCH     ACCESS:    1143357 HIT:     881383 MISS:     261974 MSHR_MERGE:      91494
cpu0->LLC WRITE        ACCESS:     127480 HIT:     127206 MISS:        274 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2734 HIT:        851 MISS:       1883 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     665169 ISSUED:     665144 USEFUL:       1236 USELESS:        148
cpu0->LLC AVERAGE MISS LATENCY: 129.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11907
  ROW_BUFFER_MISS:     244765
  AVG DBUS CONGESTED CYCLE: 25.26
Channel 0 WQ ROW_BUFFER_HIT:       8159
  ROW_BUFFER_MISS:      58138
  FULL:          0
Channel 0 REFRESHES ISSUED:       6342
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2665024 heartbeat IPC: 3.752 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2665024 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2665024 cumulative IPC: 3.752 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10264038 heartbeat IPC: 1.316 cumulative IPC: 1.316 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18631214 heartbeat IPC: 1.195 cumulative IPC: 1.253 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24217309 heartbeat IPC: 1.79 cumulative IPC: 1.392 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31665154 heartbeat IPC: 1.343 cumulative IPC: 1.379 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39450067 heartbeat IPC: 1.285 cumulative IPC: 1.359 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 47528327 heartbeat IPC: 1.238 cumulative IPC: 1.337 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55333994 heartbeat IPC: 1.281 cumulative IPC: 1.329 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 63052745 heartbeat IPC: 1.296 cumulative IPC: 1.325 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 71210310 heartbeat IPC: 1.226 cumulative IPC: 1.313 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 77287561 cumulative IPC: 1.294 (Simulation time: 00 hr 13 min 22 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 77287561 cumulative IPC: 1.294 (Simulation time: 00 hr 13 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T5Go_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.294 instructions: 100000004 cycles: 77287561
CPU 0 Branch Prediction Accuracy: 97.05% MPKI: 6.031 Average ROB Occupancy at Mispredict: 67.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1463
BRANCH_INDIRECT: 0.4921
BRANCH_CONDITIONAL: 4.916
BRANCH_DIRECT_CALL: 0.1455
BRANCH_INDIRECT_CALL: 0.0852
BRANCH_RETURN: 0.246

cpu0->cpu0_STLB TOTAL        ACCESS:     201939 HIT:     198438 MISS:       3501 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     201939 HIT:     198438 MISS:       3501 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 154.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3841515 HIT:    2966385 MISS:     875130 MSHR_MERGE:     127707
cpu0->cpu0_L2C LOAD         ACCESS:    1366596 HIT:    1124920 MISS:     241676 MSHR_MERGE:        778
cpu0->cpu0_L2C RFO          ACCESS:     115979 HIT:      38966 MISS:      77013 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    2099931 HIT:    1547268 MISS:     552663 MSHR_MERGE:     126928
cpu0->cpu0_L2C WRITE        ACCESS:     255886 HIT:     254657 MISS:       1229 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3123 HIT:        574 MISS:       2549 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1655868 ISSUED:    1652561 USEFUL:       4681 USELESS:        664
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15167749 HIT:   13031479 MISS:    2136270 MSHR_MERGE:     821864
cpu0->cpu0_L1I LOAD         ACCESS:   14139945 HIT:   12805157 MISS:    1334788 MSHR_MERGE:     412243
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1027804 HIT:     226322 MISS:     801482 MSHR_MERGE:     409621
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1028055 ISSUED:    1027797 USEFUL:     162859 USELESS:     229017
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.943 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32611375 HIT:   31140817 MISS:    1470558 MSHR_MERGE:     851886
cpu0->cpu0_L1D LOAD         ACCESS:   16229707 HIT:   15659174 MISS:     570533 MSHR_MERGE:     126482
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1049005 HIT:     979531 MISS:      69474 MSHR_MERGE:      13958
cpu0->cpu0_L1D WRITE        ACCESS:   15329143 HIT:   14501722 MISS:     827421 MSHR_MERGE:     711439
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3520 HIT:        390 MISS:       3130 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1052439 ISSUED:    1049005 USEFUL:      38762 USELESS:      15983
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13342064 HIT:   13248687 MISS:      93377 MSHR_MERGE:      53688
cpu0->cpu0_ITLB LOAD         ACCESS:   13342064 HIT:   13248687 MISS:      93377 MSHR_MERGE:      53688
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.133 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30018528 HIT:   29801634 MISS:     216894 MSHR_MERGE:      54644
cpu0->cpu0_DTLB LOAD         ACCESS:   30018528 HIT:   29801634 MISS:     216894 MSHR_MERGE:      54644
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.58 cycles
cpu0->LLC TOTAL        ACCESS:    1478547 HIT:    1147878 MISS:     330669 MSHR_MERGE:      84347
cpu0->LLC LOAD         ACCESS:     240898 HIT:     197674 MISS:      43224 MSHR_MERGE:       2547
cpu0->LLC RFO          ACCESS:      77012 HIT:      28243 MISS:      48769 MSHR_MERGE:        655
cpu0->LLC PREFETCH     ACCESS:    1023739 HIT:     786837 MISS:     236902 MSHR_MERGE:      81145
cpu0->LLC WRITE        ACCESS:     134349 HIT:     134040 MISS:        309 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2549 HIT:       1084 MISS:       1465 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     598075 ISSUED:     598069 USEFUL:       1224 USELESS:        134
cpu0->LLC AVERAGE MISS LATENCY: 131.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10699
  ROW_BUFFER_MISS:     228861
  AVG DBUS CONGESTED CYCLE: 25.34
Channel 0 WQ ROW_BUFFER_HIT:       8308
  ROW_BUFFER_MISS:      63354
  FULL:          0
Channel 0 REFRESHES ISSUED:       6440
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2659608 heartbeat IPC: 3.76 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 2659608 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 2659608 cumulative IPC: 3.76 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 10062753 heartbeat IPC: 1.351 cumulative IPC: 1.351 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18186708 heartbeat IPC: 1.231 cumulative IPC: 1.288 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24115786 heartbeat IPC: 1.687 cumulative IPC: 1.398 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31261162 heartbeat IPC: 1.4 cumulative IPC: 1.399 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38903099 heartbeat IPC: 1.309 cumulative IPC: 1.38 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47139692 heartbeat IPC: 1.214 cumulative IPC: 1.349 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 54322381 heartbeat IPC: 1.392 cumulative IPC: 1.355 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 62134755 heartbeat IPC: 1.28 cumulative IPC: 1.345 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 69759476 heartbeat IPC: 1.312 cumulative IPC: 1.341 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 75599284 cumulative IPC: 1.323 (Simulation time: 00 hr 13 min 21 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 75599284 cumulative IPC: 1.323 (Simulation time: 00 hr 13 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T7Go_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.323 instructions: 100000003 cycles: 75599284
CPU 0 Branch Prediction Accuracy: 97.13% MPKI: 5.913 Average ROB Occupancy at Mispredict: 67.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1572
BRANCH_INDIRECT: 0.4923
BRANCH_CONDITIONAL: 4.785
BRANCH_DIRECT_CALL: 0.1701
BRANCH_INDIRECT_CALL: 0.07345
BRANCH_RETURN: 0.2357

cpu0->cpu0_STLB TOTAL        ACCESS:     205066 HIT:     201939 MISS:       3127 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     205066 HIT:     201939 MISS:       3127 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3869983 HIT:    3011227 MISS:     858756 MSHR_MERGE:     117795
cpu0->cpu0_L2C LOAD         ACCESS:    1377023 HIT:    1146123 MISS:     230900 MSHR_MERGE:        806
cpu0->cpu0_L2C RFO          ACCESS:     115335 HIT:      38834 MISS:      76501 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:    2128233 HIT:    1580296 MISS:     547937 MSHR_MERGE:     116987
cpu0->cpu0_L2C WRITE        ACCESS:     246634 HIT:     245425 MISS:       1209 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2758 HIT:        549 MISS:       2209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1673566 ISSUED:    1668972 USEFUL:       4539 USELESS:        828
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15330656 HIT:   13083786 MISS:    2246870 MSHR_MERGE:     878930
cpu0->cpu0_L1I LOAD         ACCESS:   14247681 HIT:   12845750 MISS:    1401931 MSHR_MERGE:     440617
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1082975 HIT:     238036 MISS:     844939 MSHR_MERGE:     438313
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1083210 ISSUED:    1082975 USEFUL:     166669 USELESS:     239993
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.894 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32143675 HIT:   30705761 MISS:    1437914 MSHR_MERGE:     851468
cpu0->cpu0_L1D LOAD         ACCESS:   15969620 HIT:   15435939 MISS:     533681 MSHR_MERGE:     117971
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1022685 HIT:     956032 MISS:      66653 MSHR_MERGE:      14015
cpu0->cpu0_L1D WRITE        ACCESS:   15148219 HIT:   14313404 MISS:     834815 MSHR_MERGE:     719475
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3151 HIT:        386 MISS:       2765 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1026917 ISSUED:    1022678 USEFUL:      37267 USELESS:      14664
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13605501 HIT:   13492182 MISS:     113319 MSHR_MERGE:      65534
cpu0->cpu0_ITLB LOAD         ACCESS:   13605501 HIT:   13492182 MISS:     113319 MSHR_MERGE:      65534
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.583 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29596244 HIT:   29386142 MISS:     210102 MSHR_MERGE:      52821
cpu0->cpu0_DTLB LOAD         ACCESS:   29596244 HIT:   29386142 MISS:     210102 MSHR_MERGE:      52821
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.513 cycles
cpu0->LLC TOTAL        ACCESS:    1470786 HIT:    1142693 MISS:     328093 MSHR_MERGE:      86158
cpu0->LLC LOAD         ACCESS:     230094 HIT:     189684 MISS:      40410 MSHR_MERGE:       2373
cpu0->LLC RFO          ACCESS:      76499 HIT:      27398 MISS:      49101 MSHR_MERGE:        720
cpu0->LLC PREFETCH     ACCESS:    1031310 HIT:     794460 MISS:     236850 MSHR_MERGE:      83065
cpu0->LLC WRITE        ACCESS:     130674 HIT:     130347 MISS:        327 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2209 HIT:        804 MISS:       1405 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     600455 ISSUED:     600455 USEFUL:       1074 USELESS:        117
cpu0->LLC AVERAGE MISS LATENCY: 130.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11410
  ROW_BUFFER_MISS:     222746
  AVG DBUS CONGESTED CYCLE: 25.25
Channel 0 WQ ROW_BUFFER_HIT:       7914
  ROW_BUFFER_MISS:      60909
  FULL:          0
Channel 0 REFRESHES ISSUED:       6300
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2667980 heartbeat IPC: 3.748 cumulative IPC: 3.748 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2667980 cumulative IPC: 3.748 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2667980 cumulative IPC: 3.748 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10374811 heartbeat IPC: 1.298 cumulative IPC: 1.298 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 18600864 heartbeat IPC: 1.216 cumulative IPC: 1.255 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24390117 heartbeat IPC: 1.727 cumulative IPC: 1.381 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 31782311 heartbeat IPC: 1.353 cumulative IPC: 1.374 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 39358734 heartbeat IPC: 1.32 cumulative IPC: 1.363 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 47609792 heartbeat IPC: 1.212 cumulative IPC: 1.335 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 55205307 heartbeat IPC: 1.317 cumulative IPC: 1.332 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 63170847 heartbeat IPC: 1.255 cumulative IPC: 1.322 (Simulation time: 00 hr 10 min 49 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 71458588 heartbeat IPC: 1.207 cumulative IPC: 1.308 (Simulation time: 00 hr 12 min 09 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 77496954 cumulative IPC: 1.29 (Simulation time: 00 hr 13 min 29 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 77496954 cumulative IPC: 1.29 (Simulation time: 00 hr 13 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs //all_traces/T16Go_apptainer_trace_django.champsim.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.29 instructions: 100000003 cycles: 77496954
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 6.092 Average ROB Occupancy at Mispredict: 66.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1502
BRANCH_INDIRECT: 0.4796
BRANCH_CONDITIONAL: 4.97
BRANCH_DIRECT_CALL: 0.1561
BRANCH_INDIRECT_CALL: 0.08288
BRANCH_RETURN: 0.2527

cpu0->cpu0_STLB TOTAL        ACCESS:     240818 HIT:     236951 MISS:       3867 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     240818 HIT:     236951 MISS:       3867 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 150.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4021029 HIT:    3091301 MISS:     929728 MSHR_MERGE:     138983
cpu0->cpu0_L2C LOAD         ACCESS:    1451943 HIT:    1191184 MISS:     260759 MSHR_MERGE:        864
cpu0->cpu0_L2C RFO          ACCESS:     117594 HIT:      40200 MISS:      77394 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    2186957 HIT:    1599558 MISS:     587399 MSHR_MERGE:     138118
cpu0->cpu0_L2C WRITE        ACCESS:     261078 HIT:     259762 MISS:       1316 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3457 HIT:        597 MISS:       2860 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1723773 ISSUED:    1718796 USEFUL:       4704 USELESS:        591
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 53.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15506954 HIT:   13298580 MISS:    2208374 MSHR_MERGE:     824133
cpu0->cpu0_L1I LOAD         ACCESS:   14450323 HIT:   13058516 MISS:    1391807 MSHR_MERGE:     419452
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:    1056631 HIT:     240064 MISS:     816567 MSHR_MERGE:     404681
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:    1056930 ISSUED:    1056627 USEFUL:     167953 USELESS:     243943
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.11 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32233074 HIT:   30711861 MISS:    1521213 MSHR_MERGE:     864289
cpu0->cpu0_L1D LOAD         ACCESS:   15919693 HIT:   15310941 MISS:     608752 MSHR_MERGE:     129161
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1033653 HIT:     963925 MISS:      69728 MSHR_MERGE:      13449
cpu0->cpu0_L1D WRITE        ACCESS:   15275845 HIT:   14436576 MISS:     839269 MSHR_MERGE:     721672
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3883 HIT:        419 MISS:       3464 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:    1037544 ISSUED:    1033653 USEFUL:      38907 USELESS:      16653
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13682645 HIT:   13567985 MISS:     114660 MSHR_MERGE:      66331
cpu0->cpu0_ITLB LOAD         ACCESS:   13682645 HIT:   13567985 MISS:     114660 MSHR_MERGE:      66331
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.904 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29662676 HIT:   29411382 MISS:     251294 MSHR_MERGE:      58805
cpu0->cpu0_DTLB LOAD         ACCESS:   29662676 HIT:   29411382 MISS:     251294 MSHR_MERGE:      58805
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.32 cycles
cpu0->LLC TOTAL        ACCESS:    1561421 HIT:    1216027 MISS:     345394 MSHR_MERGE:      87721
cpu0->LLC LOAD         ACCESS:     259895 HIT:     213006 MISS:      46889 MSHR_MERGE:       2580
cpu0->LLC RFO          ACCESS:      77393 HIT:      28114 MISS:      49279 MSHR_MERGE:        669
cpu0->LLC PREFETCH     ACCESS:    1085023 HIT:     837836 MISS:     247187 MSHR_MERGE:      84472
cpu0->LLC WRITE        ACCESS:     136250 HIT:     135952 MISS:        298 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2860 HIT:       1119 MISS:       1741 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:     635764 ISSUED:     635764 USEFUL:       1107 USELESS:        131
cpu0->LLC AVERAGE MISS LATENCY: 131.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11006
  ROW_BUFFER_MISS:     239877
  AVG DBUS CONGESTED CYCLE: 25.32
Channel 0 WQ ROW_BUFFER_HIT:       8633
  ROW_BUFFER_MISS:      63591
  FULL:          0
Channel 0 REFRESHES ISSUED:       6458
---x---
TAGE Config: nhist=36 minhist=6 maxhist=3000 LogG=10 LogB=13 Tbits=8 nbanklow=10 nbankhigh=20 born=13 assoc_start=9 assoc_end=23
LogG:10, TBITS:8, UWIDTH:1, CWIDTH:3, ALTWIDTH:5, LogB:13, Hyst:2
 (TAGE 463917)  (TOTAL 463917 bits 453 Kbits) 8x1024 8x1024 8x1024 8x1024 8x1024 8x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 12x1024 
6 12 26 26 37 37 54 54 78 78 112 112 161 161 232 232 335 482 695 1444 3000 
TAGE: N:21504 -> SIZE:340992,333K
BASE: Dir:8192, Hyst:2048 -> SIZE: 10240, 10K
nhist= 36; MInhist= 6; MAXHIST= 3000; STORAGESIZE= 351232, 343KB; NBENTRY= 21504
SCL Config: useSC=1, useLoop=1
 (LOOP 1248)  (SC 58190) [VMEM] WARNING: physical memory size is smaller than virtual memory size.
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
slurmstepd: error: *** JOB 21216302 ON idun-04-24 CANCELLED AT 2025-03-08T23:21:13 DUE TO TIME LIMIT ***
