{
  "module_name": "cache.json",
  "hash_id": "a1e808941c967288ae79e2de76079dbf971c7c3514a9bb87e3beebc6ffb23438",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen2/cache.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"l2_request_g1.rd_blk_l\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). Data cache reads (including hardware and software prefetch).\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.rd_blk_x\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). Data cache stores.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.ls_rd_blk_c_s\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). Data cache shared reads.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.cacheable_ic_read\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). Instruction cache reads.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.change_to_x\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). Data cache state change requests. Request change to writable, check L2 for current state.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.prefetch_l2_cmd\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). PrefetchL2Cmd.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.l2_hw_pf\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 1 - Common). L2 Prefetcher. All prefetches accepted by L2 pipeline, hit or miss. Types of PF and L2 hit/miss broken out in a separate perfmon event.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.group2\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"Miscellaneous events covered in more detail by l2_request_g2 (PMCx061).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_request_g1.all_no_prefetch\",\n    \"EventCode\": \"0x60\",\n    \"UMask\": \"0xf9\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.group1\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"Miscellaneous events covered in more detail by l2_request_g1 (PMCx060).\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.ls_rd_sized\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.ls_rd_sized_nc\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheable.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.ic_rd_sized\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.ic_rd_sized_nc\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-cacheable.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.smc_inval\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.bus_locks_originator\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_request_g2.bus_locks_responses\",\n    \"EventCode\": \"0x61\",\n    \"BriefDescription\": \"All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_latency.l2_cycles_waiting_on_fills\",\n    \"EventCode\": \"0x62\",\n    \"BriefDescription\": \"Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_wcb_req.wcb_write\",\n    \"EventCode\": \"0x63\",\n    \"BriefDescription\": \"LS to L2 WCB write requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) write requests.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_wcb_req.wcb_close\",\n    \"EventCode\": \"0x63\",\n    \"BriefDescription\": \"LS to L2 WCB close requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) close requests.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_wcb_req.zero_byte_store\",\n    \"EventCode\": \"0x63\",\n    \"BriefDescription\": \"LS to L2 WCB zero byte store requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) zero byte store requests.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_wcb_req.cl_zero\",\n    \"EventCode\": \"0x63\",\n    \"BriefDescription\": \"LS to L2 WCB cache line zeroing requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) cache line zeroing requests.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_cs\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Data cache shared read hit in L2\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_l_hit_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit in L2.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_l_hit_s\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit on shared line in L2.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Data cache store or state change hit in L2.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ls_rd_blk_c\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Data cache request miss in L2 (all types).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_hit_x\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit modifiable line in L2.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_hit_s\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit clean line in L2.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_fill_miss\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request miss in L2.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_access_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache requests in L2.\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_dc_miss_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request miss in L2 and Data cache request miss in L2 (all types).\",\n    \"UMask\": \"0x09\"\n  },\n  {\n    \"EventName\": \"l2_cache_req_stat.ic_dc_hit_in_l2\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request hit in L2 and Data cache request hit in L2 (all types).\",\n    \"UMask\": \"0xf6\"\n  },\n  {\n    \"EventName\": \"l2_fill_pending.l2_fill_busy\",\n    \"EventCode\": \"0x6d\",\n    \"BriefDescription\": \"Cycles with fill pending from L2. Total cycles spent with one or more fill requests in flight from L2.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_pf_hit_l2\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 prefetch hit in L2. Use l2_cache_hits_from_l2_hwpf instead.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_hit_l3\",\n    \"EventCode\": \"0x71\",\n    \"BriefDescription\": \"L2 prefetcher hits in L3. Counts all L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_pf_miss_l2_l3\",\n    \"EventCode\": \"0x72\",\n    \"BriefDescription\": \"L2 prefetcher misses in L3. All L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ic_fw32\",\n    \"EventCode\": \"0x80\",\n    \"BriefDescription\": \"The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses).\"\n  },\n  {\n    \"EventName\": \"ic_fw32_miss\",\n    \"EventCode\": \"0x81\",\n    \"BriefDescription\": \"The number of 32B fetch windows tried to read the L1 IC and missed in the full tag.\"\n  },\n  {\n    \"EventName\": \"ic_cache_fill_l2\",\n    \"EventCode\": \"0x82\",\n    \"BriefDescription\": \"The number of 64 byte instruction cache line was fulfilled from the L2 cache.\"\n  },\n  {\n    \"EventName\": \"ic_cache_fill_sys\",\n    \"EventCode\": \"0x83\",\n    \"BriefDescription\": \"The number of 64 byte instruction cache line fulfilled from system memory or another cache.\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_hit\",\n    \"EventCode\": \"0x84\",\n    \"BriefDescription\": \"The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"The number of instruction fetches that miss in both the L1 and L2 TLBs.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if1g\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 1GB page.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if2m\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 2MB page.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if4k\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 4KB page.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"bp_snp_re_sync\",\n    \"EventCode\": \"0x86\",\n    \"BriefDescription\": \"The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event.\"\n  },\n  {\n    \"EventName\": \"ic_fetch_stall.ic_stall_any\",\n    \"EventCode\": \"0x87\",\n    \"BriefDescription\": \"Instruction Pipe Stall. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ic_fetch_stall.ic_stall_dq_empty\",\n    \"EventCode\": \"0x87\",\n    \"BriefDescription\": \"Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ic_fetch_stall.ic_stall_back_pressure\",\n    \"EventCode\": \"0x87\",\n    \"BriefDescription\": \"Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ic_cache_inval.l2_invalidating_probe\",\n    \"EventCode\": \"0x8c\",\n    \"BriefDescription\": \"IC line invalidated due to L2 invalidating probe (external or LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ic_cache_inval.fill_invalidated\",\n    \"EventCode\": \"0x8c\",\n    \"BriefDescription\": \"IC line invalidated due to overwriting fill response. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ic_oc_mode_switch.oc_ic_mode_switch\",\n    \"EventCode\": \"0x28a\",\n    \"BriefDescription\": \"OC Mode Switch. OC to IC mode switch.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ic_oc_mode_switch.ic_oc_mode_switch\",\n    \"EventCode\": \"0x28a\",\n    \"BriefDescription\": \"OC Mode Switch. IC to OC mode switch.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l3_request_g1.caching_l3_cache_accesses\",\n    \"EventCode\": \"0x01\",\n    \"BriefDescription\": \"Caching: L3 cache accesses\",\n    \"UMask\": \"0x80\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_lookup_state.all_l3_req_typs\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"All L3 Request Types\",\n    \"UMask\": \"0xff\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_comb_clstr_state.other_l3_miss_typs\",\n    \"EventCode\": \"0x06\",\n    \"BriefDescription\": \"Other L3 Miss Request Types\",\n    \"UMask\": \"0xfe\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_comb_clstr_state.request_miss\",\n    \"EventCode\": \"0x06\",\n    \"BriefDescription\": \"L3 cache misses\",\n    \"UMask\": \"0x01\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"xi_sys_fill_latency\",\n    \"EventCode\": \"0x90\",\n    \"BriefDescription\": \"L3 Cache Miss Latency. Total cycles for all transactions divided by 16. Ignores SliceMask and ThreadMask.\",\n    \"UMask\": \"0x00\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"xi_ccx_sdp_req1.all_l3_miss_req_typs\",\n    \"EventCode\": \"0x9a\",\n    \"BriefDescription\": \"All L3 Miss Request Types. Ignores SliceMask and ThreadMask.\",\n    \"UMask\": \"0x3f\",\n    \"Unit\": \"L3PMC\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}