$date
	Fri Mar 24 20:21:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! count_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # count_in [3:0] $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
bx #
0"
b0 !
$end
#5
b1 !
1"
b1 #
0$
#10
0"
#15
b10 !
1"
#20
0"
#25
b11 !
1"
#30
0"
#35
b100 !
1"
#40
0"
#45
b101 !
1"
#50
0"
#55
b110 !
1"
