// Seed: 3161785880
module module_0 (
    input  uwire id_0,
    output wor   id_1
);
  logic [(  1  ) : 1] id_3;
  ;
  wire  id_4;
  logic id_5;
  ;
  string id_6;
  assign id_6 = "";
  wire id_7;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1
);
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  if (-1) begin : LABEL_0
    assign id_8[1] = -1;
  end else begin : LABEL_1
    assign id_18 = id_14;
  end
  supply1 id_22 = {"", 1} - id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
