
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013f0 <.init>:
  4013f0:	stp	x29, x30, [sp, #-16]!
  4013f4:	mov	x29, sp
  4013f8:	bl	402178 <printf@plt+0x9f8>
  4013fc:	ldp	x29, x30, [sp], #16
  401400:	ret

Disassembly of section .plt:

0000000000401410 <_Znam@plt-0x20>:
  401410:	stp	x16, x30, [sp, #-16]!
  401414:	adrp	x16, 435000 <_ZdlPvm@@Base+0x1be40>
  401418:	ldr	x17, [x16, #4088]
  40141c:	add	x16, x16, #0xff8
  401420:	br	x17
  401424:	nop
  401428:	nop
  40142c:	nop

0000000000401430 <_Znam@plt>:
  401430:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16]
  401438:	add	x16, x16, #0x0
  40143c:	br	x17

0000000000401440 <fputs@plt>:
  401440:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #8]
  401448:	add	x16, x16, #0x8
  40144c:	br	x17

0000000000401450 <memcpy@plt>:
  401450:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #16]
  401458:	add	x16, x16, #0x10
  40145c:	br	x17

0000000000401460 <_ZSt9terminatev@plt>:
  401460:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #24]
  401468:	add	x16, x16, #0x18
  40146c:	br	x17

0000000000401470 <isalnum@plt>:
  401470:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #32]
  401478:	add	x16, x16, #0x20
  40147c:	br	x17

0000000000401480 <strlen@plt>:
  401480:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #40]
  401488:	add	x16, x16, #0x28
  40148c:	br	x17

0000000000401490 <fprintf@plt>:
  401490:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #48]
  401498:	add	x16, x16, #0x30
  40149c:	br	x17

00000000004014a0 <__cxa_begin_catch@plt>:
  4014a0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #56]
  4014a8:	add	x16, x16, #0x38
  4014ac:	br	x17

00000000004014b0 <putc@plt>:
  4014b0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #64]
  4014b8:	add	x16, x16, #0x40
  4014bc:	br	x17

00000000004014c0 <islower@plt>:
  4014c0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #72]
  4014c8:	add	x16, x16, #0x48
  4014cc:	br	x17

00000000004014d0 <fclose@plt>:
  4014d0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #80]
  4014d8:	add	x16, x16, #0x50
  4014dc:	br	x17

00000000004014e0 <isspace@plt>:
  4014e0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #88]
  4014e8:	add	x16, x16, #0x58
  4014ec:	br	x17

00000000004014f0 <memcmp@plt>:
  4014f0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #96]
  4014f8:	add	x16, x16, #0x60
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #104]
  401508:	add	x16, x16, #0x68
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #112]
  401518:	add	x16, x16, #0x70
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #120]
  401528:	add	x16, x16, #0x78
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #128]
  401538:	add	x16, x16, #0x80
  40153c:	br	x17

0000000000401540 <strerror@plt>:
  401540:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #136]
  401548:	add	x16, x16, #0x88
  40154c:	br	x17

0000000000401550 <strcpy@plt>:
  401550:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #144]
  401558:	add	x16, x16, #0x90
  40155c:	br	x17

0000000000401560 <sprintf@plt>:
  401560:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #152]
  401568:	add	x16, x16, #0x98
  40156c:	br	x17

0000000000401570 <isxdigit@plt>:
  401570:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #160]
  401578:	add	x16, x16, #0xa0
  40157c:	br	x17

0000000000401580 <putchar@plt>:
  401580:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #168]
  401588:	add	x16, x16, #0xa8
  40158c:	br	x17

0000000000401590 <__libc_start_main@plt>:
  401590:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #176]
  401598:	add	x16, x16, #0xb0
  40159c:	br	x17

00000000004015a0 <memchr@plt>:
  4015a0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #184]
  4015a8:	add	x16, x16, #0xb8
  4015ac:	br	x17

00000000004015b0 <isgraph@plt>:
  4015b0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #192]
  4015b8:	add	x16, x16, #0xc0
  4015bc:	br	x17

00000000004015c0 <getc@plt>:
  4015c0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #200]
  4015c8:	add	x16, x16, #0xc8
  4015cc:	br	x17

00000000004015d0 <strncmp@plt>:
  4015d0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #208]
  4015d8:	add	x16, x16, #0xd0
  4015dc:	br	x17

00000000004015e0 <isprint@plt>:
  4015e0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #216]
  4015e8:	add	x16, x16, #0xd8
  4015ec:	br	x17

00000000004015f0 <isupper@plt>:
  4015f0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #224]
  4015f8:	add	x16, x16, #0xe0
  4015fc:	br	x17

0000000000401600 <fputc@plt>:
  401600:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #232]
  401608:	add	x16, x16, #0xe8
  40160c:	br	x17

0000000000401610 <__isoc99_sscanf@plt>:
  401610:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #240]
  401618:	add	x16, x16, #0xf0
  40161c:	br	x17

0000000000401620 <__cxa_atexit@plt>:
  401620:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #248]
  401628:	add	x16, x16, #0xf8
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #256]
  401638:	add	x16, x16, #0x100
  40163c:	br	x17

0000000000401640 <isalpha@plt>:
  401640:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #264]
  401648:	add	x16, x16, #0x108
  40164c:	br	x17

0000000000401650 <_ZdaPv@plt>:
  401650:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #272]
  401658:	add	x16, x16, #0x110
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #280]
  401668:	add	x16, x16, #0x118
  40166c:	br	x17

0000000000401670 <fopen@plt>:
  401670:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #288]
  401678:	add	x16, x16, #0x120
  40167c:	br	x17

0000000000401680 <strcmp@plt>:
  401680:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #296]
  401688:	add	x16, x16, #0x128
  40168c:	br	x17

0000000000401690 <isdigit@plt>:
  401690:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #304]
  401698:	add	x16, x16, #0x130
  40169c:	br	x17

00000000004016a0 <write@plt>:
  4016a0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #312]
  4016a8:	add	x16, x16, #0x138
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #320]
  4016b8:	add	x16, x16, #0x140
  4016bc:	br	x17

00000000004016c0 <ispunct@plt>:
  4016c0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #328]
  4016c8:	add	x16, x16, #0x148
  4016cc:	br	x17

00000000004016d0 <iscntrl@plt>:
  4016d0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #336]
  4016d8:	add	x16, x16, #0x150
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #344]
  4016e8:	add	x16, x16, #0x158
  4016ec:	br	x17

00000000004016f0 <getenv@plt>:
  4016f0:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #352]
  4016f8:	add	x16, x16, #0x160
  4016fc:	br	x17

0000000000401700 <__gxx_personality_v0@plt>:
  401700:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #360]
  401708:	add	x16, x16, #0x168
  40170c:	br	x17

0000000000401710 <exit@plt>:
  401710:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #368]
  401718:	add	x16, x16, #0x170
  40171c:	br	x17

0000000000401720 <_Unwind_Resume@plt>:
  401720:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #376]
  401728:	add	x16, x16, #0x178
  40172c:	br	x17

0000000000401730 <ferror@plt>:
  401730:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #384]
  401738:	add	x16, x16, #0x180
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #392]
  401748:	add	x16, x16, #0x188
  40174c:	br	x17

0000000000401750 <__cxa_pure_virtual@plt>:
  401750:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #400]
  401758:	add	x16, x16, #0x190
  40175c:	br	x17

0000000000401760 <setbuf@plt>:
  401760:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #408]
  401768:	add	x16, x16, #0x198
  40176c:	br	x17

0000000000401770 <strcat@plt>:
  401770:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #416]
  401778:	add	x16, x16, #0x1a0
  40177c:	br	x17

0000000000401780 <printf@plt>:
  401780:	adrp	x16, 436000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #424]
  401788:	add	x16, x16, #0x1a8
  40178c:	br	x17

Disassembly of section .text:

0000000000401790 <_Znwm@@Base-0x1792c>:
  401790:	stp	x29, x30, [sp, #-16]!
  401794:	mov	x29, sp
  401798:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40179c:	add	x0, x0, #0xa1c
  4017a0:	bl	416850 <printf@plt+0x150d0>
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret
  4017ac:	stp	x29, x30, [sp, #-16]!
  4017b0:	mov	x29, sp
  4017b4:	bl	401790 <printf@plt+0x10>
  4017b8:	ldp	x29, x30, [sp], #16
  4017bc:	ret
  4017c0:	stp	x29, x30, [sp, #-16]!
  4017c4:	mov	x29, sp
  4017c8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4017cc:	add	x0, x0, #0xa48
  4017d0:	bl	416850 <printf@plt+0x150d0>
  4017d4:	ldp	x29, x30, [sp], #16
  4017d8:	ret
  4017dc:	sub	sp, sp, #0x30
  4017e0:	stp	x29, x30, [sp, #32]
  4017e4:	add	x29, sp, #0x20
  4017e8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4017ec:	add	x8, x8, #0xa50
  4017f0:	adrp	x9, 403000 <printf@plt+0x1880>
  4017f4:	add	x9, x9, #0xb30
  4017f8:	adrp	x0, 403000 <printf@plt+0x1880>
  4017fc:	add	x0, x0, #0xbd8
  401800:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401804:	add	x2, x2, #0x1b8
  401808:	stur	x0, [x29, #-8]
  40180c:	mov	x0, x8
  401810:	str	x8, [sp, #16]
  401814:	str	x2, [sp, #8]
  401818:	blr	x9
  40181c:	ldur	x0, [x29, #-8]
  401820:	ldr	x1, [sp, #16]
  401824:	ldr	x2, [sp, #8]
  401828:	bl	401620 <__cxa_atexit@plt>
  40182c:	ldp	x29, x30, [sp, #32]
  401830:	add	sp, sp, #0x30
  401834:	ret
  401838:	sub	sp, sp, #0x30
  40183c:	stp	x29, x30, [sp, #32]
  401840:	add	x29, sp, #0x20
  401844:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401848:	add	x8, x8, #0xa68
  40184c:	adrp	x0, 419000 <printf@plt+0x17880>
  401850:	add	x0, x0, #0xf4c
  401854:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401858:	add	x2, x2, #0x1b8
  40185c:	stur	x0, [x29, #-8]
  401860:	mov	x0, x8
  401864:	str	x8, [sp, #16]
  401868:	str	x2, [sp, #8]
  40186c:	bl	419cf4 <_ZdlPvm@@Base+0xb34>
  401870:	ldur	x0, [x29, #-8]
  401874:	ldr	x1, [sp, #16]
  401878:	ldr	x2, [sp, #8]
  40187c:	bl	401620 <__cxa_atexit@plt>
  401880:	ldp	x29, x30, [sp, #32]
  401884:	add	sp, sp, #0x30
  401888:	ret
  40188c:	sub	sp, sp, #0x50
  401890:	stp	x29, x30, [sp, #64]
  401894:	add	x29, sp, #0x40
  401898:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40189c:	add	x8, x8, #0xa78
  4018a0:	add	x9, x8, #0x40
  4018a4:	mov	x10, x8
  4018a8:	stur	x8, [x29, #-24]
  4018ac:	str	x9, [sp, #32]
  4018b0:	str	x10, [sp, #24]
  4018b4:	ldr	x8, [sp, #24]
  4018b8:	mov	x0, x8
  4018bc:	str	x8, [sp, #16]
  4018c0:	bl	419cf4 <_ZdlPvm@@Base+0xb34>
  4018c4:	b	4018c8 <printf@plt+0x148>
  4018c8:	ldr	x8, [sp, #16]
  4018cc:	add	x9, x8, #0x10
  4018d0:	ldr	x10, [sp, #32]
  4018d4:	cmp	x9, x10
  4018d8:	str	x9, [sp, #24]
  4018dc:	b.ne	4018b4 <printf@plt+0x134>  // b.any
  4018e0:	adrp	x0, 401000 <_Znam@plt-0x430>
  4018e4:	add	x0, x0, #0x958
  4018e8:	mov	x8, xzr
  4018ec:	mov	x1, x8
  4018f0:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  4018f4:	add	x2, x2, #0x1b8
  4018f8:	bl	401620 <__cxa_atexit@plt>
  4018fc:	ldp	x29, x30, [sp, #64]
  401900:	add	sp, sp, #0x50
  401904:	ret
  401908:	stur	x0, [x29, #-8]
  40190c:	stur	w1, [x29, #-12]
  401910:	ldur	x8, [x29, #-24]
  401914:	ldr	x9, [sp, #16]
  401918:	cmp	x8, x9
  40191c:	str	x9, [sp, #8]
  401920:	b.eq	401950 <printf@plt+0x1d0>  // b.none
  401924:	ldr	x8, [sp, #8]
  401928:	mov	x9, #0xfffffffffffffff0    	// #-16
  40192c:	add	x8, x8, x9
  401930:	mov	x0, x8
  401934:	str	x8, [sp]
  401938:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  40193c:	ldr	x8, [sp]
  401940:	ldur	x9, [x29, #-24]
  401944:	cmp	x8, x9
  401948:	str	x8, [sp, #8]
  40194c:	b.ne	401924 <printf@plt+0x1a4>  // b.any
  401950:	ldur	x0, [x29, #-8]
  401954:	bl	401720 <_Unwind_Resume@plt>
  401958:	sub	sp, sp, #0x30
  40195c:	stp	x29, x30, [sp, #32]
  401960:	add	x29, sp, #0x20
  401964:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401968:	add	x8, x8, #0xa78
  40196c:	add	x8, x8, #0x40
  401970:	stur	x0, [x29, #-8]
  401974:	str	x8, [sp, #16]
  401978:	ldr	x8, [sp, #16]
  40197c:	mov	x9, #0xfffffffffffffff0    	// #-16
  401980:	add	x8, x8, x9
  401984:	mov	x0, x8
  401988:	str	x8, [sp, #8]
  40198c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  401990:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401994:	add	x8, x8, #0xa78
  401998:	ldr	x9, [sp, #8]
  40199c:	cmp	x9, x8
  4019a0:	str	x9, [sp, #16]
  4019a4:	b.ne	401978 <printf@plt+0x1f8>  // b.any
  4019a8:	ldp	x29, x30, [sp, #32]
  4019ac:	add	sp, sp, #0x30
  4019b0:	ret
  4019b4:	stp	x29, x30, [sp, #-16]!
  4019b8:	mov	x29, sp
  4019bc:	bl	4017c0 <printf@plt+0x40>
  4019c0:	bl	4017dc <printf@plt+0x5c>
  4019c4:	bl	401838 <printf@plt+0xb8>
  4019c8:	bl	40188c <printf@plt+0x10c>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret
  4019d4:	stp	x29, x30, [sp, #-16]!
  4019d8:	mov	x29, sp
  4019dc:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4019e0:	add	x0, x0, #0xac0
  4019e4:	bl	416850 <printf@plt+0x150d0>
  4019e8:	ldp	x29, x30, [sp], #16
  4019ec:	ret
  4019f0:	stp	x29, x30, [sp, #-16]!
  4019f4:	mov	x29, sp
  4019f8:	bl	4019d4 <printf@plt+0x254>
  4019fc:	ldp	x29, x30, [sp], #16
  401a00:	ret
  401a04:	stp	x29, x30, [sp, #-16]!
  401a08:	mov	x29, sp
  401a0c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401a10:	add	x0, x0, #0xaf8
  401a14:	bl	416850 <printf@plt+0x150d0>
  401a18:	ldp	x29, x30, [sp], #16
  401a1c:	ret
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	401a04 <printf@plt+0x284>
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret
  401a34:	stp	x29, x30, [sp, #-16]!
  401a38:	mov	x29, sp
  401a3c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401a40:	add	x0, x0, #0xaf9
  401a44:	bl	416850 <printf@plt+0x150d0>
  401a48:	ldp	x29, x30, [sp], #16
  401a4c:	ret
  401a50:	stp	x29, x30, [sp, #-16]!
  401a54:	mov	x29, sp
  401a58:	bl	401a34 <printf@plt+0x2b4>
  401a5c:	ldp	x29, x30, [sp], #16
  401a60:	ret
  401a64:	stp	x29, x30, [sp, #-16]!
  401a68:	mov	x29, sp
  401a6c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401a70:	add	x0, x0, #0xafa
  401a74:	bl	416850 <printf@plt+0x150d0>
  401a78:	ldp	x29, x30, [sp], #16
  401a7c:	ret
  401a80:	stp	x29, x30, [sp, #-16]!
  401a84:	mov	x29, sp
  401a88:	bl	401a64 <printf@plt+0x2e4>
  401a8c:	ldp	x29, x30, [sp], #16
  401a90:	ret
  401a94:	stp	x29, x30, [sp, #-16]!
  401a98:	mov	x29, sp
  401a9c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401aa0:	add	x0, x0, #0xb00
  401aa4:	bl	416850 <printf@plt+0x150d0>
  401aa8:	ldp	x29, x30, [sp], #16
  401aac:	ret
  401ab0:	sub	sp, sp, #0x30
  401ab4:	stp	x29, x30, [sp, #32]
  401ab8:	add	x29, sp, #0x20
  401abc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  401ac0:	add	x8, x8, #0xb04
  401ac4:	add	x9, x8, #0x800
  401ac8:	stur	x9, [x29, #-8]
  401acc:	str	x8, [sp, #16]
  401ad0:	ldr	x8, [sp, #16]
  401ad4:	mov	x0, x8
  401ad8:	adrp	x9, 40b000 <printf@plt+0x9880>
  401adc:	add	x9, x9, #0xf9c
  401ae0:	str	x8, [sp, #8]
  401ae4:	blr	x9
  401ae8:	ldr	x8, [sp, #8]
  401aec:	add	x9, x8, #0x8
  401af0:	ldur	x10, [x29, #-8]
  401af4:	cmp	x9, x10
  401af8:	str	x9, [sp, #16]
  401afc:	b.ne	401ad0 <printf@plt+0x350>  // b.any
  401b00:	ldp	x29, x30, [sp, #32]
  401b04:	add	sp, sp, #0x30
  401b08:	ret
  401b0c:	sub	sp, sp, #0x30
  401b10:	stp	x29, x30, [sp, #32]
  401b14:	add	x29, sp, #0x20
  401b18:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401b1c:	add	x8, x8, #0x308
  401b20:	adrp	x9, 40b000 <printf@plt+0x9880>
  401b24:	add	x9, x9, #0xfd8
  401b28:	adrp	x0, 40c000 <printf@plt+0xa880>
  401b2c:	add	x0, x0, #0x80
  401b30:	adrp	x2, 436000 <_Znam@GLIBCXX_3.4>
  401b34:	add	x2, x2, #0x1b8
  401b38:	stur	x0, [x29, #-8]
  401b3c:	mov	x0, x8
  401b40:	str	x8, [sp, #16]
  401b44:	str	x2, [sp, #8]
  401b48:	blr	x9
  401b4c:	ldur	x0, [x29, #-8]
  401b50:	ldr	x1, [sp, #16]
  401b54:	ldr	x2, [sp, #8]
  401b58:	bl	401620 <__cxa_atexit@plt>
  401b5c:	ldp	x29, x30, [sp, #32]
  401b60:	add	sp, sp, #0x30
  401b64:	ret
  401b68:	stp	x29, x30, [sp, #-16]!
  401b6c:	mov	x29, sp
  401b70:	bl	401a94 <printf@plt+0x314>
  401b74:	bl	401ab0 <printf@plt+0x330>
  401b78:	bl	401b0c <printf@plt+0x38c>
  401b7c:	ldp	x29, x30, [sp], #16
  401b80:	ret
  401b84:	stp	x29, x30, [sp, #-16]!
  401b88:	mov	x29, sp
  401b8c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401b90:	add	x0, x0, #0x318
  401b94:	bl	416850 <printf@plt+0x150d0>
  401b98:	ldp	x29, x30, [sp], #16
  401b9c:	ret
  401ba0:	stp	x29, x30, [sp, #-16]!
  401ba4:	mov	x29, sp
  401ba8:	bl	401b84 <printf@plt+0x404>
  401bac:	ldp	x29, x30, [sp], #16
  401bb0:	ret
  401bb4:	stp	x29, x30, [sp, #-16]!
  401bb8:	mov	x29, sp
  401bbc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401bc0:	add	x0, x0, #0x319
  401bc4:	bl	416850 <printf@plt+0x150d0>
  401bc8:	ldp	x29, x30, [sp], #16
  401bcc:	ret
  401bd0:	stp	x29, x30, [sp, #-16]!
  401bd4:	mov	x29, sp
  401bd8:	bl	401bb4 <printf@plt+0x434>
  401bdc:	ldp	x29, x30, [sp], #16
  401be0:	ret
  401be4:	stp	x29, x30, [sp, #-16]!
  401be8:	mov	x29, sp
  401bec:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401bf0:	add	x0, x0, #0x31a
  401bf4:	bl	416850 <printf@plt+0x150d0>
  401bf8:	ldp	x29, x30, [sp], #16
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	bl	401be4 <printf@plt+0x464>
  401c0c:	ldp	x29, x30, [sp], #16
  401c10:	ret
  401c14:	stp	x29, x30, [sp, #-16]!
  401c18:	mov	x29, sp
  401c1c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401c20:	add	x0, x0, #0x31b
  401c24:	bl	416850 <printf@plt+0x150d0>
  401c28:	ldp	x29, x30, [sp], #16
  401c2c:	ret
  401c30:	stp	x29, x30, [sp, #-16]!
  401c34:	mov	x29, sp
  401c38:	bl	401c14 <printf@plt+0x494>
  401c3c:	ldp	x29, x30, [sp], #16
  401c40:	ret
  401c44:	stp	x29, x30, [sp, #-16]!
  401c48:	mov	x29, sp
  401c4c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401c50:	add	x0, x0, #0x31c
  401c54:	bl	416850 <printf@plt+0x150d0>
  401c58:	ldp	x29, x30, [sp], #16
  401c5c:	ret
  401c60:	stp	x29, x30, [sp, #-16]!
  401c64:	mov	x29, sp
  401c68:	bl	401c44 <printf@plt+0x4c4>
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret
  401c74:	stp	x29, x30, [sp, #-16]!
  401c78:	mov	x29, sp
  401c7c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401c80:	add	x0, x0, #0x31d
  401c84:	bl	416850 <printf@plt+0x150d0>
  401c88:	ldp	x29, x30, [sp], #16
  401c8c:	ret
  401c90:	stp	x29, x30, [sp, #-16]!
  401c94:	mov	x29, sp
  401c98:	bl	401c74 <printf@plt+0x4f4>
  401c9c:	ldp	x29, x30, [sp], #16
  401ca0:	ret
  401ca4:	stp	x29, x30, [sp, #-16]!
  401ca8:	mov	x29, sp
  401cac:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401cb0:	add	x0, x0, #0x31e
  401cb4:	bl	416850 <printf@plt+0x150d0>
  401cb8:	ldp	x29, x30, [sp], #16
  401cbc:	ret
  401cc0:	stp	x29, x30, [sp, #-16]!
  401cc4:	mov	x29, sp
  401cc8:	bl	401ca4 <printf@plt+0x524>
  401ccc:	ldp	x29, x30, [sp], #16
  401cd0:	ret
  401cd4:	stp	x29, x30, [sp, #-16]!
  401cd8:	mov	x29, sp
  401cdc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401ce0:	add	x0, x0, #0x334
  401ce4:	adrp	x8, 416000 <printf@plt+0x14880>
  401ce8:	add	x8, x8, #0x850
  401cec:	blr	x8
  401cf0:	ldp	x29, x30, [sp], #16
  401cf4:	ret
  401cf8:	stp	x29, x30, [sp, #-16]!
  401cfc:	mov	x29, sp
  401d00:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401d04:	add	x0, x0, #0x335
  401d08:	mov	w8, wzr
  401d0c:	adrp	x9, 416000 <printf@plt+0x14880>
  401d10:	add	x9, x9, #0x7d4
  401d14:	mov	w1, w8
  401d18:	blr	x9
  401d1c:	ldp	x29, x30, [sp], #16
  401d20:	ret
  401d24:	stp	x29, x30, [sp, #-16]!
  401d28:	mov	x29, sp
  401d2c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401d30:	add	x0, x0, #0x435
  401d34:	mov	w8, wzr
  401d38:	adrp	x9, 416000 <printf@plt+0x14880>
  401d3c:	add	x9, x9, #0x7d4
  401d40:	mov	w1, w8
  401d44:	blr	x9
  401d48:	ldp	x29, x30, [sp], #16
  401d4c:	ret
  401d50:	stp	x29, x30, [sp, #-16]!
  401d54:	mov	x29, sp
  401d58:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401d5c:	add	x0, x0, #0x535
  401d60:	mov	w8, wzr
  401d64:	adrp	x9, 416000 <printf@plt+0x14880>
  401d68:	add	x9, x9, #0x7d4
  401d6c:	mov	w1, w8
  401d70:	blr	x9
  401d74:	ldp	x29, x30, [sp], #16
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-16]!
  401d80:	mov	x29, sp
  401d84:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401d88:	add	x0, x0, #0x635
  401d8c:	mov	w8, wzr
  401d90:	adrp	x9, 416000 <printf@plt+0x14880>
  401d94:	add	x9, x9, #0x7d4
  401d98:	mov	w1, w8
  401d9c:	blr	x9
  401da0:	ldp	x29, x30, [sp], #16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-16]!
  401dac:	mov	x29, sp
  401db0:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401db4:	add	x0, x0, #0x735
  401db8:	mov	w8, wzr
  401dbc:	adrp	x9, 416000 <printf@plt+0x14880>
  401dc0:	add	x9, x9, #0x7d4
  401dc4:	mov	w1, w8
  401dc8:	blr	x9
  401dcc:	ldp	x29, x30, [sp], #16
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-16]!
  401dd8:	mov	x29, sp
  401ddc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401de0:	add	x0, x0, #0x835
  401de4:	mov	w8, wzr
  401de8:	adrp	x9, 416000 <printf@plt+0x14880>
  401dec:	add	x9, x9, #0x7d4
  401df0:	mov	w1, w8
  401df4:	blr	x9
  401df8:	ldp	x29, x30, [sp], #16
  401dfc:	ret
  401e00:	stp	x29, x30, [sp, #-16]!
  401e04:	mov	x29, sp
  401e08:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401e0c:	add	x0, x0, #0x935
  401e10:	mov	w8, wzr
  401e14:	adrp	x9, 416000 <printf@plt+0x14880>
  401e18:	add	x9, x9, #0x7d4
  401e1c:	mov	w1, w8
  401e20:	blr	x9
  401e24:	ldp	x29, x30, [sp], #16
  401e28:	ret
  401e2c:	stp	x29, x30, [sp, #-16]!
  401e30:	mov	x29, sp
  401e34:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401e38:	add	x0, x0, #0xa35
  401e3c:	mov	w8, wzr
  401e40:	adrp	x9, 416000 <printf@plt+0x14880>
  401e44:	add	x9, x9, #0x7d4
  401e48:	mov	w1, w8
  401e4c:	blr	x9
  401e50:	ldp	x29, x30, [sp], #16
  401e54:	ret
  401e58:	stp	x29, x30, [sp, #-16]!
  401e5c:	mov	x29, sp
  401e60:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401e64:	add	x0, x0, #0xb35
  401e68:	mov	w8, wzr
  401e6c:	adrp	x9, 416000 <printf@plt+0x14880>
  401e70:	add	x9, x9, #0x7d4
  401e74:	mov	w1, w8
  401e78:	blr	x9
  401e7c:	ldp	x29, x30, [sp], #16
  401e80:	ret
  401e84:	stp	x29, x30, [sp, #-16]!
  401e88:	mov	x29, sp
  401e8c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401e90:	add	x0, x0, #0xc35
  401e94:	mov	w8, wzr
  401e98:	adrp	x9, 416000 <printf@plt+0x14880>
  401e9c:	add	x9, x9, #0x7d4
  401ea0:	mov	w1, w8
  401ea4:	blr	x9
  401ea8:	ldp	x29, x30, [sp], #16
  401eac:	ret
  401eb0:	stp	x29, x30, [sp, #-16]!
  401eb4:	mov	x29, sp
  401eb8:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401ebc:	add	x0, x0, #0xd35
  401ec0:	mov	w8, wzr
  401ec4:	adrp	x9, 416000 <printf@plt+0x14880>
  401ec8:	add	x9, x9, #0x7d4
  401ecc:	mov	w1, w8
  401ed0:	blr	x9
  401ed4:	ldp	x29, x30, [sp], #16
  401ed8:	ret
  401edc:	stp	x29, x30, [sp, #-16]!
  401ee0:	mov	x29, sp
  401ee4:	bl	401cd4 <printf@plt+0x554>
  401ee8:	bl	401cf8 <printf@plt+0x578>
  401eec:	bl	401d24 <printf@plt+0x5a4>
  401ef0:	bl	401d50 <printf@plt+0x5d0>
  401ef4:	bl	401d7c <printf@plt+0x5fc>
  401ef8:	bl	401da8 <printf@plt+0x628>
  401efc:	bl	401dd4 <printf@plt+0x654>
  401f00:	bl	401e00 <printf@plt+0x680>
  401f04:	bl	401e2c <printf@plt+0x6ac>
  401f08:	bl	401e58 <printf@plt+0x6d8>
  401f0c:	bl	401e84 <printf@plt+0x704>
  401f10:	bl	401eb0 <printf@plt+0x730>
  401f14:	ldp	x29, x30, [sp], #16
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-16]!
  401f20:	mov	x29, sp
  401f24:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401f28:	add	x0, x0, #0xe3c
  401f2c:	adrp	x8, 416000 <printf@plt+0x14880>
  401f30:	add	x8, x8, #0xb9c
  401f34:	blr	x8
  401f38:	ldp	x29, x30, [sp], #16
  401f3c:	ret
  401f40:	stp	x29, x30, [sp, #-16]!
  401f44:	mov	x29, sp
  401f48:	bl	401f1c <printf@plt+0x79c>
  401f4c:	ldp	x29, x30, [sp], #16
  401f50:	ret
  401f54:	stp	x29, x30, [sp, #-16]!
  401f58:	mov	x29, sp
  401f5c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401f60:	add	x0, x0, #0xe40
  401f64:	adrp	x8, 416000 <printf@plt+0x14880>
  401f68:	add	x8, x8, #0xc34
  401f6c:	blr	x8
  401f70:	ldp	x29, x30, [sp], #16
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-16]!
  401f7c:	mov	x29, sp
  401f80:	bl	401f54 <printf@plt+0x7d4>
  401f84:	ldp	x29, x30, [sp], #16
  401f88:	ret
  401f8c:	stp	x29, x30, [sp, #-16]!
  401f90:	mov	x29, sp
  401f94:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401f98:	add	x0, x0, #0xec2
  401f9c:	bl	416850 <printf@plt+0x150d0>
  401fa0:	ldp	x29, x30, [sp], #16
  401fa4:	ret
  401fa8:	stp	x29, x30, [sp, #-16]!
  401fac:	mov	x29, sp
  401fb0:	bl	401f8c <printf@plt+0x80c>
  401fb4:	ldp	x29, x30, [sp], #16
  401fb8:	ret
  401fbc:	sub	sp, sp, #0x30
  401fc0:	stp	x29, x30, [sp, #32]
  401fc4:	add	x29, sp, #0x20
  401fc8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  401fcc:	add	x8, x8, #0xec8
  401fd0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  401fd4:	add	x1, x1, #0x9fa
  401fd8:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  401fdc:	add	x2, x2, #0xa0a
  401fe0:	mov	w9, #0x1                   	// #1
  401fe4:	adrp	x0, 419000 <printf@plt+0x17880>
  401fe8:	add	x0, x0, #0x55c
  401fec:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  401ff0:	add	x10, x10, #0x1b8
  401ff4:	stur	x0, [x29, #-8]
  401ff8:	mov	x0, x8
  401ffc:	mov	w3, w9
  402000:	mov	w4, w9
  402004:	str	x8, [sp, #16]
  402008:	str	x10, [sp, #8]
  40200c:	bl	419324 <_ZdlPvm@@Base+0x164>
  402010:	ldur	x0, [x29, #-8]
  402014:	ldr	x1, [sp, #16]
  402018:	ldr	x2, [sp, #8]
  40201c:	bl	401620 <__cxa_atexit@plt>
  402020:	ldp	x29, x30, [sp, #32]
  402024:	add	sp, sp, #0x30
  402028:	ret
  40202c:	sub	sp, sp, #0x30
  402030:	stp	x29, x30, [sp, #32]
  402034:	add	x29, sp, #0x20
  402038:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40203c:	add	x8, x8, #0xed8
  402040:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  402044:	add	x1, x1, #0x9fa
  402048:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  40204c:	add	x2, x2, #0xa0a
  402050:	mov	w3, #0x1                   	// #1
  402054:	mov	w9, wzr
  402058:	adrp	x0, 419000 <printf@plt+0x17880>
  40205c:	add	x0, x0, #0x55c
  402060:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  402064:	add	x10, x10, #0x1b8
  402068:	stur	x0, [x29, #-8]
  40206c:	mov	x0, x8
  402070:	mov	w4, w9
  402074:	str	x8, [sp, #16]
  402078:	str	x10, [sp, #8]
  40207c:	bl	419324 <_ZdlPvm@@Base+0x164>
  402080:	ldur	x0, [x29, #-8]
  402084:	ldr	x1, [sp, #16]
  402088:	ldr	x2, [sp, #8]
  40208c:	bl	401620 <__cxa_atexit@plt>
  402090:	ldp	x29, x30, [sp, #32]
  402094:	add	sp, sp, #0x30
  402098:	ret
  40209c:	sub	sp, sp, #0x30
  4020a0:	stp	x29, x30, [sp, #32]
  4020a4:	add	x29, sp, #0x20
  4020a8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4020ac:	add	x8, x8, #0xee8
  4020b0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4020b4:	add	x1, x1, #0x9fa
  4020b8:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  4020bc:	add	x2, x2, #0xa0a
  4020c0:	mov	w9, wzr
  4020c4:	adrp	x0, 419000 <printf@plt+0x17880>
  4020c8:	add	x0, x0, #0x55c
  4020cc:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  4020d0:	add	x10, x10, #0x1b8
  4020d4:	stur	x0, [x29, #-8]
  4020d8:	mov	x0, x8
  4020dc:	mov	w3, w9
  4020e0:	mov	w4, w9
  4020e4:	str	x8, [sp, #16]
  4020e8:	str	x10, [sp, #8]
  4020ec:	bl	419324 <_ZdlPvm@@Base+0x164>
  4020f0:	ldur	x0, [x29, #-8]
  4020f4:	ldr	x1, [sp, #16]
  4020f8:	ldr	x2, [sp, #8]
  4020fc:	bl	401620 <__cxa_atexit@plt>
  402100:	ldp	x29, x30, [sp, #32]
  402104:	add	sp, sp, #0x30
  402108:	ret
  40210c:	stp	x29, x30, [sp, #-16]!
  402110:	mov	x29, sp
  402114:	bl	401fbc <printf@plt+0x83c>
  402118:	bl	40202c <printf@plt+0x8ac>
  40211c:	bl	40209c <printf@plt+0x91c>
  402120:	ldp	x29, x30, [sp], #16
  402124:	ret
  402128:	mov	x29, #0x0                   	// #0
  40212c:	mov	x30, #0x0                   	// #0
  402130:	mov	x5, x0
  402134:	ldr	x1, [sp]
  402138:	add	x2, sp, #0x8
  40213c:	mov	x6, sp
  402140:	movz	x0, #0x0, lsl #48
  402144:	movk	x0, #0x0, lsl #32
  402148:	movk	x0, #0x40, lsl #16
  40214c:	movk	x0, #0x2f08
  402150:	movz	x3, #0x0, lsl #48
  402154:	movk	x3, #0x0, lsl #32
  402158:	movk	x3, #0x41, lsl #16
  40215c:	movk	x3, #0xaf50
  402160:	movz	x4, #0x0, lsl #48
  402164:	movk	x4, #0x0, lsl #32
  402168:	movk	x4, #0x41, lsl #16
  40216c:	movk	x4, #0xafd0
  402170:	bl	401590 <__libc_start_main@plt>
  402174:	bl	4016e0 <abort@plt>
  402178:	adrp	x0, 435000 <_ZdlPvm@@Base+0x1be40>
  40217c:	ldr	x0, [x0, #4064]
  402180:	cbz	x0, 402188 <printf@plt+0xa08>
  402184:	b	401740 <__gmon_start__@plt>
  402188:	ret
  40218c:	nop
  402190:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402194:	add	x0, x0, #0xa00
  402198:	adrp	x1, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40219c:	add	x1, x1, #0xa00
  4021a0:	cmp	x1, x0
  4021a4:	b.eq	4021bc <printf@plt+0xa3c>  // b.none
  4021a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0xe40>
  4021ac:	ldr	x1, [x1, #4080]
  4021b0:	cbz	x1, 4021bc <printf@plt+0xa3c>
  4021b4:	mov	x16, x1
  4021b8:	br	x16
  4021bc:	ret
  4021c0:	adrp	x0, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021c4:	add	x0, x0, #0xa00
  4021c8:	adrp	x1, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021cc:	add	x1, x1, #0xa00
  4021d0:	sub	x1, x1, x0
  4021d4:	lsr	x2, x1, #63
  4021d8:	add	x1, x2, x1, asr #3
  4021dc:	cmp	xzr, x1, asr #1
  4021e0:	asr	x1, x1, #1
  4021e4:	b.eq	4021fc <printf@plt+0xa7c>  // b.none
  4021e8:	adrp	x2, 41a000 <_ZdlPvm@@Base+0xe40>
  4021ec:	ldr	x2, [x2, #4088]
  4021f0:	cbz	x2, 4021fc <printf@plt+0xa7c>
  4021f4:	mov	x16, x2
  4021f8:	br	x16
  4021fc:	ret
  402200:	stp	x29, x30, [sp, #-32]!
  402204:	mov	x29, sp
  402208:	str	x19, [sp, #16]
  40220c:	adrp	x19, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402210:	ldrb	w0, [x19, #2584]
  402214:	cbnz	w0, 402224 <printf@plt+0xaa4>
  402218:	bl	402190 <printf@plt+0xa10>
  40221c:	mov	w0, #0x1                   	// #1
  402220:	strb	w0, [x19, #2584]
  402224:	ldr	x19, [sp, #16]
  402228:	ldp	x29, x30, [sp], #32
  40222c:	ret
  402230:	b	4021c0 <printf@plt+0xa40>
  402234:	sub	sp, sp, #0x50
  402238:	stp	x29, x30, [sp, #64]
  40223c:	add	x29, sp, #0x40
  402240:	mov	w8, #0xffffffff            	// #-1
  402244:	stur	x0, [x29, #-8]
  402248:	stur	x1, [x29, #-16]
  40224c:	ldur	x0, [x29, #-16]
  402250:	str	w8, [sp, #20]
  402254:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  402258:	ldr	w8, [sp, #20]
  40225c:	stur	w8, [x29, #-20]
  402260:	ldur	x0, [x29, #-8]
  402264:	bl	4015c0 <getc@plt>
  402268:	stur	w0, [x29, #-20]
  40226c:	mov	w8, #0xffffffff            	// #-1
  402270:	cmp	w0, w8
  402274:	b.eq	4022e0 <printf@plt+0xb60>  // b.none
  402278:	ldur	w0, [x29, #-20]
  40227c:	bl	40390c <printf@plt+0x218c>
  402280:	cbnz	w0, 402298 <printf@plt+0xb18>
  402284:	ldur	w8, [x29, #-20]
  402288:	ldur	x0, [x29, #-16]
  40228c:	mov	w1, w8
  402290:	bl	40395c <printf@plt+0x21dc>
  402294:	b	4022cc <printf@plt+0xb4c>
  402298:	ldur	w1, [x29, #-20]
  40229c:	add	x8, sp, #0x18
  4022a0:	mov	x0, x8
  4022a4:	str	x8, [sp, #8]
  4022a8:	bl	416c4c <printf@plt+0x154cc>
  4022ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4022b0:	add	x0, x0, #0x0
  4022b4:	ldr	x1, [sp, #8]
  4022b8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4022bc:	add	x8, x8, #0xe40
  4022c0:	mov	x2, x8
  4022c4:	mov	x3, x8
  4022c8:	bl	416fbc <printf@plt+0x1583c>
  4022cc:	ldur	w8, [x29, #-20]
  4022d0:	cmp	w8, #0xa
  4022d4:	b.ne	4022dc <printf@plt+0xb5c>  // b.any
  4022d8:	b	4022e0 <printf@plt+0xb60>
  4022dc:	b	402260 <printf@plt+0xae0>
  4022e0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4022e4:	add	x8, x8, #0xec4
  4022e8:	ldr	w9, [x8]
  4022ec:	add	w9, w9, #0x1
  4022f0:	str	w9, [x8]
  4022f4:	ldur	x0, [x29, #-16]
  4022f8:	bl	4039c4 <printf@plt+0x2244>
  4022fc:	cmp	w0, #0x0
  402300:	cset	w9, gt
  402304:	and	w0, w9, #0x1
  402308:	ldp	x29, x30, [sp, #64]
  40230c:	add	sp, sp, #0x50
  402310:	ret
  402314:	sub	sp, sp, #0x190
  402318:	stp	x29, x30, [sp, #368]
  40231c:	str	x28, [sp, #384]
  402320:	add	x29, sp, #0x170
  402324:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402328:	add	x8, x8, #0xe50
  40232c:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402330:	add	x9, x9, #0xa40
  402334:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402338:	add	x10, x10, #0xec4
  40233c:	adrp	x11, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402340:	add	x11, x11, #0xa30
  402344:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402348:	add	x12, x12, #0xa08
  40234c:	adrp	x13, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402350:	add	x13, x13, #0xe40
  402354:	sub	x14, x29, #0x20
  402358:	sub	x15, x29, #0x30
  40235c:	stur	x0, [x29, #-8]
  402360:	stur	x1, [x29, #-16]
  402364:	mov	x0, x14
  402368:	stur	x8, [x29, #-96]
  40236c:	stur	x9, [x29, #-104]
  402370:	stur	x10, [x29, #-112]
  402374:	stur	x11, [x29, #-120]
  402378:	stur	x12, [x29, #-128]
  40237c:	stur	x13, [x29, #-136]
  402380:	stur	x15, [x29, #-144]
  402384:	bl	419cf4 <_ZdlPvm@@Base+0xb34>
  402388:	ldur	x0, [x29, #-144]
  40238c:	bl	419cf4 <_ZdlPvm@@Base+0xb34>
  402390:	b	402394 <printf@plt+0xc14>
  402394:	ldur	x1, [x29, #-16]
  402398:	sub	x0, x29, #0x50
  40239c:	bl	419e0c <_ZdlPvm@@Base+0xc4c>
  4023a0:	b	4023a4 <printf@plt+0xc24>
  4023a4:	sub	x0, x29, #0x50
  4023a8:	mov	w8, wzr
  4023ac:	mov	w1, w8
  4023b0:	bl	40395c <printf@plt+0x21dc>
  4023b4:	b	4023b8 <printf@plt+0xc38>
  4023b8:	sub	x0, x29, #0x50
  4023bc:	bl	4190ac <printf@plt+0x1792c>
  4023c0:	b	4023c4 <printf@plt+0xc44>
  4023c4:	sub	x0, x29, #0x50
  4023c8:	bl	4039dc <printf@plt+0x225c>
  4023cc:	stur	x0, [x29, #-152]
  4023d0:	b	4023d4 <printf@plt+0xc54>
  4023d4:	ldur	x8, [x29, #-152]
  4023d8:	ldur	x9, [x29, #-96]
  4023dc:	str	x8, [x9]
  4023e0:	ldur	x10, [x29, #-104]
  4023e4:	ldr	w11, [x10]
  4023e8:	cbnz	w11, 402434 <printf@plt+0xcb4>
  4023ec:	ldur	x8, [x29, #-96]
  4023f0:	ldr	x1, [x8]
  4023f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4023f8:	add	x0, x0, #0x22
  4023fc:	bl	401780 <printf@plt>
  402400:	b	402404 <printf@plt+0xc84>
  402404:	b	402434 <printf@plt+0xcb4>
  402408:	stur	x0, [x29, #-56]
  40240c:	stur	w1, [x29, #-60]
  402410:	b	402a64 <printf@plt+0x12e4>
  402414:	stur	x0, [x29, #-56]
  402418:	stur	w1, [x29, #-60]
  40241c:	b	402a5c <printf@plt+0x12dc>
  402420:	stur	x0, [x29, #-56]
  402424:	stur	w1, [x29, #-60]
  402428:	sub	x0, x29, #0x50
  40242c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402430:	b	402a5c <printf@plt+0x12dc>
  402434:	ldur	x8, [x29, #-112]
  402438:	str	wzr, [x8]
  40243c:	ldur	x0, [x29, #-8]
  402440:	sub	x1, x29, #0x20
  402444:	bl	402234 <printf@plt+0xab4>
  402448:	stur	w0, [x29, #-156]
  40244c:	b	402450 <printf@plt+0xcd0>
  402450:	ldur	w8, [x29, #-156]
  402454:	cbz	w8, 402a20 <printf@plt+0x12a0>
  402458:	sub	x0, x29, #0x20
  40245c:	bl	4039c4 <printf@plt+0x2244>
  402460:	stur	w0, [x29, #-160]
  402464:	b	402468 <printf@plt+0xce8>
  402468:	ldur	w8, [x29, #-160]
  40246c:	cmp	w8, #0x4
  402470:	b.lt	4025a0 <printf@plt+0xe20>  // b.tstop
  402474:	sub	x0, x29, #0x20
  402478:	mov	w8, wzr
  40247c:	mov	w1, w8
  402480:	bl	4039f4 <printf@plt+0x2274>
  402484:	stur	x0, [x29, #-168]
  402488:	b	40248c <printf@plt+0xd0c>
  40248c:	ldur	x8, [x29, #-168]
  402490:	ldrb	w9, [x8]
  402494:	cmp	w9, #0x2e
  402498:	b.ne	4025a0 <printf@plt+0xe20>  // b.any
  40249c:	sub	x0, x29, #0x20
  4024a0:	mov	w1, #0x1                   	// #1
  4024a4:	bl	4039f4 <printf@plt+0x2274>
  4024a8:	stur	x0, [x29, #-176]
  4024ac:	b	4024b0 <printf@plt+0xd30>
  4024b0:	ldur	x8, [x29, #-176]
  4024b4:	ldrb	w9, [x8]
  4024b8:	cmp	w9, #0x6c
  4024bc:	b.ne	4025a0 <printf@plt+0xe20>  // b.any
  4024c0:	sub	x0, x29, #0x20
  4024c4:	mov	w1, #0x2                   	// #2
  4024c8:	bl	4039f4 <printf@plt+0x2274>
  4024cc:	str	x0, [sp, #184]
  4024d0:	b	4024d4 <printf@plt+0xd54>
  4024d4:	ldr	x8, [sp, #184]
  4024d8:	ldrb	w9, [x8]
  4024dc:	cmp	w9, #0x66
  4024e0:	b.ne	4025a0 <printf@plt+0xe20>  // b.any
  4024e4:	sub	x0, x29, #0x20
  4024e8:	mov	w1, #0x3                   	// #3
  4024ec:	bl	4039f4 <printf@plt+0x2274>
  4024f0:	str	x0, [sp, #176]
  4024f4:	b	4024f8 <printf@plt+0xd78>
  4024f8:	ldr	x8, [sp, #176]
  4024fc:	ldrb	w9, [x8]
  402500:	cmp	w9, #0x20
  402504:	b.eq	402538 <printf@plt+0xdb8>  // b.none
  402508:	sub	x0, x29, #0x20
  40250c:	mov	w1, #0x3                   	// #3
  402510:	bl	4039f4 <printf@plt+0x2274>
  402514:	str	x0, [sp, #168]
  402518:	b	40251c <printf@plt+0xd9c>
  40251c:	ldr	x8, [sp, #168]
  402520:	ldrb	w9, [x8]
  402524:	cmp	w9, #0xa
  402528:	b.eq	402538 <printf@plt+0xdb8>  // b.none
  40252c:	ldur	x8, [x29, #-120]
  402530:	ldr	w9, [x8]
  402534:	cbz	w9, 4025a0 <printf@plt+0xe20>
  402538:	ldur	x8, [x29, #-128]
  40253c:	ldr	x1, [x8]
  402540:	sub	x0, x29, #0x20
  402544:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  402548:	b	40254c <printf@plt+0xdcc>
  40254c:	sub	x0, x29, #0x20
  402550:	mov	w8, wzr
  402554:	mov	w1, w8
  402558:	bl	40395c <printf@plt+0x21dc>
  40255c:	b	402560 <printf@plt+0xde0>
  402560:	sub	x0, x29, #0x20
  402564:	bl	4039dc <printf@plt+0x225c>
  402568:	str	x0, [sp, #160]
  40256c:	b	402570 <printf@plt+0xdf0>
  402570:	ldr	x8, [sp, #160]
  402574:	add	x0, x8, #0x3
  402578:	bl	418e28 <printf@plt+0x176a8>
  40257c:	str	w0, [sp, #156]
  402580:	b	402584 <printf@plt+0xe04>
  402584:	ldr	w8, [sp, #156]
  402588:	cbz	w8, 40259c <printf@plt+0xe1c>
  40258c:	ldur	x8, [x29, #-112]
  402590:	ldr	w9, [x8]
  402594:	subs	w9, w9, #0x1
  402598:	str	w9, [x8]
  40259c:	b	402a1c <printf@plt+0x129c>
  4025a0:	sub	x0, x29, #0x20
  4025a4:	bl	4039c4 <printf@plt+0x2244>
  4025a8:	str	w0, [sp, #152]
  4025ac:	b	4025b0 <printf@plt+0xe30>
  4025b0:	ldr	w8, [sp, #152]
  4025b4:	cmp	w8, #0x4
  4025b8:	b.lt	4029a8 <printf@plt+0x1228>  // b.tstop
  4025bc:	sub	x0, x29, #0x20
  4025c0:	mov	w8, wzr
  4025c4:	mov	w1, w8
  4025c8:	bl	4039f4 <printf@plt+0x2274>
  4025cc:	str	x0, [sp, #144]
  4025d0:	b	4025d4 <printf@plt+0xe54>
  4025d4:	ldr	x8, [sp, #144]
  4025d8:	ldrb	w9, [x8]
  4025dc:	cmp	w9, #0x2e
  4025e0:	b.ne	4029a8 <printf@plt+0x1228>  // b.any
  4025e4:	sub	x0, x29, #0x20
  4025e8:	mov	w1, #0x1                   	// #1
  4025ec:	bl	4039f4 <printf@plt+0x2274>
  4025f0:	str	x0, [sp, #136]
  4025f4:	b	4025f8 <printf@plt+0xe78>
  4025f8:	ldr	x8, [sp, #136]
  4025fc:	ldrb	w9, [x8]
  402600:	cmp	w9, #0x45
  402604:	b.ne	4029a8 <printf@plt+0x1228>  // b.any
  402608:	sub	x0, x29, #0x20
  40260c:	mov	w1, #0x2                   	// #2
  402610:	bl	4039f4 <printf@plt+0x2274>
  402614:	str	x0, [sp, #128]
  402618:	b	40261c <printf@plt+0xe9c>
  40261c:	ldr	x8, [sp, #128]
  402620:	ldrb	w9, [x8]
  402624:	cmp	w9, #0x51
  402628:	b.ne	4029a8 <printf@plt+0x1228>  // b.any
  40262c:	sub	x0, x29, #0x20
  402630:	mov	w1, #0x3                   	// #3
  402634:	bl	4039f4 <printf@plt+0x2274>
  402638:	str	x0, [sp, #120]
  40263c:	b	402640 <printf@plt+0xec0>
  402640:	ldr	x8, [sp, #120]
  402644:	ldrb	w9, [x8]
  402648:	cmp	w9, #0x20
  40264c:	b.eq	402680 <printf@plt+0xf00>  // b.none
  402650:	sub	x0, x29, #0x20
  402654:	mov	w1, #0x3                   	// #3
  402658:	bl	4039f4 <printf@plt+0x2274>
  40265c:	str	x0, [sp, #112]
  402660:	b	402664 <printf@plt+0xee4>
  402664:	ldr	x8, [sp, #112]
  402668:	ldrb	w9, [x8]
  40266c:	cmp	w9, #0xa
  402670:	b.eq	402680 <printf@plt+0xf00>  // b.none
  402674:	ldur	x8, [x29, #-120]
  402678:	ldr	w9, [x8]
  40267c:	cbz	w9, 4029a8 <printf@plt+0x1228>
  402680:	ldur	x8, [x29, #-128]
  402684:	ldr	x1, [x8]
  402688:	sub	x0, x29, #0x20
  40268c:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  402690:	b	402694 <printf@plt+0xf14>
  402694:	ldur	x8, [x29, #-112]
  402698:	ldr	w9, [x8]
  40269c:	add	w9, w9, #0x1
  4026a0:	stur	w9, [x29, #-84]
  4026a4:	sub	x0, x29, #0x30
  4026a8:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  4026ac:	b	4026b0 <printf@plt+0xf30>
  4026b0:	ldur	x0, [x29, #-8]
  4026b4:	sub	x1, x29, #0x20
  4026b8:	bl	402234 <printf@plt+0xab4>
  4026bc:	str	w0, [sp, #108]
  4026c0:	b	4026c4 <printf@plt+0xf44>
  4026c4:	ldr	w8, [sp, #108]
  4026c8:	cbnz	w8, 4026e8 <printf@plt+0xf68>
  4026cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4026d0:	add	x0, x0, #0x2c
  4026d4:	ldur	x1, [x29, #-136]
  4026d8:	ldur	x2, [x29, #-136]
  4026dc:	ldur	x3, [x29, #-136]
  4026e0:	bl	4170ac <printf@plt+0x1592c>
  4026e4:	b	4026e8 <printf@plt+0xf68>
  4026e8:	sub	x0, x29, #0x20
  4026ec:	bl	4039c4 <printf@plt+0x2244>
  4026f0:	str	w0, [sp, #104]
  4026f4:	b	4026f8 <printf@plt+0xf78>
  4026f8:	ldr	w8, [sp, #104]
  4026fc:	cmp	w8, #0x3
  402700:	b.lt	402898 <printf@plt+0x1118>  // b.tstop
  402704:	sub	x0, x29, #0x20
  402708:	mov	w8, wzr
  40270c:	mov	w1, w8
  402710:	bl	4039f4 <printf@plt+0x2274>
  402714:	str	x0, [sp, #96]
  402718:	b	40271c <printf@plt+0xf9c>
  40271c:	ldr	x8, [sp, #96]
  402720:	ldrb	w9, [x8]
  402724:	cmp	w9, #0x2e
  402728:	b.ne	402898 <printf@plt+0x1118>  // b.any
  40272c:	sub	x0, x29, #0x20
  402730:	mov	w1, #0x1                   	// #1
  402734:	bl	4039f4 <printf@plt+0x2274>
  402738:	str	x0, [sp, #88]
  40273c:	b	402740 <printf@plt+0xfc0>
  402740:	ldr	x8, [sp, #88]
  402744:	ldrb	w9, [x8]
  402748:	cmp	w9, #0x45
  40274c:	b.ne	402898 <printf@plt+0x1118>  // b.any
  402750:	sub	x0, x29, #0x20
  402754:	mov	w1, #0x2                   	// #2
  402758:	bl	4039f4 <printf@plt+0x2274>
  40275c:	str	x0, [sp, #80]
  402760:	b	402764 <printf@plt+0xfe4>
  402764:	ldr	x8, [sp, #80]
  402768:	ldrb	w9, [x8]
  40276c:	cmp	w9, #0x4e
  402770:	b.ne	4027e8 <printf@plt+0x1068>  // b.any
  402774:	sub	x0, x29, #0x20
  402778:	bl	4039c4 <printf@plt+0x2244>
  40277c:	str	w0, [sp, #76]
  402780:	b	402784 <printf@plt+0x1004>
  402784:	ldr	w8, [sp, #76]
  402788:	cmp	w8, #0x3
  40278c:	b.eq	4027e4 <printf@plt+0x1064>  // b.none
  402790:	sub	x0, x29, #0x20
  402794:	mov	w1, #0x3                   	// #3
  402798:	bl	4039f4 <printf@plt+0x2274>
  40279c:	str	x0, [sp, #64]
  4027a0:	b	4027a4 <printf@plt+0x1024>
  4027a4:	ldr	x8, [sp, #64]
  4027a8:	ldrb	w9, [x8]
  4027ac:	cmp	w9, #0x20
  4027b0:	b.eq	4027e4 <printf@plt+0x1064>  // b.none
  4027b4:	sub	x0, x29, #0x20
  4027b8:	mov	w1, #0x3                   	// #3
  4027bc:	bl	4039f4 <printf@plt+0x2274>
  4027c0:	str	x0, [sp, #56]
  4027c4:	b	4027c8 <printf@plt+0x1048>
  4027c8:	ldr	x8, [sp, #56]
  4027cc:	ldrb	w9, [x8]
  4027d0:	cmp	w9, #0xa
  4027d4:	b.eq	4027e4 <printf@plt+0x1064>  // b.none
  4027d8:	ldur	x8, [x29, #-120]
  4027dc:	ldr	w9, [x8]
  4027e0:	cbz	w9, 4027e8 <printf@plt+0x1068>
  4027e4:	b	4028ac <printf@plt+0x112c>
  4027e8:	sub	x0, x29, #0x20
  4027ec:	mov	w1, #0x2                   	// #2
  4027f0:	bl	4039f4 <printf@plt+0x2274>
  4027f4:	str	x0, [sp, #48]
  4027f8:	b	4027fc <printf@plt+0x107c>
  4027fc:	ldr	x8, [sp, #48]
  402800:	ldrb	w9, [x8]
  402804:	cmp	w9, #0x51
  402808:	b.ne	402898 <printf@plt+0x1118>  // b.any
  40280c:	sub	x0, x29, #0x20
  402810:	bl	4039c4 <printf@plt+0x2244>
  402814:	str	w0, [sp, #44]
  402818:	b	40281c <printf@plt+0x109c>
  40281c:	ldr	w8, [sp, #44]
  402820:	cmp	w8, #0x3
  402824:	b.le	402898 <printf@plt+0x1118>
  402828:	sub	x0, x29, #0x20
  40282c:	mov	w1, #0x3                   	// #3
  402830:	bl	4039f4 <printf@plt+0x2274>
  402834:	str	x0, [sp, #32]
  402838:	b	40283c <printf@plt+0x10bc>
  40283c:	ldr	x8, [sp, #32]
  402840:	ldrb	w9, [x8]
  402844:	cmp	w9, #0x20
  402848:	b.eq	40287c <printf@plt+0x10fc>  // b.none
  40284c:	sub	x0, x29, #0x20
  402850:	mov	w1, #0x3                   	// #3
  402854:	bl	4039f4 <printf@plt+0x2274>
  402858:	str	x0, [sp, #24]
  40285c:	b	402860 <printf@plt+0x10e0>
  402860:	ldr	x8, [sp, #24]
  402864:	ldrb	w9, [x8]
  402868:	cmp	w9, #0xa
  40286c:	b.eq	40287c <printf@plt+0x10fc>  // b.none
  402870:	ldur	x8, [x29, #-120]
  402874:	ldr	w9, [x8]
  402878:	cbz	w9, 402898 <printf@plt+0x1118>
  40287c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402880:	add	x0, x0, #0x43
  402884:	ldur	x1, [x29, #-136]
  402888:	ldur	x2, [x29, #-136]
  40288c:	ldur	x3, [x29, #-136]
  402890:	bl	4170ac <printf@plt+0x1592c>
  402894:	b	402898 <printf@plt+0x1118>
  402898:	sub	x0, x29, #0x30
  40289c:	sub	x1, x29, #0x20
  4028a0:	bl	41a44c <_ZdlPvm@@Base+0x128c>
  4028a4:	b	4028a8 <printf@plt+0x1128>
  4028a8:	b	4026b0 <printf@plt+0xf30>
  4028ac:	sub	x0, x29, #0x30
  4028b0:	mov	w8, wzr
  4028b4:	mov	w1, w8
  4028b8:	bl	40395c <printf@plt+0x21dc>
  4028bc:	b	4028c0 <printf@plt+0x1140>
  4028c0:	bl	408130 <printf@plt+0x69b0>
  4028c4:	b	4028c8 <printf@plt+0x1148>
  4028c8:	sub	x0, x29, #0x30
  4028cc:	bl	4039dc <printf@plt+0x225c>
  4028d0:	str	x0, [sp, #16]
  4028d4:	b	4028d8 <printf@plt+0x1158>
  4028d8:	ldur	x8, [x29, #-96]
  4028dc:	ldr	x1, [x8]
  4028e0:	ldur	w2, [x29, #-84]
  4028e4:	ldr	x0, [sp, #16]
  4028e8:	bl	406010 <printf@plt+0x4890>
  4028ec:	b	4028f0 <printf@plt+0x1170>
  4028f0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028f4:	add	x8, x8, #0xa20
  4028f8:	str	wzr, [x8]
  4028fc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402900:	add	x8, x8, #0xa24
  402904:	str	wzr, [x8]
  402908:	bl	41500c <printf@plt+0x1388c>
  40290c:	b	402910 <printf@plt+0x1190>
  402910:	bl	4081d8 <printf@plt+0x6a58>
  402914:	b	402918 <printf@plt+0x1198>
  402918:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40291c:	add	x8, x8, #0xa20
  402920:	ldr	w9, [x8]
  402924:	cbz	w9, 40296c <printf@plt+0x11ec>
  402928:	ldur	x8, [x29, #-104]
  40292c:	ldr	w9, [x8]
  402930:	cmp	w9, #0x1
  402934:	b.ne	402948 <printf@plt+0x11c8>  // b.any
  402938:	mov	w0, #0xa                   	// #10
  40293c:	bl	401580 <putchar@plt>
  402940:	b	402944 <printf@plt+0x11c4>
  402944:	b	40296c <printf@plt+0x11ec>
  402948:	ldur	x8, [x29, #-112]
  40294c:	ldr	w9, [x8]
  402950:	subs	w1, w9, #0x1
  402954:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402958:	add	x0, x0, #0x4e
  40295c:	bl	401780 <printf@plt>
  402960:	b	402964 <printf@plt+0x11e4>
  402964:	bl	40817c <printf@plt+0x69fc>
  402968:	b	40296c <printf@plt+0x11ec>
  40296c:	ldur	x8, [x29, #-104]
  402970:	ldr	w9, [x8]
  402974:	cbnz	w9, 402990 <printf@plt+0x1210>
  402978:	ldur	x8, [x29, #-112]
  40297c:	ldr	w1, [x8]
  402980:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402984:	add	x0, x0, #0x4e
  402988:	bl	401780 <printf@plt>
  40298c:	b	402990 <printf@plt+0x1210>
  402990:	ldur	x8, [x29, #-128]
  402994:	ldr	x1, [x8]
  402998:	sub	x0, x29, #0x20
  40299c:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  4029a0:	b	4029a4 <printf@plt+0x1224>
  4029a4:	b	402a1c <printf@plt+0x129c>
  4029a8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4029ac:	add	x8, x8, #0xa1d
  4029b0:	ldrb	w9, [x8]
  4029b4:	cbz	w9, 402a08 <printf@plt+0x1288>
  4029b8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4029bc:	add	x8, x8, #0xa1d
  4029c0:	ldrb	w1, [x8]
  4029c4:	sub	x0, x29, #0x20
  4029c8:	bl	41aa98 <_ZdlPvm@@Base+0x18d8>
  4029cc:	str	w0, [sp, #12]
  4029d0:	b	4029d4 <printf@plt+0x1254>
  4029d4:	ldr	w8, [sp, #12]
  4029d8:	cmp	w8, #0x0
  4029dc:	cset	w9, lt  // lt = tstop
  4029e0:	tbnz	w9, #0, 402a08 <printf@plt+0x1288>
  4029e4:	ldur	x0, [x29, #-8]
  4029e8:	sub	x1, x29, #0x20
  4029ec:	sub	x2, x29, #0x30
  4029f0:	bl	402a74 <printf@plt+0x12f4>
  4029f4:	str	w0, [sp, #8]
  4029f8:	b	4029fc <printf@plt+0x127c>
  4029fc:	ldr	w8, [sp, #8]
  402a00:	cbz	w8, 402a08 <printf@plt+0x1288>
  402a04:	b	402a1c <printf@plt+0x129c>
  402a08:	ldur	x8, [x29, #-128]
  402a0c:	ldr	x1, [x8]
  402a10:	sub	x0, x29, #0x20
  402a14:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  402a18:	b	402a1c <printf@plt+0x129c>
  402a1c:	b	40243c <printf@plt+0xcbc>
  402a20:	mov	x8, xzr
  402a24:	ldur	x9, [x29, #-96]
  402a28:	str	x8, [x9]
  402a2c:	ldur	x8, [x29, #-112]
  402a30:	str	wzr, [x8]
  402a34:	sub	x0, x29, #0x50
  402a38:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402a3c:	sub	x0, x29, #0x30
  402a40:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402a44:	sub	x0, x29, #0x20
  402a48:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402a4c:	ldr	x28, [sp, #384]
  402a50:	ldp	x29, x30, [sp, #368]
  402a54:	add	sp, sp, #0x190
  402a58:	ret
  402a5c:	sub	x0, x29, #0x30
  402a60:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402a64:	sub	x0, x29, #0x20
  402a68:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  402a6c:	ldur	x0, [x29, #-56]
  402a70:	bl	401720 <_Unwind_Resume@plt>
  402a74:	sub	sp, sp, #0x100
  402a78:	stp	x29, x30, [sp, #240]
  402a7c:	add	x29, sp, #0xf0
  402a80:	mov	w8, wzr
  402a84:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a88:	add	x9, x9, #0xa1d
  402a8c:	adrp	x10, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a90:	add	x10, x10, #0xa1e
  402a94:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402a98:	add	x11, x11, #0xec4
  402a9c:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402aa0:	add	x12, x12, #0xa40
  402aa4:	adrp	x13, 41f000 <_ZdlPvm@@Base+0x5e40>
  402aa8:	add	x13, x13, #0x46b
  402aac:	stur	x0, [x29, #-16]
  402ab0:	stur	x1, [x29, #-24]
  402ab4:	stur	x2, [x29, #-32]
  402ab8:	ldur	x0, [x29, #-24]
  402abc:	mov	w3, w8
  402ac0:	mov	w1, w3
  402ac4:	str	w8, [sp, #92]
  402ac8:	str	x9, [sp, #80]
  402acc:	str	x10, [sp, #72]
  402ad0:	str	x11, [sp, #64]
  402ad4:	str	x12, [sp, #56]
  402ad8:	str	x13, [sp, #48]
  402adc:	bl	40395c <printf@plt+0x21dc>
  402ae0:	ldur	x9, [x29, #-24]
  402ae4:	mov	x0, x9
  402ae8:	ldr	w1, [sp, #92]
  402aec:	bl	4039f4 <printf@plt+0x2274>
  402af0:	stur	x0, [x29, #-40]
  402af4:	ldur	x0, [x29, #-40]
  402af8:	ldr	x9, [sp, #80]
  402afc:	ldrb	w1, [x9]
  402b00:	bl	403728 <printf@plt+0x1fa8>
  402b04:	stur	x0, [x29, #-48]
  402b08:	ldur	x9, [x29, #-48]
  402b0c:	cbnz	x9, 402b38 <printf@plt+0x13b8>
  402b10:	ldur	x0, [x29, #-24]
  402b14:	ldur	x8, [x29, #-24]
  402b18:	str	x0, [sp, #40]
  402b1c:	mov	x0, x8
  402b20:	bl	4039c4 <printf@plt+0x2244>
  402b24:	subs	w1, w0, #0x1
  402b28:	ldr	x0, [sp, #40]
  402b2c:	bl	41a9f0 <_ZdlPvm@@Base+0x1830>
  402b30:	stur	wzr, [x29, #-4]
  402b34:	b	402ec0 <printf@plt+0x1740>
  402b38:	bl	408130 <printf@plt+0x69b0>
  402b3c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b40:	add	x8, x8, #0xa24
  402b44:	mov	w9, #0x1                   	// #1
  402b48:	str	w9, [x8]
  402b4c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b50:	add	x8, x8, #0xa34
  402b54:	ldr	w9, [x8]
  402b58:	cbz	w9, 402be0 <printf@plt+0x1460>
  402b5c:	ldur	x8, [x29, #-48]
  402b60:	add	x0, x8, #0x1
  402b64:	ldr	x8, [sp, #72]
  402b68:	ldrb	w1, [x8]
  402b6c:	bl	401520 <strchr@plt>
  402b70:	cbnz	x0, 402be0 <printf@plt+0x1460>
  402b74:	ldr	x8, [sp, #72]
  402b78:	ldrb	w1, [x8]
  402b7c:	sub	x9, x29, #0x40
  402b80:	mov	x0, x9
  402b84:	str	x9, [sp, #32]
  402b88:	bl	416c9c <printf@plt+0x1551c>
  402b8c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402b90:	add	x0, x0, #0x316
  402b94:	ldr	x1, [sp, #32]
  402b98:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402b9c:	add	x8, x8, #0xe40
  402ba0:	mov	x2, x8
  402ba4:	mov	x3, x8
  402ba8:	bl	416fbc <printf@plt+0x1583c>
  402bac:	ldur	x8, [x29, #-48]
  402bb0:	add	x0, x8, #0x1
  402bb4:	mov	w1, #0xa                   	// #10
  402bb8:	bl	401520 <strchr@plt>
  402bbc:	stur	x0, [x29, #-72]
  402bc0:	ldur	x8, [x29, #-72]
  402bc4:	cbz	x8, 402bd4 <printf@plt+0x1454>
  402bc8:	ldur	x8, [x29, #-72]
  402bcc:	mov	w9, #0x0                   	// #0
  402bd0:	strb	w9, [x8]
  402bd4:	ldur	x0, [x29, #-40]
  402bd8:	bl	408204 <printf@plt+0x6a84>
  402bdc:	b	402e6c <printf@plt+0x16ec>
  402be0:	ldr	x8, [sp, #64]
  402be4:	ldr	w9, [x8]
  402be8:	stur	w9, [x29, #-76]
  402bec:	ldur	x10, [x29, #-48]
  402bf0:	mov	w9, #0x0                   	// #0
  402bf4:	strb	w9, [x10]
  402bf8:	ldur	x0, [x29, #-40]
  402bfc:	bl	408204 <printf@plt+0x6a84>
  402c00:	ldur	x8, [x29, #-48]
  402c04:	add	x8, x8, #0x1
  402c08:	stur	x8, [x29, #-40]
  402c0c:	ldur	x0, [x29, #-32]
  402c10:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  402c14:	ldur	x0, [x29, #-40]
  402c18:	ldr	x8, [sp, #72]
  402c1c:	ldrb	w1, [x8]
  402c20:	bl	401520 <strchr@plt>
  402c24:	stur	x0, [x29, #-88]
  402c28:	ldur	x8, [x29, #-88]
  402c2c:	cbz	x8, 402c58 <printf@plt+0x14d8>
  402c30:	ldur	x8, [x29, #-88]
  402c34:	mov	w9, #0x0                   	// #0
  402c38:	strb	w9, [x8]
  402c3c:	ldur	x1, [x29, #-40]
  402c40:	ldur	x0, [x29, #-32]
  402c44:	bl	41a39c <_ZdlPvm@@Base+0x11dc>
  402c48:	ldur	x8, [x29, #-88]
  402c4c:	add	x8, x8, #0x1
  402c50:	stur	x8, [x29, #-40]
  402c54:	b	402d00 <printf@plt+0x1580>
  402c58:	ldur	x1, [x29, #-40]
  402c5c:	ldur	x0, [x29, #-32]
  402c60:	bl	41a39c <_ZdlPvm@@Base+0x11dc>
  402c64:	ldur	x8, [x29, #-16]
  402c68:	ldur	x1, [x29, #-24]
  402c6c:	mov	x0, x8
  402c70:	bl	402234 <printf@plt+0xab4>
  402c74:	cbnz	w0, 402cd4 <printf@plt+0x1554>
  402c78:	ldr	x8, [sp, #80]
  402c7c:	ldrb	w1, [x8]
  402c80:	sub	x9, x29, #0x68
  402c84:	mov	x0, x9
  402c88:	str	x9, [sp, #24]
  402c8c:	bl	416c9c <printf@plt+0x1551c>
  402c90:	ldur	w1, [x29, #-76]
  402c94:	add	x8, sp, #0x78
  402c98:	mov	x0, x8
  402c9c:	str	x8, [sp, #16]
  402ca0:	bl	416c4c <printf@plt+0x154cc>
  402ca4:	ldr	x8, [sp, #72]
  402ca8:	ldrb	w1, [x8]
  402cac:	add	x9, sp, #0x68
  402cb0:	mov	x0, x9
  402cb4:	str	x9, [sp, #8]
  402cb8:	bl	416c9c <printf@plt+0x1551c>
  402cbc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402cc0:	add	x0, x0, #0x323
  402cc4:	ldr	x1, [sp, #24]
  402cc8:	ldr	x2, [sp, #16]
  402ccc:	ldr	x3, [sp, #8]
  402cd0:	bl	4170ac <printf@plt+0x1592c>
  402cd4:	ldur	x0, [x29, #-24]
  402cd8:	mov	w8, wzr
  402cdc:	mov	w1, w8
  402ce0:	bl	40395c <printf@plt+0x21dc>
  402ce4:	ldur	x9, [x29, #-24]
  402ce8:	mov	x0, x9
  402cec:	mov	w8, wzr
  402cf0:	mov	w1, w8
  402cf4:	bl	4039f4 <printf@plt+0x2274>
  402cf8:	stur	x0, [x29, #-40]
  402cfc:	b	402c14 <printf@plt+0x1494>
  402d00:	ldur	x0, [x29, #-32]
  402d04:	mov	w8, wzr
  402d08:	mov	w1, w8
  402d0c:	bl	40395c <printf@plt+0x21dc>
  402d10:	ldr	x9, [sp, #56]
  402d14:	ldr	w8, [x9]
  402d18:	cbnz	w8, 402d50 <printf@plt+0x15d0>
  402d1c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d20:	add	x8, x8, #0xa38
  402d24:	ldr	w9, [x8]
  402d28:	cbz	w9, 402d50 <printf@plt+0x15d0>
  402d2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402d30:	add	x0, x0, #0x352
  402d34:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  402d38:	add	x1, x1, #0x35b
  402d3c:	bl	401780 <printf@plt>
  402d40:	bl	418c00 <printf@plt+0x17480>
  402d44:	ldr	x8, [sp, #48]
  402d48:	mov	x0, x8
  402d4c:	bl	401780 <printf@plt>
  402d50:	ldur	x0, [x29, #-32]
  402d54:	bl	4039dc <printf@plt+0x225c>
  402d58:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402d5c:	add	x8, x8, #0xe50
  402d60:	ldr	x1, [x8]
  402d64:	ldur	w2, [x29, #-76]
  402d68:	bl	406010 <printf@plt+0x4890>
  402d6c:	bl	41500c <printf@plt+0x1388c>
  402d70:	ldr	x8, [sp, #56]
  402d74:	ldr	w9, [x8]
  402d78:	cbnz	w9, 402db0 <printf@plt+0x1630>
  402d7c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d80:	add	x8, x8, #0xa38
  402d84:	ldr	w9, [x8]
  402d88:	cbz	w9, 402db0 <printf@plt+0x1630>
  402d8c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402d90:	add	x0, x0, #0x352
  402d94:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  402d98:	add	x1, x1, #0x35b
  402d9c:	bl	401780 <printf@plt>
  402da0:	bl	418c70 <printf@plt+0x174f0>
  402da4:	ldr	x8, [sp, #48]
  402da8:	mov	x0, x8
  402dac:	bl	401780 <printf@plt>
  402db0:	ldr	x8, [sp, #56]
  402db4:	ldr	w9, [x8]
  402db8:	cmp	w9, #0x1
  402dbc:	b.ne	402dc8 <printf@plt+0x1648>  // b.any
  402dc0:	ldr	x0, [sp, #48]
  402dc4:	bl	401780 <printf@plt>
  402dc8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dcc:	add	x8, x8, #0xa3c
  402dd0:	ldr	w9, [x8]
  402dd4:	cbz	w9, 402e1c <printf@plt+0x169c>
  402dd8:	ldur	x8, [x29, #-40]
  402ddc:	ldrb	w9, [x8]
  402de0:	mov	w10, #0x0                   	// #0
  402de4:	str	w10, [sp, #4]
  402de8:	cbz	w9, 402e00 <printf@plt+0x1680>
  402dec:	ldur	x8, [x29, #-40]
  402df0:	ldrb	w9, [x8]
  402df4:	cmp	w9, #0x20
  402df8:	cset	w9, eq  // eq = none
  402dfc:	str	w9, [sp, #4]
  402e00:	ldr	w8, [sp, #4]
  402e04:	tbnz	w8, #0, 402e0c <printf@plt+0x168c>
  402e08:	b	402e1c <printf@plt+0x169c>
  402e0c:	ldur	x8, [x29, #-40]
  402e10:	add	x8, x8, #0x1
  402e14:	stur	x8, [x29, #-40]
  402e18:	b	402dd8 <printf@plt+0x1658>
  402e1c:	ldur	x0, [x29, #-40]
  402e20:	ldr	x8, [sp, #80]
  402e24:	ldrb	w1, [x8]
  402e28:	bl	403728 <printf@plt+0x1fa8>
  402e2c:	stur	x0, [x29, #-48]
  402e30:	ldur	x8, [x29, #-48]
  402e34:	cbnz	x8, 402e68 <printf@plt+0x16e8>
  402e38:	ldur	x0, [x29, #-40]
  402e3c:	mov	w1, #0xa                   	// #10
  402e40:	bl	401520 <strchr@plt>
  402e44:	str	x0, [sp, #96]
  402e48:	ldr	x8, [sp, #96]
  402e4c:	cbz	x8, 402e5c <printf@plt+0x16dc>
  402e50:	ldr	x8, [sp, #96]
  402e54:	mov	w9, #0x0                   	// #0
  402e58:	strb	w9, [x8]
  402e5c:	ldur	x0, [x29, #-40]
  402e60:	bl	408204 <printf@plt+0x6a84>
  402e64:	b	402e6c <printf@plt+0x16ec>
  402e68:	b	402b4c <printf@plt+0x13cc>
  402e6c:	bl	4081d8 <printf@plt+0x6a58>
  402e70:	ldr	x8, [sp, #56]
  402e74:	ldr	w9, [x8]
  402e78:	cbnz	w9, 402e90 <printf@plt+0x1710>
  402e7c:	ldr	x8, [sp, #64]
  402e80:	ldr	w1, [x8]
  402e84:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402e88:	add	x0, x0, #0x4e
  402e8c:	bl	401780 <printf@plt>
  402e90:	bl	40817c <printf@plt+0x69fc>
  402e94:	ldr	x8, [sp, #56]
  402e98:	ldr	w9, [x8]
  402e9c:	cbnz	w9, 402eb8 <printf@plt+0x1738>
  402ea0:	ldr	x8, [sp, #64]
  402ea4:	ldr	w9, [x8]
  402ea8:	add	w1, w9, #0x1
  402eac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  402eb0:	add	x0, x0, #0x4e
  402eb4:	bl	401780 <printf@plt>
  402eb8:	mov	w8, #0x1                   	// #1
  402ebc:	stur	w8, [x29, #-4]
  402ec0:	ldur	w0, [x29, #-4]
  402ec4:	ldp	x29, x30, [sp, #240]
  402ec8:	add	sp, sp, #0x100
  402ecc:	ret
  402ed0:	sub	sp, sp, #0x20
  402ed4:	stp	x29, x30, [sp, #16]
  402ed8:	add	x29, sp, #0x10
  402edc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402ee0:	add	x8, x8, #0xef8
  402ee4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  402ee8:	add	x1, x1, #0x56
  402eec:	str	x0, [sp, #8]
  402ef0:	ldr	x0, [sp, #8]
  402ef4:	ldr	x2, [x8]
  402ef8:	bl	401490 <fprintf@plt>
  402efc:	ldp	x29, x30, [sp, #16]
  402f00:	add	sp, sp, #0x20
  402f04:	ret
  402f08:	sub	sp, sp, #0x160
  402f0c:	stp	x29, x30, [sp, #320]
  402f10:	str	x28, [sp, #336]
  402f14:	add	x29, sp, #0x140
  402f18:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402f1c:	add	x8, x8, #0xef8
  402f20:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f24:	add	x9, x9, #0xa10
  402f28:	adrp	x10, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f2c:	add	x10, x10, #0xa44
  402f30:	mov	w11, #0x1                   	// #1
  402f34:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f38:	add	x12, x12, #0x8d0
  402f3c:	adrp	x13, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f40:	add	x13, x13, #0xa40
  402f44:	adrp	x14, 41b000 <_ZdlPvm@@Base+0x1e40>
  402f48:	add	x14, x14, #0xfde
  402f4c:	adrp	x15, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402f50:	add	x15, x15, #0xe40
  402f54:	adrp	x16, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f58:	add	x16, x16, #0xa08
  402f5c:	adrp	x17, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  402f60:	add	x17, x17, #0xf10
  402f64:	stur	wzr, [x29, #-4]
  402f68:	stur	w0, [x29, #-8]
  402f6c:	stur	x1, [x29, #-16]
  402f70:	ldur	x18, [x29, #-16]
  402f74:	ldr	x18, [x18]
  402f78:	str	x18, [x8]
  402f7c:	ldr	x0, [x9]
  402f80:	mov	x1, x10
  402f84:	str	x8, [sp, #128]
  402f88:	str	w11, [sp, #124]
  402f8c:	str	x12, [sp, #112]
  402f90:	str	x13, [sp, #104]
  402f94:	str	x14, [sp, #96]
  402f98:	str	x15, [sp, #88]
  402f9c:	str	x16, [sp, #80]
  402fa0:	str	x17, [sp, #72]
  402fa4:	bl	401760 <setbuf@plt>
  402fa8:	ldr	w11, [sp, #124]
  402fac:	stur	w11, [x29, #-24]
  402fb0:	ldur	w0, [x29, #-8]
  402fb4:	ldur	x1, [x29, #-16]
  402fb8:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  402fbc:	add	x2, x2, #0xa7
  402fc0:	adrp	x3, 41b000 <_ZdlPvm@@Base+0x1e40>
  402fc4:	add	x3, x3, #0x360
  402fc8:	mov	x8, xzr
  402fcc:	mov	x4, x8
  402fd0:	bl	418aac <printf@plt+0x1732c>
  402fd4:	stur	w0, [x29, #-20]
  402fd8:	mov	w9, #0xffffffff            	// #-1
  402fdc:	cmp	w0, w9
  402fe0:	b.eq	4034a4 <printf@plt+0x1d24>  // b.none
  402fe4:	ldur	w8, [x29, #-20]
  402fe8:	cmp	w8, #0x3f
  402fec:	str	w8, [sp, #68]
  402ff0:	b.eq	403470 <printf@plt+0x1cf0>  // b.none
  402ff4:	b	402ff8 <printf@plt+0x1878>
  402ff8:	ldr	w8, [sp, #68]
  402ffc:	cmp	w8, #0x43
  403000:	b.eq	4030d8 <printf@plt+0x1958>  // b.none
  403004:	b	403008 <printf@plt+0x1888>
  403008:	ldr	w8, [sp, #68]
  40300c:	cmp	w8, #0x44
  403010:	b.eq	403418 <printf@plt+0x1c98>  // b.none
  403014:	b	403018 <printf@plt+0x1898>
  403018:	ldr	w8, [sp, #68]
  40301c:	cmp	w8, #0x4d
  403020:	b.eq	4030f4 <printf@plt+0x1974>  // b.none
  403024:	b	403028 <printf@plt+0x18a8>
  403028:	ldr	w8, [sp, #68]
  40302c:	cmp	w8, #0x4e
  403030:	b.eq	403444 <printf@plt+0x1cc4>  // b.none
  403034:	b	403038 <printf@plt+0x18b8>
  403038:	ldr	w8, [sp, #68]
  40303c:	cmp	w8, #0x52
  403040:	b.eq	4030ec <printf@plt+0x196c>  // b.none
  403044:	b	403048 <printf@plt+0x18c8>
  403048:	ldr	w8, [sp, #68]
  40304c:	cmp	w8, #0x54
  403050:	b.eq	403244 <printf@plt+0x1ac4>  // b.none
  403054:	b	403058 <printf@plt+0x18d8>
  403058:	ldr	w8, [sp, #68]
  40305c:	cmp	w8, #0x64
  403060:	b.eq	403130 <printf@plt+0x19b0>  // b.none
  403064:	b	403068 <printf@plt+0x18e8>
  403068:	ldr	w8, [sp, #68]
  40306c:	cmp	w8, #0x66
  403070:	b.eq	403234 <printf@plt+0x1ab4>  // b.none
  403074:	b	403078 <printf@plt+0x18f8>
  403078:	ldr	w8, [sp, #68]
  40307c:	cmp	w8, #0x6d
  403080:	b.eq	4033a4 <printf@plt+0x1c24>  // b.none
  403084:	b	403088 <printf@plt+0x1908>
  403088:	ldr	w8, [sp, #68]
  40308c:	cmp	w8, #0x70
  403090:	b.eq	403344 <printf@plt+0x1bc4>  // b.none
  403094:	b	403098 <printf@plt+0x1918>
  403098:	ldr	w8, [sp, #68]
  40309c:	cmp	w8, #0x72
  4030a0:	b.eq	403404 <printf@plt+0x1c84>  // b.none
  4030a4:	b	4030a8 <printf@plt+0x1928>
  4030a8:	ldr	w8, [sp, #68]
  4030ac:	cmp	w8, #0x73
  4030b0:	b.eq	403300 <printf@plt+0x1b80>  // b.none
  4030b4:	b	4030b8 <printf@plt+0x1938>
  4030b8:	ldr	w8, [sp, #68]
  4030bc:	cmp	w8, #0x76
  4030c0:	b.eq	40310c <printf@plt+0x198c>  // b.none
  4030c4:	b	4030c8 <printf@plt+0x1948>
  4030c8:	ldr	w8, [sp, #68]
  4030cc:	cmp	w8, #0x100
  4030d0:	b.eq	403458 <printf@plt+0x1cd8>  // b.none
  4030d4:	b	403488 <printf@plt+0x1d08>
  4030d8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4030dc:	add	x8, x8, #0xa30
  4030e0:	mov	w9, #0x1                   	// #1
  4030e4:	str	w9, [x8]
  4030e8:	b	4034a0 <printf@plt+0x1d20>
  4030ec:	stur	wzr, [x29, #-24]
  4030f0:	b	4034a0 <printf@plt+0x1d20>
  4030f4:	ldr	x8, [sp, #72]
  4030f8:	ldr	x1, [x8]
  4030fc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  403100:	add	x0, x0, #0xee8
  403104:	bl	419590 <_ZdlPvm@@Base+0x3d0>
  403108:	b	4034a0 <printf@plt+0x1d20>
  40310c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403110:	add	x8, x8, #0x9f8
  403114:	ldr	x1, [x8]
  403118:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  40311c:	add	x0, x0, #0xbc
  403120:	bl	401780 <printf@plt>
  403124:	mov	w9, wzr
  403128:	mov	w0, w9
  40312c:	bl	401710 <exit@plt>
  403130:	ldr	x8, [sp, #72]
  403134:	ldr	x9, [x8]
  403138:	ldrb	w10, [x9]
  40313c:	cbz	w10, 403150 <printf@plt+0x19d0>
  403140:	ldr	x8, [sp, #72]
  403144:	ldr	x9, [x8]
  403148:	ldrb	w10, [x9, #1]
  40314c:	cbnz	w10, 40316c <printf@plt+0x19ec>
  403150:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  403154:	add	x0, x0, #0xd8
  403158:	ldr	x1, [sp, #88]
  40315c:	ldr	x2, [sp, #88]
  403160:	ldr	x3, [sp, #88]
  403164:	bl	416fbc <printf@plt+0x1583c>
  403168:	b	403230 <printf@plt+0x1ab0>
  40316c:	ldr	x8, [sp, #72]
  403170:	ldr	x9, [x8]
  403174:	ldrb	w0, [x9]
  403178:	bl	40390c <printf@plt+0x218c>
  40317c:	cbz	w0, 4031b8 <printf@plt+0x1a38>
  403180:	ldr	x8, [sp, #72]
  403184:	ldr	x9, [x8]
  403188:	ldrb	w1, [x9]
  40318c:	sub	x9, x29, #0x28
  403190:	mov	x0, x9
  403194:	str	x9, [sp, #56]
  403198:	bl	416c9c <printf@plt+0x1551c>
  40319c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4031a0:	add	x0, x0, #0xfb
  4031a4:	ldr	x1, [sp, #56]
  4031a8:	ldr	x2, [sp, #88]
  4031ac:	ldr	x3, [sp, #88]
  4031b0:	bl	416fbc <printf@plt+0x1583c>
  4031b4:	b	403230 <printf@plt+0x1ab0>
  4031b8:	ldr	x8, [sp, #72]
  4031bc:	ldr	x9, [x8]
  4031c0:	ldrb	w0, [x9, #1]
  4031c4:	bl	40390c <printf@plt+0x218c>
  4031c8:	cbz	w0, 403204 <printf@plt+0x1a84>
  4031cc:	ldr	x8, [sp, #72]
  4031d0:	ldr	x9, [x8]
  4031d4:	ldrb	w1, [x9, #1]
  4031d8:	sub	x9, x29, #0x38
  4031dc:	mov	x0, x9
  4031e0:	str	x9, [sp, #48]
  4031e4:	bl	416c9c <printf@plt+0x1551c>
  4031e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4031ec:	add	x0, x0, #0xfb
  4031f0:	ldr	x1, [sp, #48]
  4031f4:	ldr	x2, [sp, #88]
  4031f8:	ldr	x3, [sp, #88]
  4031fc:	bl	416fbc <printf@plt+0x1583c>
  403200:	b	403230 <printf@plt+0x1ab0>
  403204:	ldr	x8, [sp, #72]
  403208:	ldr	x9, [x8]
  40320c:	ldrb	w10, [x9]
  403210:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403214:	add	x9, x9, #0xa1d
  403218:	strb	w10, [x9]
  40321c:	ldr	x9, [x8]
  403220:	ldrb	w10, [x9, #1]
  403224:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403228:	add	x9, x9, #0xa1e
  40322c:	strb	w10, [x9]
  403230:	b	4034a0 <printf@plt+0x1d20>
  403234:	ldr	x8, [sp, #72]
  403238:	ldr	x0, [x8]
  40323c:	bl	40804c <printf@plt+0x68cc>
  403240:	b	4034a0 <printf@plt+0x1d20>
  403244:	ldr	x8, [sp, #72]
  403248:	ldr	x9, [x8]
  40324c:	ldr	x10, [sp, #112]
  403250:	str	x9, [x10]
  403254:	ldr	x0, [x10]
  403258:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  40325c:	add	x1, x1, #0x10e
  403260:	bl	401680 <strcmp@plt>
  403264:	cbnz	w0, 40328c <printf@plt+0x1b0c>
  403268:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40326c:	add	x8, x8, #0x34
  403270:	ldr	x9, [sp, #112]
  403274:	str	x8, [x9]
  403278:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40327c:	add	x8, x8, #0xa38
  403280:	mov	w10, #0x1                   	// #1
  403284:	str	w10, [x8]
  403288:	b	4032fc <printf@plt+0x1b7c>
  40328c:	ldr	x8, [sp, #112]
  403290:	ldr	x0, [x8]
  403294:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  403298:	add	x1, x1, #0x116
  40329c:	bl	401680 <strcmp@plt>
  4032a0:	cbnz	w0, 4032b8 <printf@plt+0x1b38>
  4032a4:	mov	w8, #0x1                   	// #1
  4032a8:	ldr	x9, [sp, #104]
  4032ac:	str	w8, [x9]
  4032b0:	stur	wzr, [x29, #-24]
  4032b4:	b	4032fc <printf@plt+0x1b7c>
  4032b8:	ldr	x8, [sp, #112]
  4032bc:	ldr	x0, [x8]
  4032c0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  4032c4:	add	x1, x1, #0x11d
  4032c8:	bl	401680 <strcmp@plt>
  4032cc:	cbnz	w0, 4032fc <printf@plt+0x1b7c>
  4032d0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4032d4:	add	x8, x8, #0x116
  4032d8:	ldr	x9, [sp, #112]
  4032dc:	str	x8, [x9]
  4032e0:	mov	w10, #0x1                   	// #1
  4032e4:	ldr	x8, [sp, #104]
  4032e8:	str	w10, [x8]
  4032ec:	stur	wzr, [x29, #-24]
  4032f0:	adrp	x11, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4032f4:	add	x11, x11, #0xa3c
  4032f8:	str	w10, [x11]
  4032fc:	b	4034a0 <printf@plt+0x1d20>
  403300:	ldr	x8, [sp, #72]
  403304:	ldr	x0, [x8]
  403308:	bl	407de8 <printf@plt+0x6668>
  40330c:	cbnz	w0, 403340 <printf@plt+0x1bc0>
  403310:	ldr	x8, [sp, #72]
  403314:	ldr	x1, [x8]
  403318:	sub	x9, x29, #0x48
  40331c:	mov	x0, x9
  403320:	str	x9, [sp, #40]
  403324:	bl	416be4 <printf@plt+0x15464>
  403328:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  40332c:	add	x0, x0, #0x12a
  403330:	ldr	x1, [sp, #40]
  403334:	ldr	x2, [sp, #88]
  403338:	ldr	x3, [sp, #88]
  40333c:	bl	416fbc <printf@plt+0x1583c>
  403340:	b	4034a0 <printf@plt+0x1d20>
  403344:	ldr	x8, [sp, #72]
  403348:	ldr	x0, [x8]
  40334c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  403350:	add	x1, x1, #0x13c
  403354:	sub	x2, x29, #0x4c
  403358:	bl	401610 <__isoc99_sscanf@plt>
  40335c:	cmp	w0, #0x1
  403360:	b.ne	403370 <printf@plt+0x1bf0>  // b.any
  403364:	ldur	w0, [x29, #-76]
  403368:	bl	407f60 <printf@plt+0x67e0>
  40336c:	b	4033a0 <printf@plt+0x1c20>
  403370:	ldr	x8, [sp, #72]
  403374:	ldr	x1, [x8]
  403378:	sub	x9, x29, #0x60
  40337c:	mov	x0, x9
  403380:	str	x9, [sp, #32]
  403384:	bl	416be4 <printf@plt+0x15464>
  403388:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  40338c:	add	x0, x0, #0x13f
  403390:	ldr	x1, [sp, #32]
  403394:	ldr	x2, [sp, #88]
  403398:	ldr	x3, [sp, #88]
  40339c:	bl	416fbc <printf@plt+0x1583c>
  4033a0:	b	4034a0 <printf@plt+0x1d20>
  4033a4:	ldr	x8, [sp, #72]
  4033a8:	ldr	x0, [x8]
  4033ac:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  4033b0:	add	x1, x1, #0x13c
  4033b4:	sub	x2, x29, #0x64
  4033b8:	bl	401610 <__isoc99_sscanf@plt>
  4033bc:	cmp	w0, #0x1
  4033c0:	b.ne	4033d0 <printf@plt+0x1c50>  // b.any
  4033c4:	ldur	w0, [x29, #-100]
  4033c8:	bl	4082bc <printf@plt+0x6b3c>
  4033cc:	b	403400 <printf@plt+0x1c80>
  4033d0:	ldr	x8, [sp, #72]
  4033d4:	ldr	x1, [x8]
  4033d8:	sub	x9, x29, #0x78
  4033dc:	mov	x0, x9
  4033e0:	str	x9, [sp, #24]
  4033e4:	bl	416be4 <printf@plt+0x15464>
  4033e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4033ec:	add	x0, x0, #0x13f
  4033f0:	ldr	x1, [sp, #24]
  4033f4:	ldr	x2, [sp, #88]
  4033f8:	ldr	x3, [sp, #88]
  4033fc:	bl	416fbc <printf@plt+0x1583c>
  403400:	b	4034a0 <printf@plt+0x1d20>
  403404:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403408:	add	x8, x8, #0xa2c
  40340c:	mov	w9, #0x1                   	// #1
  403410:	str	w9, [x8]
  403414:	b	4034a0 <printf@plt+0x1d20>
  403418:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  40341c:	add	x0, x0, #0x14d
  403420:	ldr	x1, [sp, #88]
  403424:	ldr	x2, [sp, #88]
  403428:	ldr	x3, [sp, #88]
  40342c:	bl	417068 <printf@plt+0x158e8>
  403430:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403434:	add	x8, x8, #0xa28
  403438:	mov	w9, #0x1                   	// #1
  40343c:	str	w9, [x8]
  403440:	b	4034a0 <printf@plt+0x1d20>
  403444:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403448:	add	x8, x8, #0xa34
  40344c:	mov	w9, #0x1                   	// #1
  403450:	str	w9, [x8]
  403454:	b	4034a0 <printf@plt+0x1d20>
  403458:	ldr	x8, [sp, #80]
  40345c:	ldr	x0, [x8]
  403460:	bl	402ed0 <printf@plt+0x1750>
  403464:	mov	w9, wzr
  403468:	mov	w0, w9
  40346c:	bl	401710 <exit@plt>
  403470:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403474:	add	x8, x8, #0xa10
  403478:	ldr	x0, [x8]
  40347c:	bl	402ed0 <printf@plt+0x1750>
  403480:	mov	w0, #0x1                   	// #1
  403484:	bl	401710 <exit@plt>
  403488:	mov	w8, wzr
  40348c:	mov	w0, w8
  403490:	mov	w1, #0x178                 	// #376
  403494:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  403498:	add	x2, x2, #0x183
  40349c:	bl	403a74 <printf@plt+0x22f4>
  4034a0:	b	402fb0 <printf@plt+0x1830>
  4034a4:	ldr	x8, [sp, #112]
  4034a8:	ldr	x0, [x8]
  4034ac:	bl	4044c4 <printf@plt+0x2d44>
  4034b0:	bl	40c96c <printf@plt+0xb1ec>
  4034b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4034b8:	add	x0, x0, #0x19c
  4034bc:	bl	401780 <printf@plt>
  4034c0:	ldr	x8, [sp, #104]
  4034c4:	ldr	w9, [x8]
  4034c8:	cbnz	w9, 403520 <printf@plt+0x1da0>
  4034cc:	ldr	x8, [sp, #112]
  4034d0:	ldr	x1, [x8]
  4034d4:	ldr	x9, [sp, #128]
  4034d8:	ldr	x2, [x9]
  4034dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4034e0:	add	x0, x0, #0x1bd
  4034e4:	bl	401780 <printf@plt>
  4034e8:	ldr	x8, [sp, #112]
  4034ec:	ldr	x1, [x8]
  4034f0:	ldr	x9, [sp, #128]
  4034f4:	ldr	x2, [x9]
  4034f8:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x1e40>
  4034fc:	add	x10, x10, #0x21a
  403500:	mov	x0, x10
  403504:	bl	401780 <printf@plt>
  403508:	ldr	x8, [sp, #112]
  40350c:	ldr	x1, [x8]
  403510:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x1e40>
  403514:	add	x9, x9, #0x270
  403518:	mov	x0, x9
  40351c:	bl	401780 <printf@plt>
  403520:	ldur	w8, [x29, #-24]
  403524:	cbz	w8, 40356c <printf@plt+0x1dec>
  403528:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40352c:	add	x0, x0, #0xee8
  403530:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  403534:	add	x1, x1, #0x2d3
  403538:	sub	x2, x29, #0x80
  40353c:	bl	419730 <_ZdlPvm@@Base+0x570>
  403540:	stur	x0, [x29, #-136]
  403544:	ldur	x8, [x29, #-136]
  403548:	cbz	x8, 40356c <printf@plt+0x1dec>
  40354c:	ldur	x0, [x29, #-136]
  403550:	ldur	x1, [x29, #-128]
  403554:	bl	402314 <printf@plt+0xb94>
  403558:	ldur	x0, [x29, #-136]
  40355c:	bl	4014d0 <fclose@plt>
  403560:	ldur	x8, [x29, #-128]
  403564:	mov	x0, x8
  403568:	bl	401510 <free@plt>
  40356c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403570:	add	x8, x8, #0x8d8
  403574:	ldr	w9, [x8]
  403578:	ldur	w10, [x29, #-8]
  40357c:	cmp	w9, w10
  403580:	b.lt	40359c <printf@plt+0x1e1c>  // b.tstop
  403584:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403588:	add	x8, x8, #0xa00
  40358c:	ldr	x0, [x8]
  403590:	ldr	x1, [sp, #96]
  403594:	bl	402314 <printf@plt+0xb94>
  403598:	b	4036d0 <printf@plt+0x1f50>
  40359c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4035a0:	add	x8, x8, #0x8d8
  4035a4:	ldr	w9, [x8]
  4035a8:	stur	w9, [x29, #-140]
  4035ac:	ldur	w8, [x29, #-140]
  4035b0:	ldur	w9, [x29, #-8]
  4035b4:	cmp	w8, w9
  4035b8:	b.ge	4036d0 <printf@plt+0x1f50>  // b.tcont
  4035bc:	ldur	x8, [x29, #-16]
  4035c0:	ldursw	x9, [x29, #-140]
  4035c4:	mov	x10, #0x8                   	// #8
  4035c8:	mul	x9, x10, x9
  4035cc:	add	x8, x8, x9
  4035d0:	ldr	x0, [x8]
  4035d4:	ldr	x1, [sp, #96]
  4035d8:	bl	401680 <strcmp@plt>
  4035dc:	cbnz	w0, 4035f8 <printf@plt+0x1e78>
  4035e0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4035e4:	add	x8, x8, #0xa00
  4035e8:	ldr	x0, [x8]
  4035ec:	ldr	x1, [sp, #96]
  4035f0:	bl	402314 <printf@plt+0xb94>
  4035f4:	b	4036c0 <printf@plt+0x1f40>
  4035f8:	bl	401660 <__errno_location@plt>
  4035fc:	str	wzr, [x0]
  403600:	ldur	x8, [x29, #-16]
  403604:	ldursw	x9, [x29, #-140]
  403608:	mov	x10, #0x8                   	// #8
  40360c:	mul	x9, x10, x9
  403610:	add	x8, x8, x9
  403614:	ldr	x0, [x8]
  403618:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  40361c:	add	x1, x1, #0xc70
  403620:	bl	401670 <fopen@plt>
  403624:	stur	x0, [x29, #-152]
  403628:	ldur	x8, [x29, #-152]
  40362c:	cbnz	x8, 403698 <printf@plt+0x1f18>
  403630:	ldur	x8, [x29, #-16]
  403634:	ldursw	x9, [x29, #-140]
  403638:	mov	x10, #0x8                   	// #8
  40363c:	mul	x9, x10, x9
  403640:	add	x8, x8, x9
  403644:	ldr	x1, [x8]
  403648:	add	x8, sp, #0x98
  40364c:	mov	x0, x8
  403650:	str	x8, [sp, #16]
  403654:	bl	416be4 <printf@plt+0x15464>
  403658:	bl	401660 <__errno_location@plt>
  40365c:	ldr	w0, [x0]
  403660:	bl	401540 <strerror@plt>
  403664:	add	x8, sp, #0x88
  403668:	str	x0, [sp, #8]
  40366c:	mov	x0, x8
  403670:	ldr	x1, [sp, #8]
  403674:	str	x8, [sp]
  403678:	bl	416be4 <printf@plt+0x15464>
  40367c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  403680:	add	x0, x0, #0x2d9
  403684:	ldr	x1, [sp, #16]
  403688:	ldr	x2, [sp]
  40368c:	ldr	x3, [sp, #88]
  403690:	bl	4170ac <printf@plt+0x1592c>
  403694:	b	4036c0 <printf@plt+0x1f40>
  403698:	ldur	x0, [x29, #-152]
  40369c:	ldur	x8, [x29, #-16]
  4036a0:	ldursw	x9, [x29, #-140]
  4036a4:	mov	x10, #0x8                   	// #8
  4036a8:	mul	x9, x10, x9
  4036ac:	add	x8, x8, x9
  4036b0:	ldr	x1, [x8]
  4036b4:	bl	402314 <printf@plt+0xb94>
  4036b8:	ldur	x0, [x29, #-152]
  4036bc:	bl	4014d0 <fclose@plt>
  4036c0:	ldur	w8, [x29, #-140]
  4036c4:	add	w8, w8, #0x1
  4036c8:	stur	w8, [x29, #-140]
  4036cc:	b	4035ac <printf@plt+0x1e2c>
  4036d0:	ldr	x8, [sp, #80]
  4036d4:	ldr	x0, [x8]
  4036d8:	bl	401730 <ferror@plt>
  4036dc:	cbnz	w0, 4036f8 <printf@plt+0x1f78>
  4036e0:	ldr	x8, [sp, #80]
  4036e4:	ldr	x0, [x8]
  4036e8:	bl	401630 <fflush@plt>
  4036ec:	cmp	w0, #0x0
  4036f0:	cset	w9, ge  // ge = tcont
  4036f4:	tbnz	w9, #0, 403710 <printf@plt+0x1f90>
  4036f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4036fc:	add	x0, x0, #0x2ed
  403700:	ldr	x1, [sp, #88]
  403704:	ldr	x2, [sp, #88]
  403708:	ldr	x3, [sp, #88]
  40370c:	bl	4170ac <printf@plt+0x1592c>
  403710:	mov	w8, wzr
  403714:	mov	w0, w8
  403718:	ldr	x28, [sp, #336]
  40371c:	ldp	x29, x30, [sp, #320]
  403720:	add	sp, sp, #0x160
  403724:	ret
  403728:	sub	sp, sp, #0x20
  40372c:	str	x0, [sp, #16]
  403730:	str	w1, [sp, #12]
  403734:	ldr	x8, [sp, #16]
  403738:	ldrb	w9, [x8]
  40373c:	cbz	w9, 4038f8 <printf@plt+0x2178>
  403740:	ldr	x8, [sp, #16]
  403744:	ldrb	w9, [x8]
  403748:	ldr	w10, [sp, #12]
  40374c:	cmp	w9, w10
  403750:	b.ne	403760 <printf@plt+0x1fe0>  // b.any
  403754:	ldr	x8, [sp, #16]
  403758:	str	x8, [sp, #24]
  40375c:	b	403900 <printf@plt+0x2180>
  403760:	ldr	x8, [sp, #16]
  403764:	add	x9, x8, #0x1
  403768:	str	x9, [sp, #16]
  40376c:	ldrb	w10, [x8]
  403770:	cmp	w10, #0x5c
  403774:	b.ne	4038f4 <printf@plt+0x2174>  // b.any
  403778:	ldr	x8, [sp, #16]
  40377c:	ldrb	w9, [x8]
  403780:	str	w9, [sp, #8]
  403784:	cbz	w9, 4038e4 <printf@plt+0x2164>
  403788:	b	40378c <printf@plt+0x200c>
  40378c:	ldr	w8, [sp, #8]
  403790:	cmp	w8, #0x2a
  403794:	b.eq	4037e8 <printf@plt+0x2068>  // b.none
  403798:	b	40379c <printf@plt+0x201c>
  40379c:	ldr	w8, [sp, #8]
  4037a0:	cmp	w8, #0x5c
  4037a4:	b.eq	4038e4 <printf@plt+0x2164>  // b.none
  4037a8:	b	4037ac <printf@plt+0x202c>
  4037ac:	ldr	w8, [sp, #8]
  4037b0:	subs	w9, w8, #0x66
  4037b4:	cmp	w9, #0x1
  4037b8:	b.ls	4037e8 <printf@plt+0x2068>  // b.plast
  4037bc:	b	4037c0 <printf@plt+0x2040>
  4037c0:	ldr	w8, [sp, #8]
  4037c4:	cmp	w8, #0x6b
  4037c8:	b.eq	4037e8 <printf@plt+0x2068>  // b.none
  4037cc:	b	4037d0 <printf@plt+0x2050>
  4037d0:	ldr	w8, [sp, #8]
  4037d4:	cmp	w8, #0x6e
  4037d8:	cset	w9, eq  // eq = none
  4037dc:	eor	w9, w9, #0x1
  4037e0:	tbnz	w9, #0, 4038e8 <printf@plt+0x2168>
  4037e4:	b	4037e8 <printf@plt+0x2068>
  4037e8:	ldr	x8, [sp, #16]
  4037ec:	add	x9, x8, #0x1
  4037f0:	str	x9, [sp, #16]
  4037f4:	ldrb	w10, [x8, #1]
  4037f8:	str	w10, [sp, #4]
  4037fc:	cbz	w10, 40383c <printf@plt+0x20bc>
  403800:	b	403804 <printf@plt+0x2084>
  403804:	ldr	w8, [sp, #4]
  403808:	cmp	w8, #0x28
  40380c:	b.eq	403840 <printf@plt+0x20c0>  // b.none
  403810:	b	403814 <printf@plt+0x2094>
  403814:	ldr	w8, [sp, #4]
  403818:	cmp	w8, #0x5b
  40381c:	b.eq	403898 <printf@plt+0x2118>  // b.none
  403820:	b	403824 <printf@plt+0x20a4>
  403824:	ldr	w8, [sp, #4]
  403828:	cmp	w8, #0x5c
  40382c:	cset	w9, eq  // eq = none
  403830:	eor	w9, w9, #0x1
  403834:	tbnz	w9, #0, 4038d4 <printf@plt+0x2154>
  403838:	b	40383c <printf@plt+0x20bc>
  40383c:	b	4038e0 <printf@plt+0x2160>
  403840:	ldr	x8, [sp, #16]
  403844:	add	x9, x8, #0x1
  403848:	str	x9, [sp, #16]
  40384c:	ldrb	w10, [x8, #1]
  403850:	cmp	w10, #0x5c
  403854:	b.eq	403894 <printf@plt+0x2114>  // b.none
  403858:	ldr	x8, [sp, #16]
  40385c:	ldrb	w9, [x8]
  403860:	cbz	w9, 403894 <printf@plt+0x2114>
  403864:	ldr	x8, [sp, #16]
  403868:	add	x9, x8, #0x1
  40386c:	str	x9, [sp, #16]
  403870:	ldrb	w10, [x8, #1]
  403874:	cmp	w10, #0x5c
  403878:	b.eq	403894 <printf@plt+0x2114>  // b.none
  40387c:	ldr	x8, [sp, #16]
  403880:	ldrb	w9, [x8]
  403884:	cbz	w9, 403894 <printf@plt+0x2114>
  403888:	ldr	x8, [sp, #16]
  40388c:	add	x8, x8, #0x1
  403890:	str	x8, [sp, #16]
  403894:	b	4038e0 <printf@plt+0x2160>
  403898:	ldr	x8, [sp, #16]
  40389c:	add	x9, x8, #0x1
  4038a0:	str	x9, [sp, #16]
  4038a4:	ldrb	w10, [x8, #1]
  4038a8:	cbz	w10, 4038d0 <printf@plt+0x2150>
  4038ac:	ldr	x8, [sp, #16]
  4038b0:	ldrb	w9, [x8]
  4038b4:	cmp	w9, #0x5d
  4038b8:	b.ne	4038cc <printf@plt+0x214c>  // b.any
  4038bc:	ldr	x8, [sp, #16]
  4038c0:	add	x8, x8, #0x1
  4038c4:	str	x8, [sp, #16]
  4038c8:	b	4038d0 <printf@plt+0x2150>
  4038cc:	b	403898 <printf@plt+0x2118>
  4038d0:	b	4038e0 <printf@plt+0x2160>
  4038d4:	ldr	x8, [sp, #16]
  4038d8:	add	x8, x8, #0x1
  4038dc:	str	x8, [sp, #16]
  4038e0:	b	4038f4 <printf@plt+0x2174>
  4038e4:	b	4038f4 <printf@plt+0x2174>
  4038e8:	ldr	x8, [sp, #16]
  4038ec:	add	x8, x8, #0x1
  4038f0:	str	x8, [sp, #16]
  4038f4:	b	403734 <printf@plt+0x1fb4>
  4038f8:	mov	x8, xzr
  4038fc:	str	x8, [sp, #24]
  403900:	ldr	x0, [sp, #24]
  403904:	add	sp, sp, #0x20
  403908:	ret
  40390c:	sub	sp, sp, #0x10
  403910:	str	w0, [sp, #12]
  403914:	ldr	w8, [sp, #12]
  403918:	cmp	w8, #0x0
  40391c:	cset	w8, lt  // lt = tstop
  403920:	mov	w9, #0x0                   	// #0
  403924:	str	w9, [sp, #8]
  403928:	tbnz	w8, #0, 40394c <printf@plt+0x21cc>
  40392c:	ldrsw	x8, [sp, #12]
  403930:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403934:	add	x9, x9, #0x8e4
  403938:	add	x8, x9, x8
  40393c:	ldrb	w10, [x8]
  403940:	cmp	w10, #0x0
  403944:	cset	w10, ne  // ne = any
  403948:	str	w10, [sp, #8]
  40394c:	ldr	w8, [sp, #8]
  403950:	and	w0, w8, #0x1
  403954:	add	sp, sp, #0x10
  403958:	ret
  40395c:	sub	sp, sp, #0x30
  403960:	stp	x29, x30, [sp, #32]
  403964:	add	x29, sp, #0x20
  403968:	stur	x0, [x29, #-8]
  40396c:	sturb	w1, [x29, #-9]
  403970:	ldur	x8, [x29, #-8]
  403974:	ldr	w9, [x8, #8]
  403978:	ldr	w10, [x8, #12]
  40397c:	cmp	w9, w10
  403980:	str	x8, [sp, #8]
  403984:	b.lt	403990 <printf@plt+0x2210>  // b.tstop
  403988:	ldr	x0, [sp, #8]
  40398c:	bl	41a264 <_ZdlPvm@@Base+0x10a4>
  403990:	ldurb	w8, [x29, #-9]
  403994:	ldr	x9, [sp, #8]
  403998:	ldr	x10, [x9]
  40399c:	ldrsw	x11, [x9, #8]
  4039a0:	mov	w12, w11
  4039a4:	add	w12, w12, #0x1
  4039a8:	str	w12, [x9, #8]
  4039ac:	add	x10, x10, x11
  4039b0:	strb	w8, [x10]
  4039b4:	mov	x0, x9
  4039b8:	ldp	x29, x30, [sp, #32]
  4039bc:	add	sp, sp, #0x30
  4039c0:	ret
  4039c4:	sub	sp, sp, #0x10
  4039c8:	str	x0, [sp, #8]
  4039cc:	ldr	x8, [sp, #8]
  4039d0:	ldr	w0, [x8, #8]
  4039d4:	add	sp, sp, #0x10
  4039d8:	ret
  4039dc:	sub	sp, sp, #0x10
  4039e0:	str	x0, [sp, #8]
  4039e4:	ldr	x8, [sp, #8]
  4039e8:	ldr	x0, [x8]
  4039ec:	add	sp, sp, #0x10
  4039f0:	ret
  4039f4:	sub	sp, sp, #0x30
  4039f8:	stp	x29, x30, [sp, #32]
  4039fc:	add	x29, sp, #0x20
  403a00:	stur	x0, [x29, #-8]
  403a04:	stur	w1, [x29, #-12]
  403a08:	ldur	x8, [x29, #-8]
  403a0c:	ldur	w9, [x29, #-12]
  403a10:	cmp	w9, #0x0
  403a14:	cset	w9, lt  // lt = tstop
  403a18:	mov	w10, #0x0                   	// #0
  403a1c:	str	x8, [sp, #8]
  403a20:	str	w10, [sp, #4]
  403a24:	tbnz	w9, #0, 403a40 <printf@plt+0x22c0>
  403a28:	ldur	w8, [x29, #-12]
  403a2c:	ldr	x9, [sp, #8]
  403a30:	ldr	w10, [x9, #8]
  403a34:	cmp	w8, w10
  403a38:	cset	w8, lt  // lt = tstop
  403a3c:	str	w8, [sp, #4]
  403a40:	ldr	w8, [sp, #4]
  403a44:	and	w0, w8, #0x1
  403a48:	mov	w1, #0x62                  	// #98
  403a4c:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  403a50:	add	x2, x2, #0x2fa
  403a54:	bl	403a74 <printf@plt+0x22f4>
  403a58:	ldr	x9, [sp, #8]
  403a5c:	ldr	x10, [x9]
  403a60:	ldursw	x11, [x29, #-12]
  403a64:	add	x0, x10, x11
  403a68:	ldp	x29, x30, [sp, #32]
  403a6c:	add	sp, sp, #0x30
  403a70:	ret
  403a74:	sub	sp, sp, #0x20
  403a78:	stp	x29, x30, [sp, #16]
  403a7c:	add	x29, sp, #0x10
  403a80:	stur	w0, [x29, #-4]
  403a84:	str	w1, [sp, #8]
  403a88:	str	x2, [sp]
  403a8c:	ldur	w8, [x29, #-4]
  403a90:	cbnz	w8, 403aa0 <printf@plt+0x2320>
  403a94:	ldr	w0, [sp, #8]
  403a98:	ldr	x1, [sp]
  403a9c:	bl	41661c <printf@plt+0x14e9c>
  403aa0:	ldp	x29, x30, [sp, #16]
  403aa4:	add	sp, sp, #0x20
  403aa8:	ret
  403aac:	sub	sp, sp, #0x10
  403ab0:	mov	w8, #0x1                   	// #1
  403ab4:	mov	w9, #0x0                   	// #0
  403ab8:	mov	x10, xzr
  403abc:	str	x0, [sp, #8]
  403ac0:	ldr	x11, [sp, #8]
  403ac4:	strb	w8, [x11]
  403ac8:	strb	w9, [x11, #1]
  403acc:	str	x10, [x11, #8]
  403ad0:	add	sp, sp, #0x10
  403ad4:	ret
  403ad8:	sub	sp, sp, #0x20
  403adc:	stp	x29, x30, [sp, #16]
  403ae0:	add	x29, sp, #0x10
  403ae4:	str	x0, [sp, #8]
  403ae8:	ldr	x8, [sp, #8]
  403aec:	ldrb	w9, [x8]
  403af0:	str	x8, [sp]
  403af4:	cbz	w9, 403b04 <printf@plt+0x2384>
  403af8:	ldr	x8, [sp]
  403afc:	ldr	x0, [x8, #8]
  403b00:	bl	401510 <free@plt>
  403b04:	ldp	x29, x30, [sp, #16]
  403b08:	add	sp, sp, #0x20
  403b0c:	ret
  403b10:	sub	sp, sp, #0x10
  403b14:	mov	x8, xzr
  403b18:	str	x0, [sp, #8]
  403b1c:	ldr	x9, [sp, #8]
  403b20:	str	x8, [x9]
  403b24:	str	x8, [x9, #8]
  403b28:	add	sp, sp, #0x10
  403b2c:	ret
  403b30:	sub	sp, sp, #0x50
  403b34:	stp	x29, x30, [sp, #64]
  403b38:	add	x29, sp, #0x40
  403b3c:	mov	w8, #0x11                  	// #17
  403b40:	mov	x9, #0x110                 	// #272
  403b44:	stur	x0, [x29, #-8]
  403b48:	ldur	x10, [x29, #-8]
  403b4c:	str	w8, [x10, #8]
  403b50:	mov	x0, x9
  403b54:	str	x10, [sp, #32]
  403b58:	bl	401430 <_Znam@plt>
  403b5c:	add	x9, x0, #0x110
  403b60:	mov	x10, x0
  403b64:	str	x0, [sp, #24]
  403b68:	str	x9, [sp, #16]
  403b6c:	str	x10, [sp, #8]
  403b70:	ldr	x8, [sp, #8]
  403b74:	mov	x0, x8
  403b78:	adrp	x9, 403000 <printf@plt+0x1880>
  403b7c:	add	x9, x9, #0xb10
  403b80:	str	x8, [sp]
  403b84:	blr	x9
  403b88:	b	403b8c <printf@plt+0x240c>
  403b8c:	ldr	x8, [sp]
  403b90:	add	x9, x8, #0x10
  403b94:	ldr	x10, [sp, #16]
  403b98:	cmp	x9, x10
  403b9c:	str	x9, [sp, #8]
  403ba0:	b.ne	403b70 <printf@plt+0x23f0>  // b.any
  403ba4:	ldr	x8, [sp, #24]
  403ba8:	ldr	x9, [sp, #32]
  403bac:	str	x8, [x9]
  403bb0:	str	wzr, [x9, #12]
  403bb4:	ldp	x29, x30, [sp, #64]
  403bb8:	add	sp, sp, #0x50
  403bbc:	ret
  403bc0:	stur	x0, [x29, #-16]
  403bc4:	stur	w1, [x29, #-20]
  403bc8:	ldr	x0, [sp, #24]
  403bcc:	bl	401650 <_ZdaPv@plt>
  403bd0:	ldur	x0, [x29, #-16]
  403bd4:	bl	401720 <_Unwind_Resume@plt>
  403bd8:	sub	sp, sp, #0x30
  403bdc:	stp	x29, x30, [sp, #32]
  403be0:	add	x29, sp, #0x20
  403be4:	stur	x0, [x29, #-8]
  403be8:	ldur	x8, [x29, #-8]
  403bec:	stur	wzr, [x29, #-12]
  403bf0:	str	x8, [sp, #8]
  403bf4:	ldur	w8, [x29, #-12]
  403bf8:	ldr	x9, [sp, #8]
  403bfc:	ldr	w10, [x9, #8]
  403c00:	cmp	w8, w10
  403c04:	b.cs	403c3c <printf@plt+0x24bc>  // b.hs, b.nlast
  403c08:	ldr	x8, [sp, #8]
  403c0c:	ldr	x9, [x8]
  403c10:	ldur	w10, [x29, #-12]
  403c14:	mov	w11, w10
  403c18:	mov	x12, #0x10                  	// #16
  403c1c:	mul	x11, x12, x11
  403c20:	add	x9, x9, x11
  403c24:	ldr	x0, [x9]
  403c28:	bl	401510 <free@plt>
  403c2c:	ldur	w8, [x29, #-12]
  403c30:	add	w8, w8, #0x1
  403c34:	stur	w8, [x29, #-12]
  403c38:	b	403bf4 <printf@plt+0x2474>
  403c3c:	ldr	x8, [sp, #8]
  403c40:	ldr	x9, [x8]
  403c44:	str	x9, [sp]
  403c48:	cbz	x9, 403c54 <printf@plt+0x24d4>
  403c4c:	ldr	x0, [sp]
  403c50:	bl	401650 <_ZdaPv@plt>
  403c54:	ldp	x29, x30, [sp, #32]
  403c58:	add	sp, sp, #0x30
  403c5c:	ret
  403c60:	sub	sp, sp, #0xc0
  403c64:	stp	x29, x30, [sp, #176]
  403c68:	add	x29, sp, #0xb0
  403c6c:	mov	w8, #0x36                  	// #54
  403c70:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x1e40>
  403c74:	add	x9, x9, #0x6b8
  403c78:	stur	x0, [x29, #-16]
  403c7c:	stur	x1, [x29, #-24]
  403c80:	stur	x2, [x29, #-32]
  403c84:	ldur	x10, [x29, #-16]
  403c88:	ldur	x11, [x29, #-24]
  403c8c:	cmp	x11, #0x0
  403c90:	cset	w12, ne  // ne = any
  403c94:	and	w0, w12, #0x1
  403c98:	mov	w1, w8
  403c9c:	mov	x2, x9
  403ca0:	str	x10, [sp, #72]
  403ca4:	bl	403a74 <printf@plt+0x22f4>
  403ca8:	ldur	x0, [x29, #-24]
  403cac:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  403cb0:	stur	x0, [x29, #-40]
  403cb4:	ldur	x9, [x29, #-40]
  403cb8:	ldr	x10, [sp, #72]
  403cbc:	ldr	w8, [x10, #8]
  403cc0:	mov	w11, w8
  403cc4:	udiv	x13, x9, x11
  403cc8:	mul	x11, x13, x11
  403ccc:	subs	x9, x9, x11
  403cd0:	stur	w9, [x29, #-44]
  403cd4:	ldr	x8, [sp, #72]
  403cd8:	ldr	x9, [x8]
  403cdc:	ldur	w10, [x29, #-44]
  403ce0:	mov	w11, w10
  403ce4:	mov	x12, #0x10                  	// #16
  403ce8:	mul	x11, x12, x11
  403cec:	add	x9, x9, x11
  403cf0:	ldr	x9, [x9]
  403cf4:	cbz	x9, 403d9c <printf@plt+0x261c>
  403cf8:	ldr	x8, [sp, #72]
  403cfc:	ldr	x9, [x8]
  403d00:	ldur	w10, [x29, #-44]
  403d04:	mov	w11, w10
  403d08:	mov	x12, #0x10                  	// #16
  403d0c:	mul	x11, x12, x11
  403d10:	add	x9, x9, x11
  403d14:	ldr	x0, [x9]
  403d18:	ldur	x1, [x29, #-24]
  403d1c:	bl	401680 <strcmp@plt>
  403d20:	cbnz	w0, 403d68 <printf@plt+0x25e8>
  403d24:	ldur	x8, [x29, #-32]
  403d28:	ldr	x9, [sp, #72]
  403d2c:	ldr	x10, [x9]
  403d30:	ldur	w11, [x29, #-44]
  403d34:	mov	w12, w11
  403d38:	mov	x13, #0x10                  	// #16
  403d3c:	mul	x12, x13, x12
  403d40:	add	x10, x10, x12
  403d44:	str	x8, [x10, #8]
  403d48:	ldr	x8, [x9]
  403d4c:	ldur	w11, [x29, #-44]
  403d50:	mov	w10, w11
  403d54:	mul	x10, x13, x10
  403d58:	add	x8, x8, x10
  403d5c:	ldr	x8, [x8]
  403d60:	stur	x8, [x29, #-8]
  403d64:	b	404120 <printf@plt+0x29a0>
  403d68:	ldur	w8, [x29, #-44]
  403d6c:	cbnz	w8, 403d84 <printf@plt+0x2604>
  403d70:	ldr	x8, [sp, #72]
  403d74:	ldr	w9, [x8, #8]
  403d78:	subs	w9, w9, #0x1
  403d7c:	str	w9, [sp, #68]
  403d80:	b	403d90 <printf@plt+0x2610>
  403d84:	ldur	w8, [x29, #-44]
  403d88:	subs	w8, w8, #0x1
  403d8c:	str	w8, [sp, #68]
  403d90:	ldr	w8, [sp, #68]
  403d94:	stur	w8, [x29, #-44]
  403d98:	b	403cd4 <printf@plt+0x2554>
  403d9c:	ldur	x8, [x29, #-32]
  403da0:	cbnz	x8, 403db0 <printf@plt+0x2630>
  403da4:	mov	x8, xzr
  403da8:	stur	x8, [x29, #-8]
  403dac:	b	404120 <printf@plt+0x29a0>
  403db0:	ldr	x8, [sp, #72]
  403db4:	ldr	w9, [x8, #12]
  403db8:	mov	w10, #0x4                   	// #4
  403dbc:	mul	w9, w9, w10
  403dc0:	ldr	w10, [x8, #8]
  403dc4:	mov	w11, #0x1                   	// #1
  403dc8:	mul	w10, w10, w11
  403dcc:	cmp	w9, w10
  403dd0:	b.cc	4040ac <printf@plt+0x292c>  // b.lo, b.ul, b.last
  403dd4:	ldr	x8, [sp, #72]
  403dd8:	ldr	x9, [x8]
  403ddc:	stur	x9, [x29, #-56]
  403de0:	ldr	w10, [x8, #8]
  403de4:	stur	w10, [x29, #-60]
  403de8:	ldr	w0, [x8, #8]
  403dec:	bl	4192a0 <_ZdlPvm@@Base+0xe0>
  403df0:	ldr	x8, [sp, #72]
  403df4:	str	w0, [x8, #8]
  403df8:	ldr	w10, [x8, #8]
  403dfc:	mov	w9, w10
  403e00:	mov	x11, #0x10                  	// #16
  403e04:	mul	x12, x9, x11
  403e08:	umulh	x11, x9, x11
  403e0c:	mov	x13, #0xffffffffffffffff    	// #-1
  403e10:	cmp	x11, #0x0
  403e14:	csel	x0, x13, x12, ne  // ne = any
  403e18:	str	x9, [sp, #56]
  403e1c:	bl	401430 <_Znam@plt>
  403e20:	ldr	x8, [sp, #56]
  403e24:	str	x0, [sp, #48]
  403e28:	cbz	x8, 403e7c <printf@plt+0x26fc>
  403e2c:	mov	x8, #0x10                  	// #16
  403e30:	ldr	x9, [sp, #56]
  403e34:	mul	x8, x8, x9
  403e38:	ldr	x10, [sp, #48]
  403e3c:	add	x8, x10, x8
  403e40:	str	x8, [sp, #40]
  403e44:	str	x10, [sp, #32]
  403e48:	ldr	x8, [sp, #32]
  403e4c:	mov	x0, x8
  403e50:	adrp	x9, 403000 <printf@plt+0x1880>
  403e54:	add	x9, x9, #0xb10
  403e58:	str	x8, [sp, #24]
  403e5c:	blr	x9
  403e60:	b	403e64 <printf@plt+0x26e4>
  403e64:	ldr	x8, [sp, #24]
  403e68:	add	x9, x8, #0x10
  403e6c:	ldr	x10, [sp, #40]
  403e70:	cmp	x9, x10
  403e74:	str	x9, [sp, #32]
  403e78:	b.ne	403e48 <printf@plt+0x26c8>  // b.any
  403e7c:	ldr	x8, [sp, #48]
  403e80:	ldr	x9, [sp, #72]
  403e84:	str	x8, [x9]
  403e88:	stur	wzr, [x29, #-80]
  403e8c:	ldur	w8, [x29, #-80]
  403e90:	ldur	w9, [x29, #-60]
  403e94:	cmp	w8, w9
  403e98:	b.cs	404020 <printf@plt+0x28a0>  // b.hs, b.nlast
  403e9c:	ldur	x8, [x29, #-56]
  403ea0:	ldur	w9, [x29, #-80]
  403ea4:	mov	w10, w9
  403ea8:	mov	x11, #0x10                  	// #16
  403eac:	mul	x10, x11, x10
  403eb0:	add	x8, x8, x10
  403eb4:	ldr	x8, [x8]
  403eb8:	cbz	x8, 404010 <printf@plt+0x2890>
  403ebc:	ldur	x8, [x29, #-56]
  403ec0:	ldur	w9, [x29, #-80]
  403ec4:	mov	w10, w9
  403ec8:	mov	x11, #0x10                  	// #16
  403ecc:	mul	x10, x11, x10
  403ed0:	add	x8, x8, x10
  403ed4:	ldr	x8, [x8, #8]
  403ed8:	cbnz	x8, 403f14 <printf@plt+0x2794>
  403edc:	ldur	x8, [x29, #-56]
  403ee0:	ldur	w9, [x29, #-80]
  403ee4:	mov	w10, w9
  403ee8:	mov	x11, #0x10                  	// #16
  403eec:	mul	x10, x11, x10
  403ef0:	add	x8, x8, x10
  403ef4:	ldr	x0, [x8]
  403ef8:	bl	401510 <free@plt>
  403efc:	b	404010 <printf@plt+0x2890>
  403f00:	stur	x0, [x29, #-72]
  403f04:	stur	w1, [x29, #-76]
  403f08:	ldr	x0, [sp, #48]
  403f0c:	bl	401650 <_ZdaPv@plt>
  403f10:	b	404130 <printf@plt+0x29b0>
  403f14:	ldur	x8, [x29, #-56]
  403f18:	ldur	w9, [x29, #-80]
  403f1c:	mov	w10, w9
  403f20:	mov	x11, #0x10                  	// #16
  403f24:	mul	x10, x11, x10
  403f28:	add	x8, x8, x10
  403f2c:	ldr	x0, [x8]
  403f30:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  403f34:	ldr	x8, [sp, #72]
  403f38:	ldr	w9, [x8, #8]
  403f3c:	mov	w10, w9
  403f40:	udiv	x11, x0, x10
  403f44:	mul	x10, x11, x10
  403f48:	subs	x10, x0, x10
  403f4c:	stur	w10, [x29, #-84]
  403f50:	ldr	x8, [sp, #72]
  403f54:	ldr	x9, [x8]
  403f58:	ldur	w10, [x29, #-84]
  403f5c:	mov	w11, w10
  403f60:	mov	x12, #0x10                  	// #16
  403f64:	mul	x11, x12, x11
  403f68:	add	x9, x9, x11
  403f6c:	ldr	x9, [x9]
  403f70:	cbz	x9, 403fa8 <printf@plt+0x2828>
  403f74:	ldur	w8, [x29, #-84]
  403f78:	cbnz	w8, 403f90 <printf@plt+0x2810>
  403f7c:	ldr	x8, [sp, #72]
  403f80:	ldr	w9, [x8, #8]
  403f84:	subs	w9, w9, #0x1
  403f88:	str	w9, [sp, #20]
  403f8c:	b	403f9c <printf@plt+0x281c>
  403f90:	ldur	w8, [x29, #-84]
  403f94:	subs	w8, w8, #0x1
  403f98:	str	w8, [sp, #20]
  403f9c:	ldr	w8, [sp, #20]
  403fa0:	stur	w8, [x29, #-84]
  403fa4:	b	403f50 <printf@plt+0x27d0>
  403fa8:	ldur	x8, [x29, #-56]
  403fac:	ldur	w9, [x29, #-80]
  403fb0:	mov	w10, w9
  403fb4:	mov	x11, #0x10                  	// #16
  403fb8:	mul	x10, x11, x10
  403fbc:	add	x8, x8, x10
  403fc0:	ldr	x8, [x8]
  403fc4:	ldr	x10, [sp, #72]
  403fc8:	ldr	x12, [x10]
  403fcc:	ldur	w9, [x29, #-84]
  403fd0:	mov	w13, w9
  403fd4:	mul	x13, x11, x13
  403fd8:	add	x12, x12, x13
  403fdc:	str	x8, [x12]
  403fe0:	ldur	x8, [x29, #-56]
  403fe4:	ldur	w9, [x29, #-80]
  403fe8:	mov	w12, w9
  403fec:	mul	x12, x11, x12
  403ff0:	add	x8, x8, x12
  403ff4:	ldr	x8, [x8, #8]
  403ff8:	ldr	x12, [x10]
  403ffc:	ldur	w9, [x29, #-84]
  404000:	mov	w13, w9
  404004:	mul	x11, x11, x13
  404008:	add	x11, x12, x11
  40400c:	str	x8, [x11, #8]
  404010:	ldur	w8, [x29, #-80]
  404014:	add	w8, w8, #0x1
  404018:	stur	w8, [x29, #-80]
  40401c:	b	403e8c <printf@plt+0x270c>
  404020:	ldur	x8, [x29, #-40]
  404024:	ldr	x9, [sp, #72]
  404028:	ldr	w10, [x9, #8]
  40402c:	mov	w11, w10
  404030:	udiv	x12, x8, x11
  404034:	mul	x11, x12, x11
  404038:	subs	x8, x8, x11
  40403c:	stur	w8, [x29, #-44]
  404040:	ldr	x8, [sp, #72]
  404044:	ldr	x9, [x8]
  404048:	ldur	w10, [x29, #-44]
  40404c:	mov	w11, w10
  404050:	mov	x12, #0x10                  	// #16
  404054:	mul	x11, x12, x11
  404058:	add	x9, x9, x11
  40405c:	ldr	x9, [x9]
  404060:	cbz	x9, 404098 <printf@plt+0x2918>
  404064:	ldur	w8, [x29, #-44]
  404068:	cbnz	w8, 404080 <printf@plt+0x2900>
  40406c:	ldr	x8, [sp, #72]
  404070:	ldr	w9, [x8, #8]
  404074:	subs	w9, w9, #0x1
  404078:	str	w9, [sp, #16]
  40407c:	b	40408c <printf@plt+0x290c>
  404080:	ldur	w8, [x29, #-44]
  404084:	subs	w8, w8, #0x1
  404088:	str	w8, [sp, #16]
  40408c:	ldr	w8, [sp, #16]
  404090:	stur	w8, [x29, #-44]
  404094:	b	404040 <printf@plt+0x28c0>
  404098:	ldur	x8, [x29, #-56]
  40409c:	str	x8, [sp, #8]
  4040a0:	cbz	x8, 4040ac <printf@plt+0x292c>
  4040a4:	ldr	x0, [sp, #8]
  4040a8:	bl	401650 <_ZdaPv@plt>
  4040ac:	ldur	x0, [x29, #-24]
  4040b0:	bl	401480 <strlen@plt>
  4040b4:	add	x0, x0, #0x1
  4040b8:	bl	4016b0 <malloc@plt>
  4040bc:	str	x0, [sp, #80]
  4040c0:	ldr	x0, [sp, #80]
  4040c4:	ldur	x1, [x29, #-24]
  4040c8:	bl	401550 <strcpy@plt>
  4040cc:	ldr	x8, [sp, #80]
  4040d0:	ldr	x9, [sp, #72]
  4040d4:	ldr	x10, [x9]
  4040d8:	ldur	w11, [x29, #-44]
  4040dc:	mov	w12, w11
  4040e0:	mov	x13, #0x10                  	// #16
  4040e4:	mul	x12, x13, x12
  4040e8:	add	x10, x10, x12
  4040ec:	str	x8, [x10]
  4040f0:	ldur	x8, [x29, #-32]
  4040f4:	ldr	x10, [x9]
  4040f8:	ldur	w11, [x29, #-44]
  4040fc:	mov	w12, w11
  404100:	mul	x12, x13, x12
  404104:	add	x10, x10, x12
  404108:	str	x8, [x10, #8]
  40410c:	ldr	w11, [x9, #12]
  404110:	add	w11, w11, #0x1
  404114:	str	w11, [x9, #12]
  404118:	ldr	x8, [sp, #80]
  40411c:	stur	x8, [x29, #-8]
  404120:	ldur	x0, [x29, #-8]
  404124:	ldp	x29, x30, [sp, #176]
  404128:	add	sp, sp, #0xc0
  40412c:	ret
  404130:	ldur	x0, [x29, #-72]
  404134:	bl	401720 <_Unwind_Resume@plt>
  404138:	sub	sp, sp, #0x40
  40413c:	stp	x29, x30, [sp, #48]
  404140:	add	x29, sp, #0x30
  404144:	mov	w8, #0x36                  	// #54
  404148:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  40414c:	add	x2, x2, #0x6b8
  404150:	stur	x0, [x29, #-16]
  404154:	str	x1, [sp, #24]
  404158:	ldur	x9, [x29, #-16]
  40415c:	ldr	x10, [sp, #24]
  404160:	cmp	x10, #0x0
  404164:	cset	w11, ne  // ne = any
  404168:	and	w0, w11, #0x1
  40416c:	mov	w1, w8
  404170:	str	x9, [sp, #8]
  404174:	bl	403a74 <printf@plt+0x22f4>
  404178:	ldr	x0, [sp, #24]
  40417c:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  404180:	ldr	x9, [sp, #8]
  404184:	ldr	w8, [x9, #8]
  404188:	mov	w10, w8
  40418c:	udiv	x12, x0, x10
  404190:	mul	x10, x12, x10
  404194:	subs	x10, x0, x10
  404198:	str	w10, [sp, #20]
  40419c:	ldr	x8, [sp, #8]
  4041a0:	ldr	x9, [x8]
  4041a4:	ldr	w10, [sp, #20]
  4041a8:	mov	w11, w10
  4041ac:	mov	x12, #0x10                  	// #16
  4041b0:	mul	x11, x12, x11
  4041b4:	add	x9, x9, x11
  4041b8:	ldr	x9, [x9]
  4041bc:	cbz	x9, 404248 <printf@plt+0x2ac8>
  4041c0:	ldr	x8, [sp, #8]
  4041c4:	ldr	x9, [x8]
  4041c8:	ldr	w10, [sp, #20]
  4041cc:	mov	w11, w10
  4041d0:	mov	x12, #0x10                  	// #16
  4041d4:	mul	x11, x12, x11
  4041d8:	add	x9, x9, x11
  4041dc:	ldr	x0, [x9]
  4041e0:	ldr	x1, [sp, #24]
  4041e4:	bl	401680 <strcmp@plt>
  4041e8:	cbnz	w0, 404214 <printf@plt+0x2a94>
  4041ec:	ldr	x8, [sp, #8]
  4041f0:	ldr	x9, [x8]
  4041f4:	ldr	w10, [sp, #20]
  4041f8:	mov	w11, w10
  4041fc:	mov	x12, #0x10                  	// #16
  404200:	mul	x11, x12, x11
  404204:	add	x9, x9, x11
  404208:	ldr	x9, [x9, #8]
  40420c:	stur	x9, [x29, #-8]
  404210:	b	404250 <printf@plt+0x2ad0>
  404214:	ldr	w8, [sp, #20]
  404218:	cbnz	w8, 404230 <printf@plt+0x2ab0>
  40421c:	ldr	x8, [sp, #8]
  404220:	ldr	w9, [x8, #8]
  404224:	subs	w9, w9, #0x1
  404228:	str	w9, [sp, #4]
  40422c:	b	40423c <printf@plt+0x2abc>
  404230:	ldr	w8, [sp, #20]
  404234:	subs	w8, w8, #0x1
  404238:	str	w8, [sp, #4]
  40423c:	ldr	w8, [sp, #4]
  404240:	str	w8, [sp, #20]
  404244:	b	40419c <printf@plt+0x2a1c>
  404248:	mov	x8, xzr
  40424c:	stur	x8, [x29, #-8]
  404250:	ldur	x0, [x29, #-8]
  404254:	ldp	x29, x30, [sp, #48]
  404258:	add	sp, sp, #0x40
  40425c:	ret
  404260:	sub	sp, sp, #0x50
  404264:	stp	x29, x30, [sp, #64]
  404268:	add	x29, sp, #0x40
  40426c:	mov	w8, #0x36                  	// #54
  404270:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  404274:	add	x2, x2, #0x6b8
  404278:	stur	x0, [x29, #-16]
  40427c:	stur	x1, [x29, #-24]
  404280:	ldur	x9, [x29, #-16]
  404284:	ldur	x10, [x29, #-24]
  404288:	ldr	x10, [x10]
  40428c:	str	x10, [sp, #32]
  404290:	ldr	x10, [sp, #32]
  404294:	cmp	x10, #0x0
  404298:	cset	w11, ne  // ne = any
  40429c:	and	w0, w11, #0x1
  4042a0:	mov	w1, w8
  4042a4:	str	x9, [sp, #16]
  4042a8:	bl	403a74 <printf@plt+0x22f4>
  4042ac:	ldr	x0, [sp, #32]
  4042b0:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  4042b4:	ldr	x9, [sp, #16]
  4042b8:	ldr	w8, [x9, #8]
  4042bc:	mov	w10, w8
  4042c0:	udiv	x12, x0, x10
  4042c4:	mul	x10, x12, x10
  4042c8:	subs	x10, x0, x10
  4042cc:	str	w10, [sp, #28]
  4042d0:	ldr	x8, [sp, #16]
  4042d4:	ldr	x9, [x8]
  4042d8:	ldr	w10, [sp, #28]
  4042dc:	mov	w11, w10
  4042e0:	mov	x12, #0x10                  	// #16
  4042e4:	mul	x11, x12, x11
  4042e8:	add	x9, x9, x11
  4042ec:	ldr	x9, [x9]
  4042f0:	cbz	x9, 40439c <printf@plt+0x2c1c>
  4042f4:	ldr	x8, [sp, #16]
  4042f8:	ldr	x9, [x8]
  4042fc:	ldr	w10, [sp, #28]
  404300:	mov	w11, w10
  404304:	mov	x12, #0x10                  	// #16
  404308:	mul	x11, x12, x11
  40430c:	add	x9, x9, x11
  404310:	ldr	x0, [x9]
  404314:	ldr	x1, [sp, #32]
  404318:	bl	401680 <strcmp@plt>
  40431c:	cbnz	w0, 404368 <printf@plt+0x2be8>
  404320:	ldr	x8, [sp, #16]
  404324:	ldr	x9, [x8]
  404328:	ldr	w10, [sp, #28]
  40432c:	mov	w11, w10
  404330:	mov	x12, #0x10                  	// #16
  404334:	mul	x11, x12, x11
  404338:	add	x9, x9, x11
  40433c:	ldr	x9, [x9]
  404340:	ldur	x11, [x29, #-24]
  404344:	str	x9, [x11]
  404348:	ldr	x9, [x8]
  40434c:	ldr	w10, [sp, #28]
  404350:	mov	w11, w10
  404354:	mul	x11, x12, x11
  404358:	add	x9, x9, x11
  40435c:	ldr	x9, [x9, #8]
  404360:	stur	x9, [x29, #-8]
  404364:	b	4043a4 <printf@plt+0x2c24>
  404368:	ldr	w8, [sp, #28]
  40436c:	cbnz	w8, 404384 <printf@plt+0x2c04>
  404370:	ldr	x8, [sp, #16]
  404374:	ldr	w9, [x8, #8]
  404378:	subs	w9, w9, #0x1
  40437c:	str	w9, [sp, #12]
  404380:	b	404390 <printf@plt+0x2c10>
  404384:	ldr	w8, [sp, #28]
  404388:	subs	w8, w8, #0x1
  40438c:	str	w8, [sp, #12]
  404390:	ldr	w8, [sp, #12]
  404394:	str	w8, [sp, #28]
  404398:	b	4042d0 <printf@plt+0x2b50>
  40439c:	mov	x8, xzr
  4043a0:	stur	x8, [x29, #-8]
  4043a4:	ldur	x0, [x29, #-8]
  4043a8:	ldp	x29, x30, [sp, #64]
  4043ac:	add	sp, sp, #0x50
  4043b0:	ret
  4043b4:	sub	sp, sp, #0x10
  4043b8:	str	x0, [sp, #8]
  4043bc:	str	x1, [sp]
  4043c0:	ldr	x8, [sp, #8]
  4043c4:	ldr	x9, [sp]
  4043c8:	str	x9, [x8]
  4043cc:	str	wzr, [x8, #8]
  4043d0:	add	sp, sp, #0x10
  4043d4:	ret
  4043d8:	sub	sp, sp, #0x40
  4043dc:	str	x0, [sp, #48]
  4043e0:	str	x1, [sp, #40]
  4043e4:	str	x2, [sp, #32]
  4043e8:	ldr	x8, [sp, #48]
  4043ec:	ldr	x9, [x8]
  4043f0:	ldr	w10, [x9, #8]
  4043f4:	str	w10, [sp, #28]
  4043f8:	ldr	x9, [x8]
  4043fc:	ldr	x9, [x9]
  404400:	str	x9, [sp, #16]
  404404:	str	x8, [sp, #8]
  404408:	ldr	x8, [sp, #8]
  40440c:	ldr	w9, [x8, #8]
  404410:	ldr	w10, [sp, #28]
  404414:	cmp	w9, w10
  404418:	b.cs	4044b4 <printf@plt+0x2d34>  // b.hs, b.nlast
  40441c:	ldr	x8, [sp, #16]
  404420:	ldr	x9, [sp, #8]
  404424:	ldr	w10, [x9, #8]
  404428:	mov	w11, w10
  40442c:	mov	x12, #0x10                  	// #16
  404430:	mul	x11, x12, x11
  404434:	add	x8, x8, x11
  404438:	ldr	x8, [x8]
  40443c:	cbz	x8, 4044a0 <printf@plt+0x2d20>
  404440:	ldr	x8, [sp, #16]
  404444:	ldr	x9, [sp, #8]
  404448:	ldr	w10, [x9, #8]
  40444c:	mov	w11, w10
  404450:	mov	x12, #0x10                  	// #16
  404454:	mul	x11, x12, x11
  404458:	add	x8, x8, x11
  40445c:	ldr	x8, [x8]
  404460:	ldr	x11, [sp, #40]
  404464:	str	x8, [x11]
  404468:	ldr	x8, [sp, #16]
  40446c:	ldr	w10, [x9, #8]
  404470:	mov	w11, w10
  404474:	mul	x11, x12, x11
  404478:	add	x8, x8, x11
  40447c:	ldr	x8, [x8, #8]
  404480:	ldr	x11, [sp, #32]
  404484:	str	x8, [x11]
  404488:	ldr	w10, [x9, #8]
  40448c:	mov	w13, #0x1                   	// #1
  404490:	add	w10, w10, #0x1
  404494:	str	w10, [x9, #8]
  404498:	str	w13, [sp, #60]
  40449c:	b	4044b8 <printf@plt+0x2d38>
  4044a0:	ldr	x8, [sp, #8]
  4044a4:	ldr	w9, [x8, #8]
  4044a8:	add	w9, w9, #0x1
  4044ac:	str	w9, [x8, #8]
  4044b0:	b	404408 <printf@plt+0x2c88>
  4044b4:	str	wzr, [sp, #60]
  4044b8:	ldr	w0, [sp, #60]
  4044bc:	add	sp, sp, #0x40
  4044c0:	ret
  4044c4:	sub	sp, sp, #0x1e0
  4044c8:	stp	x29, x30, [sp, #448]
  4044cc:	str	x28, [sp, #464]
  4044d0:	add	x29, sp, #0x1c0
  4044d4:	adrp	x8, 403000 <printf@plt+0x1880>
  4044d8:	add	x8, x8, #0xaac
  4044dc:	adrp	x9, 403000 <printf@plt+0x1880>
  4044e0:	add	x9, x9, #0xad8
  4044e4:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4044e8:	add	x10, x10, #0xa50
  4044ec:	stur	x0, [x29, #-8]
  4044f0:	stur	wzr, [x29, #-12]
  4044f4:	stur	x8, [x29, #-80]
  4044f8:	stur	x9, [x29, #-88]
  4044fc:	stur	x10, [x29, #-96]
  404500:	ldur	w8, [x29, #-12]
  404504:	mov	w9, w8
  404508:	cmp	x9, #0x39
  40450c:	b.cs	404630 <printf@plt+0x2eb0>  // b.hs, b.nlast
  404510:	mov	x0, #0x18                  	// #24
  404514:	bl	401430 <_Znam@plt>
  404518:	mov	x8, #0x1                   	// #1
  40451c:	str	x8, [x0]
  404520:	add	x8, x0, #0x8
  404524:	add	x9, x0, #0x18
  404528:	mov	x10, x8
  40452c:	stur	x0, [x29, #-104]
  404530:	stur	x8, [x29, #-112]
  404534:	stur	x9, [x29, #-120]
  404538:	stur	x10, [x29, #-128]
  40453c:	ldur	x8, [x29, #-128]
  404540:	mov	x0, x8
  404544:	ldur	x9, [x29, #-80]
  404548:	stur	x8, [x29, #-136]
  40454c:	blr	x9
  404550:	b	404554 <printf@plt+0x2dd4>
  404554:	ldur	x8, [x29, #-136]
  404558:	add	x9, x8, #0x10
  40455c:	ldur	x10, [x29, #-120]
  404560:	cmp	x9, x10
  404564:	stur	x9, [x29, #-128]
  404568:	b.ne	40453c <printf@plt+0x2dbc>  // b.any
  40456c:	ldur	x8, [x29, #-112]
  404570:	stur	x8, [x29, #-24]
  404574:	ldur	x9, [x29, #-24]
  404578:	mov	w10, #0x0                   	// #0
  40457c:	strb	w10, [x9]
  404580:	ldur	w10, [x29, #-12]
  404584:	mov	w9, w10
  404588:	mov	x11, #0x10                  	// #16
  40458c:	mul	x9, x11, x9
  404590:	adrp	x12, 436000 <_Znam@GLIBCXX_3.4>
  404594:	add	x12, x12, #0x1c0
  404598:	add	x9, x12, x9
  40459c:	ldr	w10, [x9, #8]
  4045a0:	ldur	x9, [x29, #-24]
  4045a4:	str	w10, [x9, #8]
  4045a8:	ldur	w10, [x29, #-12]
  4045ac:	mov	w9, w10
  4045b0:	mul	x9, x11, x9
  4045b4:	add	x9, x12, x9
  4045b8:	ldr	x1, [x9]
  4045bc:	ldur	x2, [x29, #-24]
  4045c0:	ldur	x0, [x29, #-96]
  4045c4:	bl	403c60 <printf@plt+0x24e0>
  4045c8:	ldur	w8, [x29, #-12]
  4045cc:	add	w8, w8, #0x1
  4045d0:	stur	w8, [x29, #-12]
  4045d4:	b	404500 <printf@plt+0x2d80>
  4045d8:	stur	x0, [x29, #-32]
  4045dc:	stur	w1, [x29, #-36]
  4045e0:	ldur	x8, [x29, #-112]
  4045e4:	ldur	x9, [x29, #-136]
  4045e8:	cmp	x8, x9
  4045ec:	stur	x9, [x29, #-144]
  4045f0:	b.eq	404624 <printf@plt+0x2ea4>  // b.none
  4045f4:	ldur	x8, [x29, #-144]
  4045f8:	mov	x9, #0xfffffffffffffff0    	// #-16
  4045fc:	add	x8, x8, x9
  404600:	mov	x0, x8
  404604:	ldur	x9, [x29, #-88]
  404608:	stur	x8, [x29, #-152]
  40460c:	blr	x9
  404610:	ldur	x8, [x29, #-152]
  404614:	ldur	x9, [x29, #-112]
  404618:	cmp	x8, x9
  40461c:	stur	x8, [x29, #-144]
  404620:	b.ne	4045f4 <printf@plt+0x2e74>  // b.any
  404624:	ldur	x0, [x29, #-104]
  404628:	bl	401650 <_ZdaPv@plt>
  40462c:	b	404b58 <printf@plt+0x33d8>
  404630:	stur	wzr, [x29, #-12]
  404634:	ldur	w8, [x29, #-12]
  404638:	mov	w9, w8
  40463c:	cmp	x9, #0x73
  404640:	b.cs	404788 <printf@plt+0x3008>  // b.hs, b.nlast
  404644:	mov	x0, #0x18                  	// #24
  404648:	bl	401430 <_Znam@plt>
  40464c:	mov	x8, #0x1                   	// #1
  404650:	str	x8, [x0]
  404654:	add	x8, x0, #0x8
  404658:	add	x9, x0, #0x18
  40465c:	mov	x10, x8
  404660:	stur	x0, [x29, #-160]
  404664:	stur	x8, [x29, #-168]
  404668:	stur	x9, [x29, #-176]
  40466c:	stur	x10, [x29, #-184]
  404670:	ldur	x8, [x29, #-184]
  404674:	mov	x0, x8
  404678:	ldur	x9, [x29, #-80]
  40467c:	stur	x8, [x29, #-192]
  404680:	blr	x9
  404684:	b	404688 <printf@plt+0x2f08>
  404688:	ldur	x8, [x29, #-192]
  40468c:	add	x9, x8, #0x10
  404690:	ldur	x10, [x29, #-176]
  404694:	cmp	x9, x10
  404698:	stur	x9, [x29, #-184]
  40469c:	b.ne	404670 <printf@plt+0x2ef0>  // b.any
  4046a0:	ldur	x8, [x29, #-168]
  4046a4:	stur	x8, [x29, #-48]
  4046a8:	ldur	x9, [x29, #-48]
  4046ac:	mov	w10, #0x1                   	// #1
  4046b0:	strb	w10, [x9]
  4046b4:	ldur	w11, [x29, #-12]
  4046b8:	mov	w9, w11
  4046bc:	mov	x12, #0x10                  	// #16
  4046c0:	mul	x9, x12, x9
  4046c4:	adrp	x13, 436000 <_Znam@GLIBCXX_3.4>
  4046c8:	add	x13, x13, #0x550
  4046cc:	add	x9, x13, x9
  4046d0:	ldr	x0, [x9, #8]
  4046d4:	stur	w10, [x29, #-196]
  4046d8:	stur	x12, [x29, #-208]
  4046dc:	stur	x13, [x29, #-216]
  4046e0:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  4046e4:	ldur	x8, [x29, #-48]
  4046e8:	str	x0, [x8, #8]
  4046ec:	ldur	x8, [x29, #-48]
  4046f0:	ldur	w10, [x29, #-196]
  4046f4:	strb	w10, [x8, #1]
  4046f8:	ldur	w11, [x29, #-12]
  4046fc:	mov	w8, w11
  404700:	ldur	x9, [x29, #-208]
  404704:	mul	x8, x9, x8
  404708:	ldur	x12, [x29, #-216]
  40470c:	add	x8, x12, x8
  404710:	ldr	x1, [x8]
  404714:	ldur	x2, [x29, #-48]
  404718:	ldur	x0, [x29, #-96]
  40471c:	bl	403c60 <printf@plt+0x24e0>
  404720:	ldur	w8, [x29, #-12]
  404724:	add	w8, w8, #0x1
  404728:	stur	w8, [x29, #-12]
  40472c:	b	404634 <printf@plt+0x2eb4>
  404730:	stur	x0, [x29, #-32]
  404734:	stur	w1, [x29, #-36]
  404738:	ldur	x8, [x29, #-168]
  40473c:	ldur	x9, [x29, #-192]
  404740:	cmp	x8, x9
  404744:	str	x9, [sp, #224]
  404748:	b.eq	40477c <printf@plt+0x2ffc>  // b.none
  40474c:	ldr	x8, [sp, #224]
  404750:	mov	x9, #0xfffffffffffffff0    	// #-16
  404754:	add	x8, x8, x9
  404758:	mov	x0, x8
  40475c:	ldur	x9, [x29, #-88]
  404760:	str	x8, [sp, #216]
  404764:	blr	x9
  404768:	ldr	x8, [sp, #216]
  40476c:	ldur	x9, [x29, #-168]
  404770:	cmp	x8, x9
  404774:	str	x8, [sp, #224]
  404778:	b.ne	40474c <printf@plt+0x2fcc>  // b.any
  40477c:	ldur	x0, [x29, #-160]
  404780:	bl	401650 <_ZdaPv@plt>
  404784:	b	404b58 <printf@plt+0x33d8>
  404788:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40478c:	add	x8, x8, #0xa40
  404790:	ldr	w9, [x8]
  404794:	cbnz	w9, 4048f4 <printf@plt+0x3174>
  404798:	stur	wzr, [x29, #-12]
  40479c:	ldur	w8, [x29, #-12]
  4047a0:	mov	w9, w8
  4047a4:	cmp	x9, #0x10
  4047a8:	b.cs	4048f0 <printf@plt+0x3170>  // b.hs, b.nlast
  4047ac:	mov	x0, #0x18                  	// #24
  4047b0:	bl	401430 <_Znam@plt>
  4047b4:	mov	x8, #0x1                   	// #1
  4047b8:	str	x8, [x0]
  4047bc:	add	x8, x0, #0x8
  4047c0:	add	x9, x0, #0x18
  4047c4:	mov	x10, x8
  4047c8:	str	x0, [sp, #208]
  4047cc:	str	x8, [sp, #200]
  4047d0:	str	x9, [sp, #192]
  4047d4:	str	x10, [sp, #184]
  4047d8:	ldr	x8, [sp, #184]
  4047dc:	mov	x0, x8
  4047e0:	ldur	x9, [x29, #-80]
  4047e4:	str	x8, [sp, #176]
  4047e8:	blr	x9
  4047ec:	b	4047f0 <printf@plt+0x3070>
  4047f0:	ldr	x8, [sp, #176]
  4047f4:	add	x9, x8, #0x10
  4047f8:	ldr	x10, [sp, #192]
  4047fc:	cmp	x9, x10
  404800:	str	x9, [sp, #184]
  404804:	b.ne	4047d8 <printf@plt+0x3058>  // b.any
  404808:	ldr	x8, [sp, #200]
  40480c:	stur	x8, [x29, #-56]
  404810:	ldur	x9, [x29, #-56]
  404814:	mov	w10, #0x1                   	// #1
  404818:	strb	w10, [x9]
  40481c:	ldur	w11, [x29, #-12]
  404820:	mov	w9, w11
  404824:	mov	x12, #0x10                  	// #16
  404828:	mul	x9, x12, x9
  40482c:	adrp	x13, 436000 <_Znam@GLIBCXX_3.4>
  404830:	add	x13, x13, #0xc80
  404834:	add	x9, x13, x9
  404838:	ldr	x0, [x9, #8]
  40483c:	str	w10, [sp, #172]
  404840:	str	x12, [sp, #160]
  404844:	str	x13, [sp, #152]
  404848:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40484c:	ldur	x8, [x29, #-56]
  404850:	str	x0, [x8, #8]
  404854:	ldur	x8, [x29, #-56]
  404858:	ldr	w10, [sp, #172]
  40485c:	strb	w10, [x8, #1]
  404860:	ldur	w11, [x29, #-12]
  404864:	mov	w8, w11
  404868:	ldr	x9, [sp, #160]
  40486c:	mul	x8, x9, x8
  404870:	ldr	x12, [sp, #152]
  404874:	add	x8, x12, x8
  404878:	ldr	x1, [x8]
  40487c:	ldur	x2, [x29, #-56]
  404880:	ldur	x0, [x29, #-96]
  404884:	bl	403c60 <printf@plt+0x24e0>
  404888:	ldur	w8, [x29, #-12]
  40488c:	add	w8, w8, #0x1
  404890:	stur	w8, [x29, #-12]
  404894:	b	40479c <printf@plt+0x301c>
  404898:	stur	x0, [x29, #-32]
  40489c:	stur	w1, [x29, #-36]
  4048a0:	ldr	x8, [sp, #200]
  4048a4:	ldr	x9, [sp, #176]
  4048a8:	cmp	x8, x9
  4048ac:	str	x9, [sp, #144]
  4048b0:	b.eq	4048e4 <printf@plt+0x3164>  // b.none
  4048b4:	ldr	x8, [sp, #144]
  4048b8:	mov	x9, #0xfffffffffffffff0    	// #-16
  4048bc:	add	x8, x8, x9
  4048c0:	mov	x0, x8
  4048c4:	ldur	x9, [x29, #-88]
  4048c8:	str	x8, [sp, #136]
  4048cc:	blr	x9
  4048d0:	ldr	x8, [sp, #136]
  4048d4:	ldr	x9, [sp, #200]
  4048d8:	cmp	x8, x9
  4048dc:	str	x8, [sp, #144]
  4048e0:	b.ne	4048b4 <printf@plt+0x3134>  // b.any
  4048e4:	ldr	x0, [sp, #208]
  4048e8:	bl	401650 <_ZdaPv@plt>
  4048ec:	b	404b58 <printf@plt+0x33d8>
  4048f0:	b	404a60 <printf@plt+0x32e0>
  4048f4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4048f8:	add	x8, x8, #0xa40
  4048fc:	ldr	w9, [x8]
  404900:	cmp	w9, #0x1
  404904:	b.ne	404a60 <printf@plt+0x32e0>  // b.any
  404908:	stur	wzr, [x29, #-12]
  40490c:	ldur	w8, [x29, #-12]
  404910:	mov	w9, w8
  404914:	cmp	x9, #0xb
  404918:	b.cs	404a60 <printf@plt+0x32e0>  // b.hs, b.nlast
  40491c:	mov	x0, #0x18                  	// #24
  404920:	bl	401430 <_Znam@plt>
  404924:	mov	x8, #0x1                   	// #1
  404928:	str	x8, [x0]
  40492c:	add	x8, x0, #0x8
  404930:	add	x9, x0, #0x18
  404934:	mov	x10, x8
  404938:	str	x0, [sp, #128]
  40493c:	str	x8, [sp, #120]
  404940:	str	x9, [sp, #112]
  404944:	str	x10, [sp, #104]
  404948:	ldr	x8, [sp, #104]
  40494c:	mov	x0, x8
  404950:	ldur	x9, [x29, #-80]
  404954:	str	x8, [sp, #96]
  404958:	blr	x9
  40495c:	b	404960 <printf@plt+0x31e0>
  404960:	ldr	x8, [sp, #96]
  404964:	add	x9, x8, #0x10
  404968:	ldr	x10, [sp, #112]
  40496c:	cmp	x9, x10
  404970:	str	x9, [sp, #104]
  404974:	b.ne	404948 <printf@plt+0x31c8>  // b.any
  404978:	ldr	x8, [sp, #120]
  40497c:	stur	x8, [x29, #-64]
  404980:	ldur	x9, [x29, #-64]
  404984:	mov	w10, #0x1                   	// #1
  404988:	strb	w10, [x9]
  40498c:	ldur	w11, [x29, #-12]
  404990:	mov	w9, w11
  404994:	mov	x12, #0x10                  	// #16
  404998:	mul	x9, x12, x9
  40499c:	adrp	x13, 436000 <_Znam@GLIBCXX_3.4>
  4049a0:	add	x13, x13, #0xd80
  4049a4:	add	x9, x13, x9
  4049a8:	ldr	x0, [x9, #8]
  4049ac:	str	w10, [sp, #92]
  4049b0:	str	x12, [sp, #80]
  4049b4:	str	x13, [sp, #72]
  4049b8:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  4049bc:	ldur	x8, [x29, #-64]
  4049c0:	str	x0, [x8, #8]
  4049c4:	ldur	x8, [x29, #-64]
  4049c8:	ldr	w10, [sp, #92]
  4049cc:	strb	w10, [x8, #1]
  4049d0:	ldur	w11, [x29, #-12]
  4049d4:	mov	w8, w11
  4049d8:	ldr	x9, [sp, #80]
  4049dc:	mul	x8, x9, x8
  4049e0:	ldr	x12, [sp, #72]
  4049e4:	add	x8, x12, x8
  4049e8:	ldr	x1, [x8]
  4049ec:	ldur	x2, [x29, #-64]
  4049f0:	ldur	x0, [x29, #-96]
  4049f4:	bl	403c60 <printf@plt+0x24e0>
  4049f8:	ldur	w8, [x29, #-12]
  4049fc:	add	w8, w8, #0x1
  404a00:	stur	w8, [x29, #-12]
  404a04:	b	40490c <printf@plt+0x318c>
  404a08:	stur	x0, [x29, #-32]
  404a0c:	stur	w1, [x29, #-36]
  404a10:	ldr	x8, [sp, #120]
  404a14:	ldr	x9, [sp, #96]
  404a18:	cmp	x8, x9
  404a1c:	str	x9, [sp, #64]
  404a20:	b.eq	404a54 <printf@plt+0x32d4>  // b.none
  404a24:	ldr	x8, [sp, #64]
  404a28:	mov	x9, #0xfffffffffffffff0    	// #-16
  404a2c:	add	x8, x8, x9
  404a30:	mov	x0, x8
  404a34:	ldur	x9, [x29, #-88]
  404a38:	str	x8, [sp, #56]
  404a3c:	blr	x9
  404a40:	ldr	x8, [sp, #56]
  404a44:	ldr	x9, [sp, #120]
  404a48:	cmp	x8, x9
  404a4c:	str	x8, [sp, #64]
  404a50:	b.ne	404a24 <printf@plt+0x32a4>  // b.any
  404a54:	ldr	x0, [sp, #128]
  404a58:	bl	401650 <_ZdaPv@plt>
  404a5c:	b	404b58 <printf@plt+0x33d8>
  404a60:	mov	x0, #0x18                  	// #24
  404a64:	bl	401430 <_Znam@plt>
  404a68:	mov	x8, #0x1                   	// #1
  404a6c:	str	x8, [x0]
  404a70:	add	x8, x0, #0x8
  404a74:	add	x9, x0, #0x18
  404a78:	mov	x10, x8
  404a7c:	str	x0, [sp, #48]
  404a80:	str	x8, [sp, #40]
  404a84:	str	x9, [sp, #32]
  404a88:	str	x10, [sp, #24]
  404a8c:	ldr	x8, [sp, #24]
  404a90:	mov	x0, x8
  404a94:	ldur	x9, [x29, #-80]
  404a98:	str	x8, [sp, #16]
  404a9c:	blr	x9
  404aa0:	b	404aa4 <printf@plt+0x3324>
  404aa4:	ldr	x8, [sp, #16]
  404aa8:	add	x9, x8, #0x10
  404aac:	ldr	x10, [sp, #32]
  404ab0:	cmp	x9, x10
  404ab4:	str	x9, [sp, #24]
  404ab8:	b.ne	404a8c <printf@plt+0x330c>  // b.any
  404abc:	ldr	x8, [sp, #40]
  404ac0:	stur	x8, [x29, #-72]
  404ac4:	ldur	x9, [x29, #-72]
  404ac8:	mov	w10, #0x1                   	// #1
  404acc:	strb	w10, [x9]
  404ad0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  404ad4:	add	x0, x0, #0x6ee
  404ad8:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  404adc:	ldur	x8, [x29, #-72]
  404ae0:	str	x0, [x8, #8]
  404ae4:	ldur	x1, [x29, #-8]
  404ae8:	ldur	x2, [x29, #-72]
  404aec:	ldur	x0, [x29, #-96]
  404af0:	bl	403c60 <printf@plt+0x24e0>
  404af4:	ldr	x28, [sp, #464]
  404af8:	ldp	x29, x30, [sp, #448]
  404afc:	add	sp, sp, #0x1e0
  404b00:	ret
  404b04:	stur	x0, [x29, #-32]
  404b08:	stur	w1, [x29, #-36]
  404b0c:	ldr	x8, [sp, #40]
  404b10:	ldr	x9, [sp, #16]
  404b14:	cmp	x8, x9
  404b18:	str	x9, [sp, #8]
  404b1c:	b.eq	404b50 <printf@plt+0x33d0>  // b.none
  404b20:	ldr	x8, [sp, #8]
  404b24:	mov	x9, #0xfffffffffffffff0    	// #-16
  404b28:	add	x8, x8, x9
  404b2c:	mov	x0, x8
  404b30:	ldur	x9, [x29, #-88]
  404b34:	str	x8, [sp]
  404b38:	blr	x9
  404b3c:	ldr	x8, [sp]
  404b40:	ldr	x9, [sp, #40]
  404b44:	cmp	x8, x9
  404b48:	str	x8, [sp, #8]
  404b4c:	b.ne	404b20 <printf@plt+0x33a0>  // b.any
  404b50:	ldr	x0, [sp, #48]
  404b54:	bl	401650 <_ZdaPv@plt>
  404b58:	ldur	x0, [x29, #-32]
  404b5c:	bl	401720 <_Unwind_Resume@plt>
  404b60:	sub	sp, sp, #0x10
  404b64:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  404b68:	add	x8, x8, #0x4e0
  404b6c:	add	x8, x8, #0x10
  404b70:	str	x0, [sp, #8]
  404b74:	str	x1, [sp]
  404b78:	ldr	x9, [sp, #8]
  404b7c:	str	x8, [x9]
  404b80:	ldr	x8, [sp]
  404b84:	str	x8, [x9, #8]
  404b88:	add	sp, sp, #0x10
  404b8c:	ret
  404b90:	sub	sp, sp, #0x10
  404b94:	str	x0, [sp, #8]
  404b98:	add	sp, sp, #0x10
  404b9c:	ret
  404ba0:	sub	sp, sp, #0x10
  404ba4:	str	x0, [sp, #8]
  404ba8:	brk	#0x1
  404bac:	sub	sp, sp, #0x20
  404bb0:	mov	w8, wzr
  404bb4:	str	x0, [sp, #24]
  404bb8:	str	x1, [sp, #16]
  404bbc:	str	x2, [sp, #8]
  404bc0:	mov	w0, w8
  404bc4:	add	sp, sp, #0x20
  404bc8:	ret
  404bcc:	sub	sp, sp, #0x60
  404bd0:	stp	x29, x30, [sp, #80]
  404bd4:	add	x29, sp, #0x50
  404bd8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  404bdc:	add	x8, x8, #0x518
  404be0:	add	x8, x8, #0x10
  404be4:	stur	x0, [x29, #-8]
  404be8:	stur	x1, [x29, #-16]
  404bec:	stur	x2, [x29, #-24]
  404bf0:	stur	x3, [x29, #-32]
  404bf4:	ldur	x9, [x29, #-8]
  404bf8:	ldur	x1, [x29, #-32]
  404bfc:	mov	x0, x9
  404c00:	str	x8, [sp, #24]
  404c04:	str	x9, [sp, #16]
  404c08:	bl	404b60 <printf@plt+0x33e0>
  404c0c:	ldr	x8, [sp, #24]
  404c10:	ldr	x9, [sp, #16]
  404c14:	str	x8, [x9]
  404c18:	str	wzr, [x9, #32]
  404c1c:	add	x10, x9, #0x28
  404c20:	mov	x0, x10
  404c24:	str	x10, [sp, #8]
  404c28:	bl	419cf4 <_ZdlPvm@@Base+0xb34>
  404c2c:	b	404c30 <printf@plt+0x34b0>
  404c30:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  404c34:	add	x8, x8, #0x6fd
  404c38:	ldr	x9, [sp, #16]
  404c3c:	str	x8, [x9, #56]
  404c40:	ldur	x8, [x29, #-16]
  404c44:	str	x8, [x9, #16]
  404c48:	ldur	x0, [x29, #-24]
  404c4c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  404c50:	str	x0, [sp]
  404c54:	b	404c58 <printf@plt+0x34d8>
  404c58:	ldr	x8, [sp]
  404c5c:	ldr	x9, [sp, #16]
  404c60:	str	x8, [x9, #24]
  404c64:	ldp	x29, x30, [sp, #80]
  404c68:	add	sp, sp, #0x60
  404c6c:	ret
  404c70:	str	x0, [sp, #40]
  404c74:	str	w1, [sp, #36]
  404c78:	b	404c8c <printf@plt+0x350c>
  404c7c:	str	x0, [sp, #40]
  404c80:	str	w1, [sp, #36]
  404c84:	ldr	x0, [sp, #8]
  404c88:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  404c8c:	ldr	x0, [sp, #16]
  404c90:	bl	404b90 <printf@plt+0x3410>
  404c94:	ldr	x0, [sp, #40]
  404c98:	bl	401720 <_Unwind_Resume@plt>
  404c9c:	sub	sp, sp, #0x40
  404ca0:	stp	x29, x30, [sp, #48]
  404ca4:	add	x29, sp, #0x30
  404ca8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  404cac:	add	x8, x8, #0x518
  404cb0:	add	x8, x8, #0x10
  404cb4:	stur	x0, [x29, #-8]
  404cb8:	ldur	x9, [x29, #-8]
  404cbc:	str	x8, [x9]
  404cc0:	ldr	x8, [x9, #24]
  404cc4:	str	x9, [sp, #16]
  404cc8:	str	x8, [sp, #8]
  404ccc:	cbz	x8, 404cd8 <printf@plt+0x3558>
  404cd0:	ldr	x0, [sp, #8]
  404cd4:	bl	401650 <_ZdaPv@plt>
  404cd8:	ldr	x8, [sp, #16]
  404cdc:	ldr	x0, [x8, #16]
  404ce0:	bl	4014d0 <fclose@plt>
  404ce4:	b	404ce8 <printf@plt+0x3568>
  404ce8:	ldr	x8, [sp, #16]
  404cec:	add	x0, x8, #0x28
  404cf0:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  404cf4:	ldr	x0, [sp, #16]
  404cf8:	bl	404b90 <printf@plt+0x3410>
  404cfc:	ldp	x29, x30, [sp, #48]
  404d00:	add	sp, sp, #0x40
  404d04:	ret
  404d08:	stur	x0, [x29, #-16]
  404d0c:	stur	w1, [x29, #-20]
  404d10:	ldr	x8, [sp, #16]
  404d14:	add	x0, x8, #0x28
  404d18:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  404d1c:	ldr	x0, [sp, #16]
  404d20:	bl	404b90 <printf@plt+0x3410>
  404d24:	ldur	x0, [x29, #-16]
  404d28:	bl	407b34 <printf@plt+0x63b4>
  404d2c:	sub	sp, sp, #0x20
  404d30:	stp	x29, x30, [sp, #16]
  404d34:	add	x29, sp, #0x10
  404d38:	adrp	x8, 404000 <printf@plt+0x2880>
  404d3c:	add	x8, x8, #0xc9c
  404d40:	str	x0, [sp, #8]
  404d44:	ldr	x9, [sp, #8]
  404d48:	mov	x0, x9
  404d4c:	str	x9, [sp]
  404d50:	blr	x8
  404d54:	ldr	x0, [sp]
  404d58:	bl	419194 <_ZdlPv@@Base>
  404d5c:	ldp	x29, x30, [sp, #16]
  404d60:	add	sp, sp, #0x20
  404d64:	ret
  404d68:	sub	sp, sp, #0x70
  404d6c:	stp	x29, x30, [sp, #96]
  404d70:	add	x29, sp, #0x60
  404d74:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  404d78:	add	x8, x8, #0xe40
  404d7c:	stur	x0, [x29, #-16]
  404d80:	ldur	x9, [x29, #-16]
  404d84:	str	x8, [sp, #32]
  404d88:	str	x9, [sp, #24]
  404d8c:	ldr	x8, [sp, #24]
  404d90:	add	x0, x8, #0x28
  404d94:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  404d98:	ldr	x8, [sp, #24]
  404d9c:	ldr	w9, [x8, #32]
  404da0:	add	w9, w9, #0x1
  404da4:	str	w9, [x8, #32]
  404da8:	ldr	x8, [sp, #24]
  404dac:	ldr	x0, [x8, #16]
  404db0:	bl	4015c0 <getc@plt>
  404db4:	stur	w0, [x29, #-20]
  404db8:	ldur	w9, [x29, #-20]
  404dbc:	cmp	w9, #0xd
  404dc0:	b.ne	404e0c <printf@plt+0x368c>  // b.any
  404dc4:	ldr	x8, [sp, #24]
  404dc8:	ldr	x0, [x8, #16]
  404dcc:	bl	4015c0 <getc@plt>
  404dd0:	stur	w0, [x29, #-20]
  404dd4:	ldur	w9, [x29, #-20]
  404dd8:	cmp	w9, #0xa
  404ddc:	b.eq	404e0c <printf@plt+0x368c>  // b.none
  404de0:	sub	x8, x29, #0x28
  404de4:	mov	x0, x8
  404de8:	mov	w1, #0xd                   	// #13
  404dec:	str	x8, [sp, #16]
  404df0:	bl	416c9c <printf@plt+0x1551c>
  404df4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  404df8:	add	x0, x0, #0x6d0
  404dfc:	ldr	x1, [sp, #16]
  404e00:	ldr	x2, [sp, #32]
  404e04:	ldr	x3, [sp, #32]
  404e08:	bl	404fcc <printf@plt+0x384c>
  404e0c:	ldur	w8, [x29, #-20]
  404e10:	mov	w9, #0xffffffff            	// #-1
  404e14:	cmp	w8, w9
  404e18:	b.ne	404e20 <printf@plt+0x36a0>  // b.any
  404e1c:	b	404e84 <printf@plt+0x3704>
  404e20:	ldur	w0, [x29, #-20]
  404e24:	bl	40390c <printf@plt+0x218c>
  404e28:	cbz	w0, 404e5c <printf@plt+0x36dc>
  404e2c:	ldur	w1, [x29, #-20]
  404e30:	add	x8, sp, #0x28
  404e34:	mov	x0, x8
  404e38:	str	x8, [sp, #8]
  404e3c:	bl	416c4c <printf@plt+0x154cc>
  404e40:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  404e44:	add	x0, x0, #0x6d0
  404e48:	ldr	x1, [sp, #8]
  404e4c:	ldr	x2, [sp, #32]
  404e50:	ldr	x3, [sp, #32]
  404e54:	bl	404fcc <printf@plt+0x384c>
  404e58:	b	404e80 <printf@plt+0x3700>
  404e5c:	ldur	w8, [x29, #-20]
  404e60:	ldr	x9, [sp, #24]
  404e64:	add	x0, x9, #0x28
  404e68:	mov	w1, w8
  404e6c:	bl	40395c <printf@plt+0x21dc>
  404e70:	ldur	w8, [x29, #-20]
  404e74:	cmp	w8, #0xa
  404e78:	b.ne	404e80 <printf@plt+0x3700>  // b.any
  404e7c:	b	404e84 <printf@plt+0x3704>
  404e80:	b	404da8 <printf@plt+0x3628>
  404e84:	ldr	x8, [sp, #24]
  404e88:	add	x0, x8, #0x28
  404e8c:	bl	4039c4 <printf@plt+0x2244>
  404e90:	cbnz	w0, 404e9c <printf@plt+0x371c>
  404e94:	stur	wzr, [x29, #-4]
  404e98:	b	404fbc <printf@plt+0x383c>
  404e9c:	ldr	x8, [sp, #24]
  404ea0:	add	x0, x8, #0x28
  404ea4:	bl	4039c4 <printf@plt+0x2244>
  404ea8:	cmp	w0, #0x3
  404eac:	b.lt	404f80 <printf@plt+0x3800>  // b.tstop
  404eb0:	ldr	x8, [sp, #24]
  404eb4:	add	x0, x8, #0x28
  404eb8:	mov	w9, wzr
  404ebc:	mov	w1, w9
  404ec0:	bl	4039f4 <printf@plt+0x2274>
  404ec4:	ldrb	w9, [x0]
  404ec8:	cmp	w9, #0x2e
  404ecc:	b.ne	404f80 <printf@plt+0x3800>  // b.any
  404ed0:	ldr	x8, [sp, #24]
  404ed4:	add	x0, x8, #0x28
  404ed8:	mov	w1, #0x1                   	// #1
  404edc:	bl	4039f4 <printf@plt+0x2274>
  404ee0:	ldrb	w9, [x0]
  404ee4:	cmp	w9, #0x45
  404ee8:	b.ne	404f80 <printf@plt+0x3800>  // b.any
  404eec:	ldr	x8, [sp, #24]
  404ef0:	add	x0, x8, #0x28
  404ef4:	mov	w1, #0x2                   	// #2
  404ef8:	bl	4039f4 <printf@plt+0x2274>
  404efc:	ldrb	w9, [x0]
  404f00:	cmp	w9, #0x51
  404f04:	b.eq	404f24 <printf@plt+0x37a4>  // b.none
  404f08:	ldr	x8, [sp, #24]
  404f0c:	add	x0, x8, #0x28
  404f10:	mov	w1, #0x2                   	// #2
  404f14:	bl	4039f4 <printf@plt+0x2274>
  404f18:	ldrb	w9, [x0]
  404f1c:	cmp	w9, #0x4e
  404f20:	b.ne	404f80 <printf@plt+0x3800>  // b.any
  404f24:	ldr	x8, [sp, #24]
  404f28:	add	x0, x8, #0x28
  404f2c:	bl	4039c4 <printf@plt+0x2244>
  404f30:	cmp	w0, #0x3
  404f34:	b.eq	404fb8 <printf@plt+0x3838>  // b.none
  404f38:	ldr	x8, [sp, #24]
  404f3c:	add	x0, x8, #0x28
  404f40:	mov	w1, #0x3                   	// #3
  404f44:	bl	4039f4 <printf@plt+0x2274>
  404f48:	ldrb	w9, [x0]
  404f4c:	cmp	w9, #0x20
  404f50:	b.eq	404fb8 <printf@plt+0x3838>  // b.none
  404f54:	ldr	x8, [sp, #24]
  404f58:	add	x0, x8, #0x28
  404f5c:	mov	w1, #0x3                   	// #3
  404f60:	bl	4039f4 <printf@plt+0x2274>
  404f64:	ldrb	w9, [x0]
  404f68:	cmp	w9, #0xa
  404f6c:	b.eq	404fb8 <printf@plt+0x3838>  // b.none
  404f70:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f74:	add	x8, x8, #0xa30
  404f78:	ldr	w9, [x8]
  404f7c:	cbnz	w9, 404fb8 <printf@plt+0x3838>
  404f80:	ldr	x8, [sp, #24]
  404f84:	add	x0, x8, #0x28
  404f88:	mov	w9, wzr
  404f8c:	mov	w1, w9
  404f90:	bl	40395c <printf@plt+0x21dc>
  404f94:	ldr	x8, [sp, #24]
  404f98:	add	x10, x8, #0x28
  404f9c:	mov	x0, x10
  404fa0:	bl	4039dc <printf@plt+0x225c>
  404fa4:	ldr	x8, [sp, #24]
  404fa8:	str	x0, [x8, #56]
  404fac:	mov	w9, #0x1                   	// #1
  404fb0:	stur	w9, [x29, #-4]
  404fb4:	b	404fbc <printf@plt+0x383c>
  404fb8:	b	404d8c <printf@plt+0x360c>
  404fbc:	ldur	w0, [x29, #-4]
  404fc0:	ldp	x29, x30, [sp, #96]
  404fc4:	add	sp, sp, #0x70
  404fc8:	ret
  404fcc:	sub	sp, sp, #0x40
  404fd0:	stp	x29, x30, [sp, #48]
  404fd4:	add	x29, sp, #0x30
  404fd8:	add	x8, sp, #0x8
  404fdc:	add	x9, sp, #0x4
  404fe0:	stur	x0, [x29, #-8]
  404fe4:	stur	x1, [x29, #-16]
  404fe8:	str	x2, [sp, #24]
  404fec:	str	x3, [sp, #16]
  404ff0:	mov	x0, x8
  404ff4:	mov	x1, x9
  404ff8:	bl	405c0c <printf@plt+0x448c>
  404ffc:	cbnz	w0, 405018 <printf@plt+0x3898>
  405000:	ldur	x0, [x29, #-8]
  405004:	ldur	x1, [x29, #-16]
  405008:	ldr	x2, [sp, #24]
  40500c:	ldr	x3, [sp, #16]
  405010:	bl	416fbc <printf@plt+0x1583c>
  405014:	b	405034 <printf@plt+0x38b4>
  405018:	ldr	x0, [sp, #8]
  40501c:	ldr	w1, [sp, #4]
  405020:	ldur	x2, [x29, #-8]
  405024:	ldur	x3, [x29, #-16]
  405028:	ldr	x4, [sp, #24]
  40502c:	ldr	x5, [sp, #16]
  405030:	bl	4170f0 <printf@plt+0x15970>
  405034:	ldp	x29, x30, [sp, #48]
  405038:	add	sp, sp, #0x40
  40503c:	ret
  405040:	sub	sp, sp, #0x30
  405044:	stp	x29, x30, [sp, #32]
  405048:	add	x29, sp, #0x20
  40504c:	str	x0, [sp, #16]
  405050:	ldr	x8, [sp, #16]
  405054:	ldr	x9, [x8, #56]
  405058:	ldrb	w10, [x9]
  40505c:	str	x8, [sp, #8]
  405060:	cbnz	w10, 405070 <printf@plt+0x38f0>
  405064:	ldr	x0, [sp, #8]
  405068:	bl	404d68 <printf@plt+0x35e8>
  40506c:	cbz	w0, 405090 <printf@plt+0x3910>
  405070:	ldr	x8, [sp, #8]
  405074:	ldr	x9, [x8, #56]
  405078:	add	x10, x9, #0x1
  40507c:	str	x10, [x8, #56]
  405080:	ldrb	w11, [x9]
  405084:	and	w11, w11, #0xff
  405088:	stur	w11, [x29, #-4]
  40508c:	b	405098 <printf@plt+0x3918>
  405090:	mov	w8, #0xffffffff            	// #-1
  405094:	stur	w8, [x29, #-4]
  405098:	ldur	w0, [x29, #-4]
  40509c:	ldp	x29, x30, [sp, #32]
  4050a0:	add	sp, sp, #0x30
  4050a4:	ret
  4050a8:	sub	sp, sp, #0x30
  4050ac:	stp	x29, x30, [sp, #32]
  4050b0:	add	x29, sp, #0x20
  4050b4:	str	x0, [sp, #16]
  4050b8:	ldr	x8, [sp, #16]
  4050bc:	ldr	x9, [x8, #56]
  4050c0:	ldrb	w10, [x9]
  4050c4:	str	x8, [sp, #8]
  4050c8:	cbnz	w10, 4050d8 <printf@plt+0x3958>
  4050cc:	ldr	x0, [sp, #8]
  4050d0:	bl	404d68 <printf@plt+0x35e8>
  4050d4:	cbz	w0, 4050ec <printf@plt+0x396c>
  4050d8:	ldr	x8, [sp, #8]
  4050dc:	ldr	x9, [x8, #56]
  4050e0:	ldrb	w10, [x9]
  4050e4:	stur	w10, [x29, #-4]
  4050e8:	b	4050f4 <printf@plt+0x3974>
  4050ec:	mov	w8, #0xffffffff            	// #-1
  4050f0:	stur	w8, [x29, #-4]
  4050f4:	ldur	w0, [x29, #-4]
  4050f8:	ldp	x29, x30, [sp, #32]
  4050fc:	add	sp, sp, #0x30
  405100:	ret
  405104:	sub	sp, sp, #0x20
  405108:	mov	w8, #0x1                   	// #1
  40510c:	str	x0, [sp, #24]
  405110:	str	x1, [sp, #16]
  405114:	str	x2, [sp, #8]
  405118:	ldr	x9, [sp, #24]
  40511c:	ldr	x10, [x9, #24]
  405120:	ldr	x11, [sp, #16]
  405124:	str	x10, [x11]
  405128:	ldr	w12, [x9, #32]
  40512c:	ldr	x9, [sp, #8]
  405130:	str	w12, [x9]
  405134:	mov	w0, w8
  405138:	add	sp, sp, #0x20
  40513c:	ret
  405140:	sub	sp, sp, #0x50
  405144:	stp	x29, x30, [sp, #64]
  405148:	add	x29, sp, #0x40
  40514c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  405150:	add	x8, x8, #0x550
  405154:	add	x8, x8, #0x10
  405158:	stur	x0, [x29, #-8]
  40515c:	stur	x1, [x29, #-16]
  405160:	stur	x2, [x29, #-24]
  405164:	ldur	x9, [x29, #-8]
  405168:	ldur	x1, [x29, #-24]
  40516c:	mov	x0, x9
  405170:	str	x8, [sp, #16]
  405174:	str	x9, [sp, #8]
  405178:	bl	404b60 <printf@plt+0x33e0>
  40517c:	ldr	x8, [sp, #16]
  405180:	ldr	x9, [sp, #8]
  405184:	str	x8, [x9]
  405188:	ldur	x0, [x29, #-16]
  40518c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  405190:	str	x0, [sp]
  405194:	b	405198 <printf@plt+0x3a18>
  405198:	ldr	x8, [sp]
  40519c:	ldr	x9, [sp, #8]
  4051a0:	str	x8, [x9, #16]
  4051a4:	str	x8, [x9, #24]
  4051a8:	ldp	x29, x30, [sp, #64]
  4051ac:	add	sp, sp, #0x50
  4051b0:	ret
  4051b4:	str	x0, [sp, #32]
  4051b8:	str	w1, [sp, #28]
  4051bc:	ldr	x0, [sp, #8]
  4051c0:	bl	404b90 <printf@plt+0x3410>
  4051c4:	ldr	x0, [sp, #32]
  4051c8:	bl	401720 <_Unwind_Resume@plt>
  4051cc:	sub	sp, sp, #0x20
  4051d0:	stp	x29, x30, [sp, #16]
  4051d4:	add	x29, sp, #0x10
  4051d8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4051dc:	add	x8, x8, #0x550
  4051e0:	add	x8, x8, #0x10
  4051e4:	str	x0, [sp, #8]
  4051e8:	ldr	x9, [sp, #8]
  4051ec:	str	x8, [x9]
  4051f0:	ldr	x0, [x9, #16]
  4051f4:	str	x9, [sp]
  4051f8:	bl	401510 <free@plt>
  4051fc:	ldr	x0, [sp]
  405200:	bl	404b90 <printf@plt+0x3410>
  405204:	ldp	x29, x30, [sp, #16]
  405208:	add	sp, sp, #0x20
  40520c:	ret
  405210:	sub	sp, sp, #0x20
  405214:	stp	x29, x30, [sp, #16]
  405218:	add	x29, sp, #0x10
  40521c:	adrp	x8, 405000 <printf@plt+0x3880>
  405220:	add	x8, x8, #0x1cc
  405224:	str	x0, [sp, #8]
  405228:	ldr	x9, [sp, #8]
  40522c:	mov	x0, x9
  405230:	str	x9, [sp]
  405234:	blr	x8
  405238:	ldr	x0, [sp]
  40523c:	bl	419194 <_ZdlPv@@Base>
  405240:	ldp	x29, x30, [sp, #16]
  405244:	add	sp, sp, #0x20
  405248:	ret
  40524c:	sub	sp, sp, #0x20
  405250:	str	x0, [sp, #16]
  405254:	ldr	x8, [sp, #16]
  405258:	ldr	x9, [x8, #24]
  40525c:	str	x8, [sp, #8]
  405260:	cbz	x9, 405274 <printf@plt+0x3af4>
  405264:	ldr	x8, [sp, #8]
  405268:	ldr	x9, [x8, #24]
  40526c:	ldrb	w10, [x9]
  405270:	cbnz	w10, 405280 <printf@plt+0x3b00>
  405274:	mov	w8, #0xffffffff            	// #-1
  405278:	str	w8, [sp, #28]
  40527c:	b	40529c <printf@plt+0x3b1c>
  405280:	ldr	x8, [sp, #8]
  405284:	ldr	x9, [x8, #24]
  405288:	add	x10, x9, #0x1
  40528c:	str	x10, [x8, #24]
  405290:	ldrb	w11, [x9]
  405294:	and	w11, w11, #0xff
  405298:	str	w11, [sp, #28]
  40529c:	ldr	w0, [sp, #28]
  4052a0:	add	sp, sp, #0x20
  4052a4:	ret
  4052a8:	sub	sp, sp, #0x20
  4052ac:	str	x0, [sp, #16]
  4052b0:	ldr	x8, [sp, #16]
  4052b4:	ldr	x9, [x8, #24]
  4052b8:	str	x8, [sp, #8]
  4052bc:	cbz	x9, 4052d0 <printf@plt+0x3b50>
  4052c0:	ldr	x8, [sp, #8]
  4052c4:	ldr	x9, [x8, #24]
  4052c8:	ldrb	w10, [x9]
  4052cc:	cbnz	w10, 4052dc <printf@plt+0x3b5c>
  4052d0:	mov	w8, #0xffffffff            	// #-1
  4052d4:	str	w8, [sp, #28]
  4052d8:	b	4052f0 <printf@plt+0x3b70>
  4052dc:	ldr	x8, [sp, #8]
  4052e0:	ldr	x9, [x8, #24]
  4052e4:	ldrb	w10, [x9]
  4052e8:	and	w10, w10, #0xff
  4052ec:	str	w10, [sp, #28]
  4052f0:	ldr	w0, [sp, #28]
  4052f4:	add	sp, sp, #0x20
  4052f8:	ret
  4052fc:	sub	sp, sp, #0x60
  405300:	stp	x29, x30, [sp, #80]
  405304:	add	x29, sp, #0x50
  405308:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  40530c:	add	x8, x8, #0x588
  405310:	add	x8, x8, #0x10
  405314:	stur	x0, [x29, #-8]
  405318:	stur	x1, [x29, #-16]
  40531c:	stur	x2, [x29, #-24]
  405320:	stur	w3, [x29, #-28]
  405324:	str	x4, [sp, #40]
  405328:	ldur	x9, [x29, #-8]
  40532c:	ldur	x1, [x29, #-16]
  405330:	ldr	x2, [sp, #40]
  405334:	mov	x0, x9
  405338:	str	x8, [sp, #16]
  40533c:	str	x9, [sp, #8]
  405340:	bl	405140 <printf@plt+0x39c0>
  405344:	ldr	x8, [sp, #16]
  405348:	ldr	x9, [sp, #8]
  40534c:	str	x8, [x9]
  405350:	ldur	w10, [x29, #-28]
  405354:	str	w10, [x9, #40]
  405358:	ldur	x0, [x29, #-24]
  40535c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  405360:	str	x0, [sp]
  405364:	b	405368 <printf@plt+0x3be8>
  405368:	ldr	x8, [sp]
  40536c:	ldr	x9, [sp, #8]
  405370:	str	x8, [x9, #32]
  405374:	ldp	x29, x30, [sp, #80]
  405378:	add	sp, sp, #0x60
  40537c:	ret
  405380:	str	x0, [sp, #32]
  405384:	str	w1, [sp, #28]
  405388:	ldr	x0, [sp, #8]
  40538c:	bl	4051cc <printf@plt+0x3a4c>
  405390:	ldr	x0, [sp, #32]
  405394:	bl	401720 <_Unwind_Resume@plt>
  405398:	sub	sp, sp, #0x20
  40539c:	stp	x29, x30, [sp, #16]
  4053a0:	add	x29, sp, #0x10
  4053a4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4053a8:	add	x8, x8, #0x588
  4053ac:	add	x8, x8, #0x10
  4053b0:	str	x0, [sp, #8]
  4053b4:	ldr	x9, [sp, #8]
  4053b8:	str	x8, [x9]
  4053bc:	ldr	x0, [x9, #32]
  4053c0:	str	x9, [sp]
  4053c4:	bl	401510 <free@plt>
  4053c8:	ldr	x0, [sp]
  4053cc:	bl	4051cc <printf@plt+0x3a4c>
  4053d0:	ldp	x29, x30, [sp, #16]
  4053d4:	add	sp, sp, #0x20
  4053d8:	ret
  4053dc:	sub	sp, sp, #0x20
  4053e0:	stp	x29, x30, [sp, #16]
  4053e4:	add	x29, sp, #0x10
  4053e8:	adrp	x8, 405000 <printf@plt+0x3880>
  4053ec:	add	x8, x8, #0x398
  4053f0:	str	x0, [sp, #8]
  4053f4:	ldr	x9, [sp, #8]
  4053f8:	mov	x0, x9
  4053fc:	str	x9, [sp]
  405400:	blr	x8
  405404:	ldr	x0, [sp]
  405408:	bl	419194 <_ZdlPv@@Base>
  40540c:	ldp	x29, x30, [sp, #16]
  405410:	add	sp, sp, #0x20
  405414:	ret
  405418:	sub	sp, sp, #0x30
  40541c:	stp	x29, x30, [sp, #32]
  405420:	add	x29, sp, #0x20
  405424:	stur	x0, [x29, #-8]
  405428:	ldur	x8, [x29, #-8]
  40542c:	mov	x0, x8
  405430:	str	x8, [sp, #8]
  405434:	bl	40524c <printf@plt+0x3acc>
  405438:	stur	w0, [x29, #-12]
  40543c:	ldur	w9, [x29, #-12]
  405440:	cmp	w9, #0xa
  405444:	b.ne	405458 <printf@plt+0x3cd8>  // b.any
  405448:	ldr	x8, [sp, #8]
  40544c:	ldr	w9, [x8, #40]
  405450:	add	w9, w9, #0x1
  405454:	str	w9, [x8, #40]
  405458:	ldur	w0, [x29, #-12]
  40545c:	ldp	x29, x30, [sp, #32]
  405460:	add	sp, sp, #0x30
  405464:	ret
  405468:	sub	sp, sp, #0x20
  40546c:	mov	w8, #0x1                   	// #1
  405470:	str	x0, [sp, #24]
  405474:	str	x1, [sp, #16]
  405478:	str	x2, [sp, #8]
  40547c:	ldr	x9, [sp, #24]
  405480:	ldr	x10, [x9, #32]
  405484:	ldr	x11, [sp, #16]
  405488:	str	x10, [x11]
  40548c:	ldr	w12, [x9, #40]
  405490:	ldr	x9, [sp, #8]
  405494:	str	w12, [x9]
  405498:	mov	w0, w8
  40549c:	add	sp, sp, #0x20
  4054a0:	ret
  4054a4:	sub	sp, sp, #0x70
  4054a8:	stp	x29, x30, [sp, #96]
  4054ac:	add	x29, sp, #0x60
  4054b0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4054b4:	add	x8, x8, #0x5c0
  4054b8:	add	x8, x8, #0x10
  4054bc:	mov	x9, xzr
  4054c0:	stur	x0, [x29, #-8]
  4054c4:	stur	x1, [x29, #-16]
  4054c8:	stur	w2, [x29, #-20]
  4054cc:	stur	x3, [x29, #-32]
  4054d0:	stur	x4, [x29, #-40]
  4054d4:	ldur	x10, [x29, #-8]
  4054d8:	ldur	x1, [x29, #-40]
  4054dc:	mov	x0, x10
  4054e0:	str	x8, [sp, #24]
  4054e4:	str	x9, [sp, #16]
  4054e8:	str	x10, [sp, #8]
  4054ec:	bl	404b60 <printf@plt+0x33e0>
  4054f0:	ldr	x8, [sp, #24]
  4054f4:	ldr	x9, [sp, #8]
  4054f8:	str	x8, [x9]
  4054fc:	ldr	x10, [sp, #16]
  405500:	str	x10, [x9, #32]
  405504:	ldur	w11, [x29, #-20]
  405508:	str	w11, [x9, #40]
  40550c:	stur	wzr, [x29, #-44]
  405510:	ldur	w8, [x29, #-44]
  405514:	ldr	x9, [sp, #8]
  405518:	ldr	w10, [x9, #40]
  40551c:	cmp	w8, w10
  405520:	b.ge	405564 <printf@plt+0x3de4>  // b.tcont
  405524:	ldur	x8, [x29, #-32]
  405528:	ldursw	x9, [x29, #-44]
  40552c:	mov	x10, #0x8                   	// #8
  405530:	mul	x9, x10, x9
  405534:	add	x8, x8, x9
  405538:	ldr	x8, [x8]
  40553c:	ldr	x9, [sp, #8]
  405540:	add	x11, x9, #0x30
  405544:	ldursw	x12, [x29, #-44]
  405548:	mul	x10, x10, x12
  40554c:	add	x10, x11, x10
  405550:	str	x8, [x10]
  405554:	ldur	w8, [x29, #-44]
  405558:	add	w8, w8, #0x1
  40555c:	stur	w8, [x29, #-44]
  405560:	b	405510 <printf@plt+0x3d90>
  405564:	ldur	x0, [x29, #-16]
  405568:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40556c:	str	x0, [sp]
  405570:	b	405574 <printf@plt+0x3df4>
  405574:	ldr	x8, [sp]
  405578:	ldr	x9, [sp, #8]
  40557c:	str	x8, [x9, #16]
  405580:	str	x8, [x9, #24]
  405584:	str	wzr, [sp, #32]
  405588:	stur	wzr, [x29, #-44]
  40558c:	ldr	x8, [sp, #8]
  405590:	ldr	x9, [x8, #16]
  405594:	ldursw	x10, [x29, #-44]
  405598:	ldrb	w11, [x9, x10]
  40559c:	cbz	w11, 4056a4 <printf@plt+0x3f24>
  4055a0:	ldr	x8, [sp, #8]
  4055a4:	ldr	x9, [x8, #16]
  4055a8:	ldursw	x10, [x29, #-44]
  4055ac:	ldrb	w11, [x9, x10]
  4055b0:	cmp	w11, #0x24
  4055b4:	b.ne	405664 <printf@plt+0x3ee4>  // b.any
  4055b8:	ldr	x8, [sp, #8]
  4055bc:	ldr	x9, [x8, #16]
  4055c0:	ldur	w10, [x29, #-44]
  4055c4:	add	w10, w10, #0x1
  4055c8:	ldrb	w10, [x9, w10, sxtw]
  4055cc:	cmp	w10, #0x30
  4055d0:	b.lt	405664 <printf@plt+0x3ee4>  // b.tstop
  4055d4:	ldr	x8, [sp, #8]
  4055d8:	ldr	x9, [x8, #16]
  4055dc:	ldur	w10, [x29, #-44]
  4055e0:	add	w10, w10, #0x1
  4055e4:	ldrb	w10, [x9, w10, sxtw]
  4055e8:	cmp	w10, #0x39
  4055ec:	b.gt	405664 <printf@plt+0x3ee4>
  4055f0:	ldr	x8, [sp, #8]
  4055f4:	ldr	x9, [x8, #16]
  4055f8:	ldur	w10, [x29, #-44]
  4055fc:	add	w10, w10, #0x1
  405600:	ldrb	w10, [x9, w10, sxtw]
  405604:	cmp	w10, #0x30
  405608:	b.eq	405660 <printf@plt+0x3ee0>  // b.none
  40560c:	ldr	x8, [sp, #8]
  405610:	ldr	x9, [x8, #16]
  405614:	ldur	w10, [x29, #-44]
  405618:	add	w10, w10, #0x1
  40561c:	stur	w10, [x29, #-44]
  405620:	ldrb	w10, [x9, w10, sxtw]
  405624:	add	w10, w10, #0xe
  405628:	subs	w10, w10, #0x31
  40562c:	ldr	x9, [x8, #16]
  405630:	ldrsw	x11, [sp, #32]
  405634:	mov	w12, w11
  405638:	add	w12, w12, #0x1
  40563c:	str	w12, [sp, #32]
  405640:	add	x9, x9, x11
  405644:	strb	w10, [x9]
  405648:	b	405660 <printf@plt+0x3ee0>
  40564c:	str	x0, [sp, #40]
  405650:	str	w1, [sp, #36]
  405654:	ldr	x0, [sp, #8]
  405658:	bl	404b90 <printf@plt+0x3410>
  40565c:	b	4056c8 <printf@plt+0x3f48>
  405660:	b	405694 <printf@plt+0x3f14>
  405664:	ldr	x8, [sp, #8]
  405668:	ldr	x9, [x8, #16]
  40566c:	ldursw	x10, [x29, #-44]
  405670:	add	x9, x9, x10
  405674:	ldrb	w11, [x9]
  405678:	ldr	x9, [x8, #16]
  40567c:	ldrsw	x10, [sp, #32]
  405680:	mov	w12, w10
  405684:	add	w12, w12, #0x1
  405688:	str	w12, [sp, #32]
  40568c:	add	x9, x9, x10
  405690:	strb	w11, [x9]
  405694:	ldur	w8, [x29, #-44]
  405698:	add	w8, w8, #0x1
  40569c:	stur	w8, [x29, #-44]
  4056a0:	b	40558c <printf@plt+0x3e0c>
  4056a4:	ldr	x8, [sp, #8]
  4056a8:	ldr	x9, [x8, #16]
  4056ac:	ldrsw	x10, [sp, #32]
  4056b0:	add	x9, x9, x10
  4056b4:	mov	w11, #0x0                   	// #0
  4056b8:	strb	w11, [x9]
  4056bc:	ldp	x29, x30, [sp, #96]
  4056c0:	add	sp, sp, #0x70
  4056c4:	ret
  4056c8:	ldr	x0, [sp, #40]
  4056cc:	bl	401720 <_Unwind_Resume@plt>
  4056d0:	sub	sp, sp, #0x40
  4056d4:	stp	x29, x30, [sp, #48]
  4056d8:	add	x29, sp, #0x30
  4056dc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4056e0:	add	x8, x8, #0x5c0
  4056e4:	add	x8, x8, #0x10
  4056e8:	stur	x0, [x29, #-8]
  4056ec:	ldur	x9, [x29, #-8]
  4056f0:	str	x8, [x9]
  4056f4:	stur	wzr, [x29, #-12]
  4056f8:	str	x9, [sp, #24]
  4056fc:	ldur	w8, [x29, #-12]
  405700:	ldr	x9, [sp, #24]
  405704:	ldr	w10, [x9, #40]
  405708:	cmp	w8, w10
  40570c:	b.ge	40574c <printf@plt+0x3fcc>  // b.tcont
  405710:	ldr	x8, [sp, #24]
  405714:	add	x9, x8, #0x30
  405718:	ldursw	x10, [x29, #-12]
  40571c:	mov	x11, #0x8                   	// #8
  405720:	mul	x10, x11, x10
  405724:	add	x9, x9, x10
  405728:	ldr	x9, [x9]
  40572c:	str	x9, [sp, #16]
  405730:	cbz	x9, 40573c <printf@plt+0x3fbc>
  405734:	ldr	x0, [sp, #16]
  405738:	bl	401650 <_ZdaPv@plt>
  40573c:	ldur	w8, [x29, #-12]
  405740:	add	w8, w8, #0x1
  405744:	stur	w8, [x29, #-12]
  405748:	b	4056fc <printf@plt+0x3f7c>
  40574c:	ldr	x8, [sp, #24]
  405750:	ldr	x9, [x8, #16]
  405754:	str	x9, [sp, #8]
  405758:	cbz	x9, 405764 <printf@plt+0x3fe4>
  40575c:	ldr	x0, [sp, #8]
  405760:	bl	401650 <_ZdaPv@plt>
  405764:	ldr	x0, [sp, #24]
  405768:	bl	404b90 <printf@plt+0x3410>
  40576c:	ldp	x29, x30, [sp, #48]
  405770:	add	sp, sp, #0x40
  405774:	ret
  405778:	sub	sp, sp, #0x20
  40577c:	stp	x29, x30, [sp, #16]
  405780:	add	x29, sp, #0x10
  405784:	adrp	x8, 405000 <printf@plt+0x3880>
  405788:	add	x8, x8, #0x6d0
  40578c:	str	x0, [sp, #8]
  405790:	ldr	x9, [sp, #8]
  405794:	mov	x0, x9
  405798:	str	x9, [sp]
  40579c:	blr	x8
  4057a0:	ldr	x0, [sp]
  4057a4:	bl	419194 <_ZdlPv@@Base>
  4057a8:	ldp	x29, x30, [sp, #16]
  4057ac:	add	sp, sp, #0x20
  4057b0:	ret
  4057b4:	sub	sp, sp, #0x30
  4057b8:	str	x0, [sp, #32]
  4057bc:	ldr	x8, [sp, #32]
  4057c0:	ldr	x9, [x8, #32]
  4057c4:	str	x8, [sp, #16]
  4057c8:	cbz	x9, 405808 <printf@plt+0x4088>
  4057cc:	ldr	x8, [sp, #16]
  4057d0:	ldr	x9, [x8, #32]
  4057d4:	ldrb	w10, [x9]
  4057d8:	cbz	w10, 4057fc <printf@plt+0x407c>
  4057dc:	ldr	x8, [sp, #16]
  4057e0:	ldr	x9, [x8, #32]
  4057e4:	add	x10, x9, #0x1
  4057e8:	str	x10, [x8, #32]
  4057ec:	ldrb	w11, [x9]
  4057f0:	and	w11, w11, #0xff
  4057f4:	str	w11, [sp, #44]
  4057f8:	b	405948 <printf@plt+0x41c8>
  4057fc:	mov	x8, xzr
  405800:	ldr	x9, [sp, #16]
  405804:	str	x8, [x9, #32]
  405808:	ldr	x8, [sp, #16]
  40580c:	ldr	x9, [x8, #24]
  405810:	cbnz	x9, 405820 <printf@plt+0x40a0>
  405814:	mov	w8, #0xffffffff            	// #-1
  405818:	str	w8, [sp, #44]
  40581c:	b	405948 <printf@plt+0x41c8>
  405820:	ldr	x8, [sp, #16]
  405824:	ldr	x9, [x8, #24]
  405828:	ldrb	w10, [x9]
  40582c:	mov	w11, #0x0                   	// #0
  405830:	cmp	w10, #0xe
  405834:	str	w11, [sp, #12]
  405838:	b.lt	405854 <printf@plt+0x40d4>  // b.tstop
  40583c:	ldr	x8, [sp, #16]
  405840:	ldr	x9, [x8, #24]
  405844:	ldrb	w10, [x9]
  405848:	cmp	w10, #0x16
  40584c:	cset	w10, le
  405850:	str	w10, [sp, #12]
  405854:	ldr	w8, [sp, #12]
  405858:	tbnz	w8, #0, 405860 <printf@plt+0x40e0>
  40585c:	b	405910 <printf@plt+0x4190>
  405860:	ldr	x8, [sp, #16]
  405864:	ldr	x9, [x8, #24]
  405868:	add	x10, x9, #0x1
  40586c:	str	x10, [x8, #24]
  405870:	ldrb	w11, [x9]
  405874:	subs	w11, w11, #0xe
  405878:	str	w11, [sp, #28]
  40587c:	ldr	w11, [sp, #28]
  405880:	ldr	w12, [x8, #40]
  405884:	cmp	w11, w12
  405888:	b.ge	40590c <printf@plt+0x418c>  // b.tcont
  40588c:	ldr	x8, [sp, #16]
  405890:	add	x9, x8, #0x30
  405894:	ldrsw	x10, [sp, #28]
  405898:	mov	x11, #0x8                   	// #8
  40589c:	mul	x10, x11, x10
  4058a0:	add	x9, x9, x10
  4058a4:	ldr	x9, [x9]
  4058a8:	cbz	x9, 40590c <printf@plt+0x418c>
  4058ac:	ldr	x8, [sp, #16]
  4058b0:	add	x9, x8, #0x30
  4058b4:	ldrsw	x10, [sp, #28]
  4058b8:	mov	x11, #0x8                   	// #8
  4058bc:	mul	x10, x11, x10
  4058c0:	add	x9, x9, x10
  4058c4:	ldr	x9, [x9]
  4058c8:	ldrb	w12, [x9]
  4058cc:	cbz	w12, 40590c <printf@plt+0x418c>
  4058d0:	ldr	x8, [sp, #16]
  4058d4:	add	x9, x8, #0x30
  4058d8:	ldrsw	x10, [sp, #28]
  4058dc:	mov	x11, #0x8                   	// #8
  4058e0:	mul	x10, x11, x10
  4058e4:	add	x9, x9, x10
  4058e8:	ldr	x9, [x9]
  4058ec:	str	x9, [x8, #32]
  4058f0:	ldr	x9, [x8, #32]
  4058f4:	add	x10, x9, #0x1
  4058f8:	str	x10, [x8, #32]
  4058fc:	ldrb	w12, [x9]
  405900:	and	w12, w12, #0xff
  405904:	str	w12, [sp, #44]
  405908:	b	405948 <printf@plt+0x41c8>
  40590c:	b	405820 <printf@plt+0x40a0>
  405910:	ldr	x8, [sp, #16]
  405914:	ldr	x9, [x8, #24]
  405918:	ldrb	w10, [x9]
  40591c:	cbnz	w10, 40592c <printf@plt+0x41ac>
  405920:	mov	w8, #0xffffffff            	// #-1
  405924:	str	w8, [sp, #44]
  405928:	b	405948 <printf@plt+0x41c8>
  40592c:	ldr	x8, [sp, #16]
  405930:	ldr	x9, [x8, #24]
  405934:	add	x10, x9, #0x1
  405938:	str	x10, [x8, #24]
  40593c:	ldrb	w11, [x9]
  405940:	and	w11, w11, #0xff
  405944:	str	w11, [sp, #44]
  405948:	ldr	w0, [sp, #44]
  40594c:	add	sp, sp, #0x30
  405950:	ret
  405954:	sub	sp, sp, #0x30
  405958:	str	x0, [sp, #32]
  40595c:	ldr	x8, [sp, #32]
  405960:	ldr	x9, [x8, #32]
  405964:	str	x8, [sp, #16]
  405968:	cbz	x9, 4059a0 <printf@plt+0x4220>
  40596c:	ldr	x8, [sp, #16]
  405970:	ldr	x9, [x8, #32]
  405974:	ldrb	w10, [x9]
  405978:	cbz	w10, 405994 <printf@plt+0x4214>
  40597c:	ldr	x8, [sp, #16]
  405980:	ldr	x9, [x8, #32]
  405984:	ldrb	w10, [x9]
  405988:	and	w10, w10, #0xff
  40598c:	str	w10, [sp, #44]
  405990:	b	405ad0 <printf@plt+0x4350>
  405994:	mov	x8, xzr
  405998:	ldr	x9, [sp, #16]
  40599c:	str	x8, [x9, #32]
  4059a0:	ldr	x8, [sp, #16]
  4059a4:	ldr	x9, [x8, #24]
  4059a8:	cbnz	x9, 4059b8 <printf@plt+0x4238>
  4059ac:	mov	w8, #0xffffffff            	// #-1
  4059b0:	str	w8, [sp, #44]
  4059b4:	b	405ad0 <printf@plt+0x4350>
  4059b8:	ldr	x8, [sp, #16]
  4059bc:	ldr	x9, [x8, #24]
  4059c0:	ldrb	w10, [x9]
  4059c4:	mov	w11, #0x0                   	// #0
  4059c8:	cmp	w10, #0xe
  4059cc:	str	w11, [sp, #12]
  4059d0:	b.lt	4059ec <printf@plt+0x426c>  // b.tstop
  4059d4:	ldr	x8, [sp, #16]
  4059d8:	ldr	x9, [x8, #24]
  4059dc:	ldrb	w10, [x9]
  4059e0:	cmp	w10, #0x16
  4059e4:	cset	w10, le
  4059e8:	str	w10, [sp, #12]
  4059ec:	ldr	w8, [sp, #12]
  4059f0:	tbnz	w8, #0, 4059f8 <printf@plt+0x4278>
  4059f4:	b	405aa0 <printf@plt+0x4320>
  4059f8:	ldr	x8, [sp, #16]
  4059fc:	ldr	x9, [x8, #24]
  405a00:	add	x10, x9, #0x1
  405a04:	str	x10, [x8, #24]
  405a08:	ldrb	w11, [x9]
  405a0c:	subs	w11, w11, #0xe
  405a10:	str	w11, [sp, #28]
  405a14:	ldr	w11, [sp, #28]
  405a18:	ldr	w12, [x8, #40]
  405a1c:	cmp	w11, w12
  405a20:	b.ge	405a9c <printf@plt+0x431c>  // b.tcont
  405a24:	ldr	x8, [sp, #16]
  405a28:	add	x9, x8, #0x30
  405a2c:	ldrsw	x10, [sp, #28]
  405a30:	mov	x11, #0x8                   	// #8
  405a34:	mul	x10, x11, x10
  405a38:	add	x9, x9, x10
  405a3c:	ldr	x9, [x9]
  405a40:	cbz	x9, 405a9c <printf@plt+0x431c>
  405a44:	ldr	x8, [sp, #16]
  405a48:	add	x9, x8, #0x30
  405a4c:	ldrsw	x10, [sp, #28]
  405a50:	mov	x11, #0x8                   	// #8
  405a54:	mul	x10, x11, x10
  405a58:	add	x9, x9, x10
  405a5c:	ldr	x9, [x9]
  405a60:	ldrb	w12, [x9]
  405a64:	cbz	w12, 405a9c <printf@plt+0x431c>
  405a68:	ldr	x8, [sp, #16]
  405a6c:	add	x9, x8, #0x30
  405a70:	ldrsw	x10, [sp, #28]
  405a74:	mov	x11, #0x8                   	// #8
  405a78:	mul	x10, x11, x10
  405a7c:	add	x9, x9, x10
  405a80:	ldr	x9, [x9]
  405a84:	str	x9, [x8, #32]
  405a88:	ldr	x9, [x8, #32]
  405a8c:	ldrb	w12, [x9]
  405a90:	and	w12, w12, #0xff
  405a94:	str	w12, [sp, #44]
  405a98:	b	405ad0 <printf@plt+0x4350>
  405a9c:	b	4059b8 <printf@plt+0x4238>
  405aa0:	ldr	x8, [sp, #16]
  405aa4:	ldr	x9, [x8, #24]
  405aa8:	ldrb	w10, [x9]
  405aac:	cbnz	w10, 405abc <printf@plt+0x433c>
  405ab0:	mov	w8, #0xffffffff            	// #-1
  405ab4:	str	w8, [sp, #44]
  405ab8:	b	405ad0 <printf@plt+0x4350>
  405abc:	ldr	x8, [sp, #16]
  405ac0:	ldr	x9, [x8, #24]
  405ac4:	ldrb	w10, [x9]
  405ac8:	and	w10, w10, #0xff
  405acc:	str	w10, [sp, #44]
  405ad0:	ldr	w0, [sp, #44]
  405ad4:	add	sp, sp, #0x30
  405ad8:	ret
  405adc:	sub	sp, sp, #0x30
  405ae0:	stp	x29, x30, [sp, #32]
  405ae4:	add	x29, sp, #0x20
  405ae8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405aec:	add	x8, x8, #0xa60
  405af0:	ldr	x9, [x8]
  405af4:	str	x8, [sp, #8]
  405af8:	cbnz	x9, 405b08 <printf@plt+0x4388>
  405afc:	mov	w8, #0xffffffff            	// #-1
  405b00:	stur	w8, [x29, #-4]
  405b04:	b	405b80 <printf@plt+0x4400>
  405b08:	ldr	x8, [sp, #8]
  405b0c:	ldr	x9, [x8]
  405b10:	ldr	x10, [x9]
  405b14:	ldr	x10, [x10, #16]
  405b18:	mov	x0, x9
  405b1c:	blr	x10
  405b20:	stur	w0, [x29, #-8]
  405b24:	ldur	w11, [x29, #-8]
  405b28:	mov	w12, #0xffffffff            	// #-1
  405b2c:	cmp	w11, w12
  405b30:	b.eq	405b40 <printf@plt+0x43c0>  // b.none
  405b34:	ldur	w8, [x29, #-8]
  405b38:	stur	w8, [x29, #-4]
  405b3c:	b	405b80 <printf@plt+0x4400>
  405b40:	ldr	x8, [sp, #8]
  405b44:	ldr	x9, [x8]
  405b48:	str	x9, [sp, #16]
  405b4c:	ldr	x9, [x8]
  405b50:	ldr	x9, [x9, #8]
  405b54:	str	x9, [x8]
  405b58:	ldr	x9, [sp, #16]
  405b5c:	str	x9, [sp]
  405b60:	cbz	x9, 405b78 <printf@plt+0x43f8>
  405b64:	ldr	x8, [sp]
  405b68:	ldr	x9, [x8]
  405b6c:	ldr	x9, [x9, #8]
  405b70:	mov	x0, x8
  405b74:	blr	x9
  405b78:	mov	w8, #0xa                   	// #10
  405b7c:	stur	w8, [x29, #-4]
  405b80:	ldur	w0, [x29, #-4]
  405b84:	ldp	x29, x30, [sp, #32]
  405b88:	add	sp, sp, #0x30
  405b8c:	ret
  405b90:	sub	sp, sp, #0x20
  405b94:	stp	x29, x30, [sp, #16]
  405b98:	add	x29, sp, #0x10
  405b9c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405ba0:	add	x8, x8, #0xa60
  405ba4:	ldr	x8, [x8]
  405ba8:	cbnz	x8, 405bb8 <printf@plt+0x4438>
  405bac:	mov	w8, #0xffffffff            	// #-1
  405bb0:	stur	w8, [x29, #-4]
  405bb4:	b	405bfc <printf@plt+0x447c>
  405bb8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405bbc:	add	x8, x8, #0xa60
  405bc0:	ldr	x8, [x8]
  405bc4:	ldr	x9, [x8]
  405bc8:	ldr	x9, [x9, #24]
  405bcc:	mov	x0, x8
  405bd0:	blr	x9
  405bd4:	str	w0, [sp, #8]
  405bd8:	ldr	w10, [sp, #8]
  405bdc:	mov	w11, #0xffffffff            	// #-1
  405be0:	cmp	w10, w11
  405be4:	b.eq	405bf4 <printf@plt+0x4474>  // b.none
  405be8:	ldr	w8, [sp, #8]
  405bec:	stur	w8, [x29, #-4]
  405bf0:	b	405bfc <printf@plt+0x447c>
  405bf4:	mov	w8, #0xa                   	// #10
  405bf8:	stur	w8, [x29, #-4]
  405bfc:	ldur	w0, [x29, #-4]
  405c00:	ldp	x29, x30, [sp, #16]
  405c04:	add	sp, sp, #0x20
  405c08:	ret
  405c0c:	sub	sp, sp, #0x30
  405c10:	stp	x29, x30, [sp, #32]
  405c14:	add	x29, sp, #0x20
  405c18:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405c1c:	add	x8, x8, #0xa60
  405c20:	str	x0, [sp, #16]
  405c24:	str	x1, [sp, #8]
  405c28:	ldr	x8, [x8]
  405c2c:	str	x8, [sp]
  405c30:	ldr	x8, [sp]
  405c34:	cbz	x8, 405c74 <printf@plt+0x44f4>
  405c38:	ldr	x8, [sp]
  405c3c:	ldr	x1, [sp, #16]
  405c40:	ldr	x2, [sp, #8]
  405c44:	ldr	x9, [x8]
  405c48:	ldr	x9, [x9, #32]
  405c4c:	mov	x0, x8
  405c50:	blr	x9
  405c54:	cbz	w0, 405c64 <printf@plt+0x44e4>
  405c58:	mov	w8, #0x1                   	// #1
  405c5c:	stur	w8, [x29, #-4]
  405c60:	b	405c78 <printf@plt+0x44f8>
  405c64:	ldr	x8, [sp]
  405c68:	ldr	x8, [x8, #8]
  405c6c:	str	x8, [sp]
  405c70:	b	405c30 <printf@plt+0x44b0>
  405c74:	stur	wzr, [x29, #-4]
  405c78:	ldur	w0, [x29, #-4]
  405c7c:	ldp	x29, x30, [sp, #32]
  405c80:	add	sp, sp, #0x30
  405c84:	ret
  405c88:	sub	sp, sp, #0x20
  405c8c:	stp	x29, x30, [sp, #16]
  405c90:	add	x29, sp, #0x10
  405c94:	stur	wzr, [x29, #-4]
  405c98:	ldur	w8, [x29, #-4]
  405c9c:	cmp	w8, #0x4
  405ca0:	b.ge	405cd8 <printf@plt+0x4558>  // b.tcont
  405ca4:	ldursw	x8, [x29, #-4]
  405ca8:	mov	x9, #0x10                  	// #16
  405cac:	mul	x8, x9, x8
  405cb0:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405cb4:	add	x9, x9, #0xa78
  405cb8:	add	x0, x9, x8
  405cbc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  405cc0:	add	x1, x1, #0x6fd
  405cc4:	bl	41a0d4 <_ZdlPvm@@Base+0xf14>
  405cc8:	ldur	w8, [x29, #-4]
  405ccc:	add	w8, w8, #0x1
  405cd0:	stur	w8, [x29, #-4]
  405cd4:	b	405c98 <printf@plt+0x4518>
  405cd8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405cdc:	add	x8, x8, #0xab8
  405ce0:	str	wzr, [x8]
  405ce4:	ldp	x29, x30, [sp, #16]
  405ce8:	add	sp, sp, #0x20
  405cec:	ret
  405cf0:	sub	sp, sp, #0x30
  405cf4:	stp	x29, x30, [sp, #32]
  405cf8:	add	x29, sp, #0x20
  405cfc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405d00:	add	x8, x8, #0xab8
  405d04:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d08:	add	x9, x9, #0xa10
  405d0c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  405d10:	add	x0, x0, #0x6f0
  405d14:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405d18:	add	x10, x10, #0xa78
  405d1c:	ldr	w11, [x8]
  405d20:	stur	w11, [x29, #-4]
  405d24:	ldr	x1, [x9]
  405d28:	str	x9, [sp, #16]
  405d2c:	str	x10, [sp, #8]
  405d30:	bl	401440 <fputs@plt>
  405d34:	ldur	w8, [x29, #-4]
  405d38:	add	w8, w8, #0x1
  405d3c:	mov	w9, #0x4                   	// #4
  405d40:	sdiv	w10, w8, w9
  405d44:	mul	w9, w10, w9
  405d48:	subs	w8, w8, w9
  405d4c:	stur	w8, [x29, #-8]
  405d50:	ldur	w8, [x29, #-8]
  405d54:	adrp	x11, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405d58:	add	x11, x11, #0xab8
  405d5c:	ldr	w9, [x11]
  405d60:	cmp	w8, w9
  405d64:	b.ne	405db8 <printf@plt+0x4638>  // b.any
  405d68:	ldr	x8, [sp, #16]
  405d6c:	ldr	x1, [x8]
  405d70:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  405d74:	add	x0, x0, #0x6fe
  405d78:	bl	401440 <fputs@plt>
  405d7c:	ldursw	x8, [x29, #-4]
  405d80:	mov	x9, #0x10                  	// #16
  405d84:	mul	x8, x9, x8
  405d88:	ldr	x9, [sp, #8]
  405d8c:	add	x8, x9, x8
  405d90:	ldr	x10, [sp, #16]
  405d94:	ldr	x1, [x10]
  405d98:	mov	x0, x8
  405d9c:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  405da0:	ldr	x8, [sp, #16]
  405da4:	ldr	x1, [x8]
  405da8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  405dac:	add	x0, x0, #0x703
  405db0:	bl	401440 <fputs@plt>
  405db4:	b	405e18 <printf@plt+0x4698>
  405db8:	ldursw	x8, [x29, #-4]
  405dbc:	mov	x9, #0x10                  	// #16
  405dc0:	mul	x8, x9, x8
  405dc4:	ldr	x9, [sp, #8]
  405dc8:	add	x0, x9, x8
  405dcc:	bl	4039c4 <printf@plt+0x2244>
  405dd0:	cmp	w0, #0x0
  405dd4:	cset	w10, le
  405dd8:	tbnz	w10, #0, 405e0c <printf@plt+0x468c>
  405ddc:	ldursw	x8, [x29, #-4]
  405de0:	mov	x9, #0x10                  	// #16
  405de4:	mul	x8, x9, x8
  405de8:	ldr	x9, [sp, #8]
  405dec:	add	x0, x9, x8
  405df0:	ldr	x8, [sp, #16]
  405df4:	ldr	x1, [x8]
  405df8:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  405dfc:	ldr	x8, [sp, #16]
  405e00:	ldr	x1, [x8]
  405e04:	mov	w0, #0x20                  	// #32
  405e08:	bl	4014b0 <putc@plt>
  405e0c:	ldur	w8, [x29, #-8]
  405e10:	stur	w8, [x29, #-4]
  405e14:	b	405d34 <printf@plt+0x45b4>
  405e18:	ldr	x8, [sp, #16]
  405e1c:	ldr	x1, [x8]
  405e20:	mov	w0, #0xa                   	// #10
  405e24:	bl	4014b0 <putc@plt>
  405e28:	ldp	x29, x30, [sp, #32]
  405e2c:	add	sp, sp, #0x30
  405e30:	ret
  405e34:	sub	sp, sp, #0x30
  405e38:	stp	x29, x30, [sp, #32]
  405e3c:	add	x29, sp, #0x20
  405e40:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405e44:	add	x8, x8, #0xab8
  405e48:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405e4c:	add	x9, x9, #0xa78
  405e50:	mov	w10, #0x4                   	// #4
  405e54:	stur	x0, [x29, #-8]
  405e58:	ldur	x1, [x29, #-8]
  405e5c:	ldrsw	x11, [x8]
  405e60:	mov	x12, #0x10                  	// #16
  405e64:	mul	x11, x12, x11
  405e68:	add	x0, x9, x11
  405e6c:	str	x8, [sp, #16]
  405e70:	str	w10, [sp, #12]
  405e74:	bl	419fb4 <_ZdlPvm@@Base+0xdf4>
  405e78:	ldr	x8, [sp, #16]
  405e7c:	ldr	w10, [x8]
  405e80:	add	w10, w10, #0x1
  405e84:	ldr	w13, [sp, #12]
  405e88:	sdiv	w14, w10, w13
  405e8c:	mul	w14, w14, w13
  405e90:	subs	w10, w10, w14
  405e94:	str	w10, [x8]
  405e98:	ldp	x29, x30, [sp, #32]
  405e9c:	add	sp, sp, #0x30
  405ea0:	ret
  405ea4:	sub	sp, sp, #0x30
  405ea8:	stp	x29, x30, [sp, #32]
  405eac:	add	x29, sp, #0x20
  405eb0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405eb4:	add	x8, x8, #0xab8
  405eb8:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405ebc:	add	x9, x9, #0xa78
  405ec0:	mov	w10, #0x4                   	// #4
  405ec4:	sturb	w0, [x29, #-1]
  405ec8:	ldurb	w1, [x29, #-1]
  405ecc:	ldrsw	x11, [x8]
  405ed0:	mov	x12, #0x10                  	// #16
  405ed4:	mul	x11, x12, x11
  405ed8:	add	x0, x9, x11
  405edc:	str	x8, [sp, #16]
  405ee0:	str	w10, [sp, #12]
  405ee4:	bl	41a180 <_ZdlPvm@@Base+0xfc0>
  405ee8:	ldr	x8, [sp, #16]
  405eec:	ldr	w10, [x8]
  405ef0:	add	w10, w10, #0x1
  405ef4:	ldr	w13, [sp, #12]
  405ef8:	sdiv	w14, w10, w13
  405efc:	mul	w14, w14, w13
  405f00:	subs	w10, w10, w14
  405f04:	str	w10, [x8]
  405f08:	ldp	x29, x30, [sp, #32]
  405f0c:	add	sp, sp, #0x30
  405f10:	ret
  405f14:	sub	sp, sp, #0x40
  405f18:	stp	x29, x30, [sp, #48]
  405f1c:	add	x29, sp, #0x30
  405f20:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405f24:	add	x8, x8, #0xab8
  405f28:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  405f2c:	add	x9, x9, #0xa78
  405f30:	mov	w10, #0x22                  	// #34
  405f34:	stur	x0, [x29, #-8]
  405f38:	ldrsw	x11, [x8]
  405f3c:	mov	x12, #0x10                  	// #16
  405f40:	mul	x11, x12, x11
  405f44:	add	x9, x9, x11
  405f48:	stur	x9, [x29, #-16]
  405f4c:	ldur	x0, [x29, #-16]
  405f50:	mov	w1, w10
  405f54:	str	x8, [sp, #16]
  405f58:	bl	41a180 <_ZdlPvm@@Base+0xfc0>
  405f5c:	stur	wzr, [x29, #-20]
  405f60:	ldur	w8, [x29, #-20]
  405f64:	ldur	x0, [x29, #-8]
  405f68:	str	w8, [sp, #12]
  405f6c:	bl	4039c4 <printf@plt+0x2244>
  405f70:	ldr	w8, [sp, #12]
  405f74:	cmp	w8, w0
  405f78:	b.ge	405fd8 <printf@plt+0x4858>  // b.tcont
  405f7c:	ldur	x0, [x29, #-8]
  405f80:	ldur	w1, [x29, #-20]
  405f84:	bl	407b40 <printf@plt+0x63c0>
  405f88:	and	w8, w0, #0xff
  405f8c:	cmp	w8, #0x22
  405f90:	b.ne	405fa8 <printf@plt+0x4828>  // b.any
  405f94:	ldur	x0, [x29, #-16]
  405f98:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  405f9c:	add	x1, x1, #0x708
  405fa0:	bl	41a39c <_ZdlPvm@@Base+0x11dc>
  405fa4:	b	405fc8 <printf@plt+0x4848>
  405fa8:	ldur	x0, [x29, #-8]
  405fac:	ldur	w1, [x29, #-20]
  405fb0:	bl	407b40 <printf@plt+0x63c0>
  405fb4:	ldur	x8, [x29, #-16]
  405fb8:	str	w0, [sp, #8]
  405fbc:	mov	x0, x8
  405fc0:	ldr	w1, [sp, #8]
  405fc4:	bl	40395c <printf@plt+0x21dc>
  405fc8:	ldur	w8, [x29, #-20]
  405fcc:	add	w8, w8, #0x1
  405fd0:	stur	w8, [x29, #-20]
  405fd4:	b	405f60 <printf@plt+0x47e0>
  405fd8:	ldur	x0, [x29, #-16]
  405fdc:	mov	w1, #0x22                  	// #34
  405fe0:	bl	40395c <printf@plt+0x21dc>
  405fe4:	ldr	x8, [sp, #16]
  405fe8:	ldr	w9, [x8]
  405fec:	add	w9, w9, #0x1
  405ff0:	mov	w10, #0x4                   	// #4
  405ff4:	sdiv	w11, w9, w10
  405ff8:	mul	w10, w11, w10
  405ffc:	subs	w9, w9, w10
  406000:	str	w9, [x8]
  406004:	ldp	x29, x30, [sp, #48]
  406008:	add	sp, sp, #0x40
  40600c:	ret
  406010:	sub	sp, sp, #0x60
  406014:	stp	x29, x30, [sp, #80]
  406018:	add	x29, sp, #0x50
  40601c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406020:	add	x8, x8, #0xa60
  406024:	stur	x0, [x29, #-8]
  406028:	stur	x1, [x29, #-16]
  40602c:	stur	w2, [x29, #-20]
  406030:	str	x8, [sp, #24]
  406034:	ldr	x8, [sp, #24]
  406038:	ldr	x9, [x8]
  40603c:	cbz	x9, 40607c <printf@plt+0x48fc>
  406040:	ldr	x8, [sp, #24]
  406044:	ldr	x9, [x8]
  406048:	stur	x9, [x29, #-32]
  40604c:	ldr	x9, [x8]
  406050:	ldr	x9, [x9, #8]
  406054:	str	x9, [x8]
  406058:	ldur	x9, [x29, #-32]
  40605c:	str	x9, [sp, #16]
  406060:	cbz	x9, 406078 <printf@plt+0x48f8>
  406064:	ldr	x8, [sp, #16]
  406068:	ldr	x9, [x8]
  40606c:	ldr	x9, [x9, #8]
  406070:	mov	x0, x8
  406074:	blr	x9
  406078:	b	406034 <printf@plt+0x48b4>
  40607c:	mov	x0, #0x30                  	// #48
  406080:	bl	4190bc <_Znwm@@Base>
  406084:	ldur	x1, [x29, #-8]
  406088:	ldur	x2, [x29, #-16]
  40608c:	ldur	w3, [x29, #-20]
  406090:	str	x0, [sp, #8]
  406094:	mov	x8, xzr
  406098:	mov	x4, x8
  40609c:	adrp	x8, 405000 <printf@plt+0x3880>
  4060a0:	add	x8, x8, #0x2fc
  4060a4:	blr	x8
  4060a8:	b	4060ac <printf@plt+0x492c>
  4060ac:	ldr	x8, [sp, #8]
  4060b0:	ldr	x9, [sp, #24]
  4060b4:	str	x8, [x9]
  4060b8:	bl	405c88 <printf@plt+0x4508>
  4060bc:	ldp	x29, x30, [sp, #80]
  4060c0:	add	sp, sp, #0x60
  4060c4:	ret
  4060c8:	str	x0, [sp, #40]
  4060cc:	str	w1, [sp, #36]
  4060d0:	ldr	x0, [sp, #8]
  4060d4:	bl	419194 <_ZdlPv@@Base>
  4060d8:	ldr	x0, [sp, #40]
  4060dc:	bl	401720 <_Unwind_Resume@plt>
  4060e0:	sub	sp, sp, #0xa0
  4060e4:	stp	x29, x30, [sp, #144]
  4060e8:	add	x29, sp, #0x90
  4060ec:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4060f0:	add	x8, x8, #0xa68
  4060f4:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x1e40>
  4060f8:	add	x9, x9, #0x70b
  4060fc:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406100:	add	x10, x10, #0xe40
  406104:	sub	x0, x29, #0x8
  406108:	sub	x1, x29, #0xc
  40610c:	str	x8, [sp, #48]
  406110:	str	x9, [sp, #40]
  406114:	str	x10, [sp, #32]
  406118:	bl	405c0c <printf@plt+0x448c>
  40611c:	stur	w0, [x29, #-16]
  406120:	bl	405adc <printf@plt+0x435c>
  406124:	stur	w0, [x29, #-20]
  406128:	ldur	w8, [x29, #-20]
  40612c:	mov	w9, #0x1                   	// #1
  406130:	cmp	w8, #0x20
  406134:	str	w9, [sp, #28]
  406138:	b.eq	406160 <printf@plt+0x49e0>  // b.none
  40613c:	ldur	w8, [x29, #-20]
  406140:	mov	w9, #0x1                   	// #1
  406144:	cmp	w8, #0x9
  406148:	str	w9, [sp, #28]
  40614c:	b.eq	406160 <printf@plt+0x49e0>  // b.none
  406150:	ldur	w8, [x29, #-20]
  406154:	cmp	w8, #0xa
  406158:	cset	w8, eq  // eq = none
  40615c:	str	w8, [sp, #28]
  406160:	ldr	w8, [sp, #28]
  406164:	tbnz	w8, #0, 40616c <printf@plt+0x49ec>
  406168:	b	406178 <printf@plt+0x49f8>
  40616c:	bl	405adc <printf@plt+0x435c>
  406170:	stur	w0, [x29, #-20]
  406174:	b	406128 <printf@plt+0x49a8>
  406178:	ldr	x0, [sp, #48]
  40617c:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  406180:	ldur	w8, [x29, #-20]
  406184:	mov	w9, #0xffffffff            	// #-1
  406188:	cmp	w8, w9
  40618c:	b.ne	4061d0 <printf@plt+0x4a50>  // b.any
  406190:	ldur	w8, [x29, #-16]
  406194:	cbz	w8, 4061b8 <printf@plt+0x4a38>
  406198:	ldur	x0, [x29, #-8]
  40619c:	ldur	w1, [x29, #-12]
  4061a0:	ldr	x2, [sp, #40]
  4061a4:	ldr	x3, [sp, #32]
  4061a8:	ldr	x4, [sp, #32]
  4061ac:	ldr	x5, [sp, #32]
  4061b0:	bl	4170f0 <printf@plt+0x15970>
  4061b4:	b	4061cc <printf@plt+0x4a4c>
  4061b8:	ldr	x0, [sp, #40]
  4061bc:	ldr	x1, [sp, #32]
  4061c0:	ldr	x2, [sp, #32]
  4061c4:	ldr	x3, [sp, #32]
  4061c8:	bl	416fbc <printf@plt+0x1583c>
  4061cc:	b	4062f4 <printf@plt+0x4b74>
  4061d0:	bl	405adc <printf@plt+0x435c>
  4061d4:	stur	w0, [x29, #-24]
  4061d8:	ldur	w8, [x29, #-24]
  4061dc:	mov	w9, #0xffffffff            	// #-1
  4061e0:	cmp	w8, w9
  4061e4:	b.ne	406274 <printf@plt+0x4af4>  // b.any
  4061e8:	ldur	w8, [x29, #-16]
  4061ec:	cbz	w8, 406210 <printf@plt+0x4a90>
  4061f0:	ldur	x0, [x29, #-8]
  4061f4:	ldur	w1, [x29, #-12]
  4061f8:	ldr	x2, [sp, #40]
  4061fc:	ldr	x3, [sp, #32]
  406200:	ldr	x4, [sp, #32]
  406204:	ldr	x5, [sp, #32]
  406208:	bl	4170f0 <printf@plt+0x15970>
  40620c:	b	406224 <printf@plt+0x4aa4>
  406210:	ldr	x0, [sp, #40]
  406214:	ldr	x1, [sp, #32]
  406218:	ldr	x2, [sp, #32]
  40621c:	ldr	x3, [sp, #32]
  406220:	bl	416fbc <printf@plt+0x1583c>
  406224:	ldur	w8, [x29, #-20]
  406228:	sub	x9, x29, #0x28
  40622c:	str	w8, [sp, #24]
  406230:	mov	x8, x9
  406234:	ldr	w10, [sp, #24]
  406238:	mov	w0, w10
  40623c:	ldr	x1, [sp, #48]
  406240:	str	x9, [sp, #16]
  406244:	bl	407bc0 <printf@plt+0x6440>
  406248:	ldr	x0, [sp, #16]
  40624c:	bl	405e34 <printf@plt+0x46b4>
  406250:	b	406254 <printf@plt+0x4ad4>
  406254:	sub	x0, x29, #0x28
  406258:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  40625c:	b	4062f4 <printf@plt+0x4b74>
  406260:	stur	x0, [x29, #-48]
  406264:	stur	w1, [x29, #-52]
  406268:	sub	x0, x29, #0x28
  40626c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  406270:	b	406324 <printf@plt+0x4ba4>
  406274:	ldur	w8, [x29, #-24]
  406278:	ldur	w9, [x29, #-20]
  40627c:	cmp	w8, w9
  406280:	b.ne	406288 <printf@plt+0x4b08>  // b.any
  406284:	b	40629c <printf@plt+0x4b1c>
  406288:	ldur	w8, [x29, #-24]
  40628c:	ldr	x0, [sp, #48]
  406290:	mov	w1, w8
  406294:	bl	40395c <printf@plt+0x21dc>
  406298:	b	4061d0 <printf@plt+0x4a50>
  40629c:	ldur	w8, [x29, #-20]
  4062a0:	add	x9, sp, #0x38
  4062a4:	str	w8, [sp, #12]
  4062a8:	mov	x8, x9
  4062ac:	ldr	w10, [sp, #12]
  4062b0:	mov	w0, w10
  4062b4:	ldr	x1, [sp, #48]
  4062b8:	str	x9, [sp]
  4062bc:	bl	407bc0 <printf@plt+0x6440>
  4062c0:	ldur	w10, [x29, #-20]
  4062c4:	add	x8, sp, #0x48
  4062c8:	ldr	x0, [sp]
  4062cc:	mov	w1, w10
  4062d0:	bl	407c08 <printf@plt+0x6488>
  4062d4:	b	4062d8 <printf@plt+0x4b58>
  4062d8:	add	x0, sp, #0x48
  4062dc:	bl	405e34 <printf@plt+0x46b4>
  4062e0:	b	4062e4 <printf@plt+0x4b64>
  4062e4:	add	x0, sp, #0x48
  4062e8:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  4062ec:	add	x0, sp, #0x38
  4062f0:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  4062f4:	ldp	x29, x30, [sp, #144]
  4062f8:	add	sp, sp, #0xa0
  4062fc:	ret
  406300:	stur	x0, [x29, #-48]
  406304:	stur	w1, [x29, #-52]
  406308:	b	40631c <printf@plt+0x4b9c>
  40630c:	stur	x0, [x29, #-48]
  406310:	stur	w1, [x29, #-52]
  406314:	add	x0, sp, #0x48
  406318:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  40631c:	add	x0, sp, #0x38
  406320:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  406324:	ldur	x0, [x29, #-48]
  406328:	bl	401720 <_Unwind_Resume@plt>
  40632c:	sub	sp, sp, #0xa0
  406330:	stp	x29, x30, [sp, #144]
  406334:	add	x29, sp, #0x90
  406338:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40633c:	add	x8, x8, #0xa68
  406340:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406344:	add	x9, x9, #0xe40
  406348:	stur	x0, [x29, #-8]
  40634c:	str	wzr, [sp, #60]
  406350:	str	wzr, [sp, #56]
  406354:	str	x8, [sp, #24]
  406358:	str	x9, [sp, #16]
  40635c:	ldr	w8, [sp, #56]
  406360:	cmp	w8, #0x9
  406364:	b.ge	406394 <printf@plt+0x4c14>  // b.tcont
  406368:	ldrsw	x8, [sp, #56]
  40636c:	mov	x9, #0x8                   	// #8
  406370:	mul	x8, x9, x8
  406374:	add	x9, sp, #0x40
  406378:	add	x8, x9, x8
  40637c:	mov	x9, xzr
  406380:	str	x9, [x8]
  406384:	ldr	w8, [sp, #56]
  406388:	add	w8, w8, #0x1
  40638c:	str	w8, [sp, #56]
  406390:	b	40635c <printf@plt+0x4bdc>
  406394:	str	wzr, [sp, #52]
  406398:	ldr	x0, [sp, #24]
  40639c:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  4063a0:	bl	405adc <printf@plt+0x435c>
  4063a4:	str	w0, [sp, #48]
  4063a8:	ldr	w8, [sp, #48]
  4063ac:	mov	w9, #0xffffffff            	// #-1
  4063b0:	cmp	w8, w9
  4063b4:	b.ne	4063d4 <printf@plt+0x4c54>  // b.any
  4063b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4063bc:	add	x0, x0, #0x72d
  4063c0:	ldr	x1, [sp, #16]
  4063c4:	ldr	x2, [sp, #16]
  4063c8:	ldr	x3, [sp, #16]
  4063cc:	bl	404fcc <printf@plt+0x384c>
  4063d0:	b	4064c4 <printf@plt+0x4d44>
  4063d4:	ldr	w8, [sp, #52]
  4063d8:	cbnz	w8, 40647c <printf@plt+0x4cfc>
  4063dc:	ldr	w8, [sp, #48]
  4063e0:	cmp	w8, #0x2c
  4063e4:	b.eq	4063f4 <printf@plt+0x4c74>  // b.none
  4063e8:	ldr	w8, [sp, #48]
  4063ec:	cmp	w8, #0x29
  4063f0:	b.ne	40647c <printf@plt+0x4cfc>  // b.any
  4063f4:	ldr	x0, [sp, #24]
  4063f8:	bl	4039c4 <printf@plt+0x2244>
  4063fc:	cmp	w0, #0x0
  406400:	cset	w8, le
  406404:	tbnz	w8, #0, 406440 <printf@plt+0x4cc0>
  406408:	ldr	x0, [sp, #24]
  40640c:	mov	w8, wzr
  406410:	mov	w1, w8
  406414:	bl	40395c <printf@plt+0x21dc>
  406418:	ldr	x9, [sp, #24]
  40641c:	mov	x0, x9
  406420:	bl	4039dc <printf@plt+0x225c>
  406424:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  406428:	ldrsw	x9, [sp, #60]
  40642c:	mov	x10, #0x8                   	// #8
  406430:	mul	x9, x10, x9
  406434:	add	x10, sp, #0x40
  406438:	add	x9, x10, x9
  40643c:	str	x0, [x9]
  406440:	ldr	w8, [sp, #60]
  406444:	cmp	w8, #0x0
  406448:	cset	w8, gt
  40644c:	tbnz	w8, #0, 40646c <printf@plt+0x4cec>
  406450:	ldr	w8, [sp, #48]
  406454:	cmp	w8, #0x29
  406458:	b.ne	40646c <printf@plt+0x4cec>  // b.any
  40645c:	ldr	w8, [sp, #56]
  406460:	cmp	w8, #0x0
  406464:	cset	w8, le
  406468:	tbnz	w8, #0, 406478 <printf@plt+0x4cf8>
  40646c:	ldr	w8, [sp, #60]
  406470:	add	w8, w8, #0x1
  406474:	str	w8, [sp, #60]
  406478:	b	4064c4 <printf@plt+0x4d44>
  40647c:	ldr	w8, [sp, #48]
  406480:	ldr	x0, [sp, #24]
  406484:	mov	w1, w8
  406488:	bl	40395c <printf@plt+0x21dc>
  40648c:	ldr	w8, [sp, #48]
  406490:	cmp	w8, #0x28
  406494:	b.ne	4064a8 <printf@plt+0x4d28>  // b.any
  406498:	ldr	w8, [sp, #52]
  40649c:	add	w8, w8, #0x1
  4064a0:	str	w8, [sp, #52]
  4064a4:	b	4064c0 <printf@plt+0x4d40>
  4064a8:	ldr	w8, [sp, #48]
  4064ac:	cmp	w8, #0x29
  4064b0:	b.ne	4064c0 <printf@plt+0x4d40>  // b.any
  4064b4:	ldr	w8, [sp, #52]
  4064b8:	subs	w8, w8, #0x1
  4064bc:	str	w8, [sp, #52]
  4064c0:	b	4063a0 <printf@plt+0x4c20>
  4064c4:	ldr	w8, [sp, #48]
  4064c8:	mov	w9, #0x0                   	// #0
  4064cc:	cmp	w8, #0x29
  4064d0:	str	w9, [sp, #12]
  4064d4:	b.eq	4064ec <printf@plt+0x4d6c>  // b.none
  4064d8:	ldr	w8, [sp, #48]
  4064dc:	mov	w9, #0xffffffff            	// #-1
  4064e0:	cmp	w8, w9
  4064e4:	cset	w8, ne  // ne = any
  4064e8:	str	w8, [sp, #12]
  4064ec:	ldr	w8, [sp, #12]
  4064f0:	tbnz	w8, #0, 406398 <printf@plt+0x4c18>
  4064f4:	mov	x0, #0x78                  	// #120
  4064f8:	bl	4190bc <_Znwm@@Base>
  4064fc:	ldur	x1, [x29, #-8]
  406500:	ldr	w2, [sp, #60]
  406504:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406508:	add	x8, x8, #0xa60
  40650c:	ldr	x4, [x8]
  406510:	str	x0, [sp]
  406514:	add	x3, sp, #0x40
  406518:	adrp	x8, 405000 <printf@plt+0x3880>
  40651c:	add	x8, x8, #0x4a4
  406520:	blr	x8
  406524:	b	406528 <printf@plt+0x4da8>
  406528:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40652c:	add	x8, x8, #0xa60
  406530:	ldr	x9, [sp]
  406534:	str	x9, [x8]
  406538:	ldp	x29, x30, [sp, #144]
  40653c:	add	sp, sp, #0xa0
  406540:	ret
  406544:	str	x0, [sp, #40]
  406548:	str	w1, [sp, #36]
  40654c:	ldr	x0, [sp]
  406550:	bl	419194 <_ZdlPv@@Base>
  406554:	ldr	x0, [sp, #40]
  406558:	bl	401720 <_Unwind_Resume@plt>
  40655c:	sub	sp, sp, #0xb0
  406560:	stp	x29, x30, [sp, #160]
  406564:	add	x29, sp, #0xa0
  406568:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40656c:	add	x8, x8, #0xa68
  406570:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406574:	add	x9, x9, #0xe40
  406578:	stur	w0, [x29, #-8]
  40657c:	str	x8, [sp, #72]
  406580:	str	x9, [sp, #64]
  406584:	bl	405adc <printf@plt+0x435c>
  406588:	stur	w0, [x29, #-12]
  40658c:	ldur	w8, [x29, #-12]
  406590:	mov	w9, #0x1                   	// #1
  406594:	cmp	w8, #0x20
  406598:	str	w9, [sp, #60]
  40659c:	b.eq	4065b0 <printf@plt+0x4e30>  // b.none
  4065a0:	ldur	w8, [x29, #-12]
  4065a4:	cmp	w8, #0xa
  4065a8:	cset	w8, eq  // eq = none
  4065ac:	str	w8, [sp, #60]
  4065b0:	ldr	w8, [sp, #60]
  4065b4:	tbnz	w8, #0, 4065bc <printf@plt+0x4e3c>
  4065b8:	b	4065c8 <printf@plt+0x4e48>
  4065bc:	bl	405adc <printf@plt+0x435c>
  4065c0:	stur	w0, [x29, #-12]
  4065c4:	b	40658c <printf@plt+0x4e0c>
  4065c8:	ldur	w8, [x29, #-12]
  4065cc:	mov	w9, #0xffffffff            	// #-1
  4065d0:	cmp	w8, w9
  4065d4:	str	w8, [sp, #56]
  4065d8:	b.eq	406634 <printf@plt+0x4eb4>  // b.none
  4065dc:	b	4065e0 <printf@plt+0x4e60>
  4065e0:	ldr	w8, [sp, #56]
  4065e4:	cmp	w8, #0x9
  4065e8:	b.eq	406778 <printf@plt+0x4ff8>  // b.none
  4065ec:	b	4065f0 <printf@plt+0x4e70>
  4065f0:	ldr	w8, [sp, #56]
  4065f4:	cmp	w8, #0x22
  4065f8:	b.eq	40667c <printf@plt+0x4efc>  // b.none
  4065fc:	b	406600 <printf@plt+0x4e80>
  406600:	ldr	w8, [sp, #56]
  406604:	cmp	w8, #0x5e
  406608:	b.eq	406778 <printf@plt+0x4ff8>  // b.none
  40660c:	b	406610 <printf@plt+0x4e90>
  406610:	ldr	w8, [sp, #56]
  406614:	cmp	w8, #0x7b
  406618:	b.eq	406778 <printf@plt+0x4ff8>  // b.none
  40661c:	b	406620 <printf@plt+0x4ea0>
  406620:	ldr	w8, [sp, #56]
  406624:	subs	w9, w8, #0x7d
  406628:	cmp	w9, #0x1
  40662c:	b.ls	406778 <printf@plt+0x4ff8>  // b.plast
  406630:	b	406790 <printf@plt+0x5010>
  406634:	sub	x8, x29, #0x20
  406638:	mov	x0, x8
  40663c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  406640:	add	x1, x1, #0x759
  406644:	str	x8, [sp, #48]
  406648:	bl	419e0c <_ZdlPvm@@Base+0xc4c>
  40664c:	ldr	x0, [sp, #48]
  406650:	bl	405e34 <printf@plt+0x46b4>
  406654:	b	406658 <printf@plt+0x4ed8>
  406658:	sub	x0, x29, #0x20
  40665c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  406660:	stur	wzr, [x29, #-4]
  406664:	b	406b6c <printf@plt+0x53ec>
  406668:	stur	x0, [x29, #-40]
  40666c:	stur	w1, [x29, #-44]
  406670:	sub	x0, x29, #0x20
  406674:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  406678:	b	406b7c <printf@plt+0x53fc>
  40667c:	stur	wzr, [x29, #-48]
  406680:	ldr	x0, [sp, #72]
  406684:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  406688:	bl	405adc <printf@plt+0x435c>
  40668c:	stur	w0, [x29, #-12]
  406690:	ldur	w8, [x29, #-12]
  406694:	mov	w9, #0xffffffff            	// #-1
  406698:	cmp	w8, w9
  40669c:	b.ne	4066bc <printf@plt+0x4f3c>  // b.any
  4066a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4066a4:	add	x0, x0, #0x766
  4066a8:	ldr	x1, [sp, #64]
  4066ac:	ldr	x2, [sp, #64]
  4066b0:	ldr	x3, [sp, #64]
  4066b4:	bl	404fcc <printf@plt+0x384c>
  4066b8:	b	406764 <printf@plt+0x4fe4>
  4066bc:	ldur	w8, [x29, #-12]
  4066c0:	cmp	w8, #0xa
  4066c4:	b.ne	4066e4 <printf@plt+0x4f64>  // b.any
  4066c8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4066cc:	add	x0, x0, #0x770
  4066d0:	ldr	x1, [sp, #64]
  4066d4:	ldr	x2, [sp, #64]
  4066d8:	ldr	x3, [sp, #64]
  4066dc:	bl	404fcc <printf@plt+0x384c>
  4066e0:	b	406764 <printf@plt+0x4fe4>
  4066e4:	ldur	w8, [x29, #-12]
  4066e8:	cmp	w8, #0x22
  4066ec:	b.ne	406720 <printf@plt+0x4fa0>  // b.any
  4066f0:	ldur	w8, [x29, #-48]
  4066f4:	cbnz	w8, 4066fc <printf@plt+0x4f7c>
  4066f8:	b	406764 <printf@plt+0x4fe4>
  4066fc:	ldr	x0, [sp, #72]
  406700:	bl	4039c4 <printf@plt+0x2244>
  406704:	subs	w1, w0, #0x1
  406708:	ldr	x0, [sp, #72]
  40670c:	bl	4039f4 <printf@plt+0x2274>
  406710:	mov	w8, #0x22                  	// #34
  406714:	strb	w8, [x0]
  406718:	stur	wzr, [x29, #-48]
  40671c:	b	406760 <printf@plt+0x4fe0>
  406720:	ldur	w8, [x29, #-12]
  406724:	ldr	x0, [sp, #72]
  406728:	mov	w1, w8
  40672c:	bl	40395c <printf@plt+0x21dc>
  406730:	ldur	w8, [x29, #-48]
  406734:	cbz	w8, 406744 <printf@plt+0x4fc4>
  406738:	mov	w8, wzr
  40673c:	str	w8, [sp, #44]
  406740:	b	406758 <printf@plt+0x4fd8>
  406744:	ldur	w8, [x29, #-12]
  406748:	cmp	w8, #0x5c
  40674c:	cset	w8, eq  // eq = none
  406750:	and	w8, w8, #0x1
  406754:	str	w8, [sp, #44]
  406758:	ldr	w8, [sp, #44]
  40675c:	stur	w8, [x29, #-48]
  406760:	b	406688 <printf@plt+0x4f08>
  406764:	ldr	x0, [sp, #72]
  406768:	bl	405f14 <printf@plt+0x4794>
  40676c:	mov	w8, #0x11a                 	// #282
  406770:	stur	w8, [x29, #-4]
  406774:	b	406b6c <printf@plt+0x53ec>
  406778:	ldur	w8, [x29, #-12]
  40677c:	mov	w0, w8
  406780:	bl	405ea4 <printf@plt+0x4724>
  406784:	ldur	w8, [x29, #-12]
  406788:	stur	w8, [x29, #-4]
  40678c:	b	406b6c <printf@plt+0x53ec>
  406790:	stur	wzr, [x29, #-52]
  406794:	stur	wzr, [x29, #-56]
  406798:	ldr	x0, [sp, #72]
  40679c:	bl	41aa80 <_ZdlPvm@@Base+0x18c0>
  4067a0:	ldur	w8, [x29, #-12]
  4067a4:	cmp	w8, #0x5c
  4067a8:	b.ne	4067b8 <printf@plt+0x5038>  // b.any
  4067ac:	mov	w8, #0x1                   	// #1
  4067b0:	stur	w8, [x29, #-56]
  4067b4:	b	4067c8 <printf@plt+0x5048>
  4067b8:	ldur	w8, [x29, #-12]
  4067bc:	ldr	x0, [sp, #72]
  4067c0:	mov	w1, w8
  4067c4:	bl	40395c <printf@plt+0x21dc>
  4067c8:	stur	wzr, [x29, #-60]
  4067cc:	ldur	w8, [x29, #-60]
  4067d0:	cmp	w8, #0x0
  4067d4:	cset	w8, ne  // ne = any
  4067d8:	eor	w8, w8, #0x1
  4067dc:	tbnz	w8, #0, 4067e4 <printf@plt+0x5064>
  4067e0:	b	406a58 <printf@plt+0x52d8>
  4067e4:	bl	405b90 <printf@plt+0x4410>
  4067e8:	stur	w0, [x29, #-12]
  4067ec:	ldur	w8, [x29, #-56]
  4067f0:	cbnz	w8, 406894 <printf@plt+0x5114>
  4067f4:	ldur	w8, [x29, #-8]
  4067f8:	cbz	w8, 406894 <printf@plt+0x5114>
  4067fc:	ldur	w8, [x29, #-12]
  406800:	cmp	w8, #0x28
  406804:	b.ne	406894 <printf@plt+0x5114>  // b.any
  406808:	ldr	x0, [sp, #72]
  40680c:	mov	w8, wzr
  406810:	mov	w1, w8
  406814:	bl	40395c <printf@plt+0x21dc>
  406818:	ldr	x9, [sp, #72]
  40681c:	mov	x0, x9
  406820:	bl	4039dc <printf@plt+0x225c>
  406824:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406828:	add	x9, x9, #0xa50
  40682c:	str	x0, [sp, #32]
  406830:	mov	x0, x9
  406834:	ldr	x1, [sp, #32]
  406838:	bl	404138 <printf@plt+0x29b8>
  40683c:	stur	x0, [x29, #-72]
  406840:	ldur	x9, [x29, #-72]
  406844:	cbz	x9, 406880 <printf@plt+0x5100>
  406848:	ldur	x8, [x29, #-72]
  40684c:	ldrb	w9, [x8]
  406850:	cbz	w9, 406880 <printf@plt+0x5100>
  406854:	ldur	x8, [x29, #-72]
  406858:	ldrb	w9, [x8, #1]
  40685c:	cbnz	w9, 406880 <printf@plt+0x5100>
  406860:	bl	405adc <printf@plt+0x435c>
  406864:	ldur	x8, [x29, #-72]
  406868:	ldr	x8, [x8, #8]
  40686c:	mov	x0, x8
  406870:	bl	40632c <printf@plt+0x4bac>
  406874:	mov	w9, #0x1                   	// #1
  406878:	stur	w9, [x29, #-52]
  40687c:	b	406a58 <printf@plt+0x52d8>
  406880:	ldr	x0, [sp, #72]
  406884:	bl	4039c4 <printf@plt+0x2244>
  406888:	subs	w1, w0, #0x1
  40688c:	ldr	x0, [sp, #72]
  406890:	bl	41a9f0 <_ZdlPvm@@Base+0x1830>
  406894:	ldur	w8, [x29, #-56]
  406898:	cbz	w8, 406984 <printf@plt+0x5204>
  40689c:	stur	wzr, [x29, #-56]
  4068a0:	ldur	w8, [x29, #-12]
  4068a4:	add	w8, w8, #0x1
  4068a8:	mov	w9, w8
  4068ac:	ubfx	x9, x9, #0, #32
  4068b0:	cmp	x9, #0x23
  4068b4:	str	x9, [sp, #24]
  4068b8:	b.hi	406958 <printf@plt+0x51d8>  // b.pmore
  4068bc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4068c0:	add	x8, x8, #0x3c0
  4068c4:	ldr	x11, [sp, #24]
  4068c8:	ldrsw	x10, [x8, x11, lsl #2]
  4068cc:	add	x9, x8, x10
  4068d0:	br	x9
  4068d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4068d8:	add	x0, x0, #0x792
  4068dc:	ldr	x1, [sp, #64]
  4068e0:	ldr	x2, [sp, #64]
  4068e4:	ldr	x3, [sp, #64]
  4068e8:	bl	404fcc <printf@plt+0x384c>
  4068ec:	mov	w8, #0x1                   	// #1
  4068f0:	stur	w8, [x29, #-60]
  4068f4:	b	406980 <printf@plt+0x5200>
  4068f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4068fc:	add	x0, x0, #0x7b1
  406900:	ldr	x1, [sp, #64]
  406904:	ldr	x2, [sp, #64]
  406908:	ldr	x3, [sp, #64]
  40690c:	bl	404fcc <printf@plt+0x384c>
  406910:	mov	w8, #0x1                   	// #1
  406914:	stur	w8, [x29, #-60]
  406918:	b	406980 <printf@plt+0x5200>
  40691c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406920:	add	x0, x0, #0x7d9
  406924:	ldr	x1, [sp, #64]
  406928:	ldr	x2, [sp, #64]
  40692c:	ldr	x3, [sp, #64]
  406930:	bl	404fcc <printf@plt+0x384c>
  406934:	mov	w8, #0x1                   	// #1
  406938:	stur	w8, [x29, #-60]
  40693c:	b	406980 <printf@plt+0x5200>
  406940:	bl	405adc <printf@plt+0x435c>
  406944:	ldr	x8, [sp, #72]
  406948:	mov	x0, x8
  40694c:	mov	w1, #0x22                  	// #34
  406950:	bl	40395c <printf@plt+0x21dc>
  406954:	b	406980 <printf@plt+0x5200>
  406958:	bl	405adc <printf@plt+0x435c>
  40695c:	ldr	x8, [sp, #72]
  406960:	mov	x0, x8
  406964:	mov	w1, #0x5c                  	// #92
  406968:	bl	40395c <printf@plt+0x21dc>
  40696c:	ldur	w9, [x29, #-12]
  406970:	ldr	x8, [sp, #72]
  406974:	mov	x0, x8
  406978:	mov	w1, w9
  40697c:	bl	40395c <printf@plt+0x21dc>
  406980:	b	406a54 <printf@plt+0x52d4>
  406984:	ldur	w8, [x29, #-12]
  406988:	mov	w9, #0xffffffff            	// #-1
  40698c:	cmp	w8, w9
  406990:	str	w8, [sp, #20]
  406994:	b.eq	406a20 <printf@plt+0x52a0>  // b.none
  406998:	b	40699c <printf@plt+0x521c>
  40699c:	ldr	w8, [sp, #20]
  4069a0:	subs	w9, w8, #0x9
  4069a4:	cmp	w9, #0x1
  4069a8:	b.ls	406a20 <printf@plt+0x52a0>  // b.plast
  4069ac:	b	4069b0 <printf@plt+0x5230>
  4069b0:	ldr	w8, [sp, #20]
  4069b4:	cmp	w8, #0x20
  4069b8:	b.eq	406a20 <printf@plt+0x52a0>  // b.none
  4069bc:	b	4069c0 <printf@plt+0x5240>
  4069c0:	ldr	w8, [sp, #20]
  4069c4:	cmp	w8, #0x22
  4069c8:	b.eq	406a20 <printf@plt+0x52a0>  // b.none
  4069cc:	b	4069d0 <printf@plt+0x5250>
  4069d0:	ldr	w8, [sp, #20]
  4069d4:	cmp	w8, #0x5c
  4069d8:	b.eq	406a2c <printf@plt+0x52ac>  // b.none
  4069dc:	b	4069e0 <printf@plt+0x5260>
  4069e0:	ldr	w8, [sp, #20]
  4069e4:	cmp	w8, #0x5e
  4069e8:	b.eq	406a20 <printf@plt+0x52a0>  // b.none
  4069ec:	b	4069f0 <printf@plt+0x5270>
  4069f0:	ldr	w8, [sp, #20]
  4069f4:	cmp	w8, #0x7b
  4069f8:	b.eq	406a20 <printf@plt+0x52a0>  // b.none
  4069fc:	b	406a00 <printf@plt+0x5280>
  406a00:	ldr	w8, [sp, #20]
  406a04:	subs	w9, w8, #0x7d
  406a08:	mov	w10, #0x1                   	// #1
  406a0c:	cmp	w9, #0x1
  406a10:	cset	w9, ls  // ls = plast
  406a14:	eor	w9, w9, w10
  406a18:	tbnz	w9, #0, 406a3c <printf@plt+0x52bc>
  406a1c:	b	406a20 <printf@plt+0x52a0>
  406a20:	mov	w8, #0x1                   	// #1
  406a24:	stur	w8, [x29, #-60]
  406a28:	b	406a54 <printf@plt+0x52d4>
  406a2c:	bl	405adc <printf@plt+0x435c>
  406a30:	mov	w8, #0x1                   	// #1
  406a34:	stur	w8, [x29, #-56]
  406a38:	b	406a54 <printf@plt+0x52d4>
  406a3c:	bl	405adc <printf@plt+0x435c>
  406a40:	ldur	w8, [x29, #-12]
  406a44:	ldr	x9, [sp, #72]
  406a48:	mov	x0, x9
  406a4c:	mov	w1, w8
  406a50:	bl	40395c <printf@plt+0x21dc>
  406a54:	b	4067cc <printf@plt+0x504c>
  406a58:	ldur	w8, [x29, #-52]
  406a5c:	cbnz	w8, 406a6c <printf@plt+0x52ec>
  406a60:	ldr	x0, [sp, #72]
  406a64:	bl	4039c4 <printf@plt+0x2244>
  406a68:	cbnz	w0, 406a70 <printf@plt+0x52f0>
  406a6c:	b	406b68 <printf@plt+0x53e8>
  406a70:	ldur	w8, [x29, #-8]
  406a74:	cbz	w8, 406b54 <printf@plt+0x53d4>
  406a78:	ldr	x0, [sp, #72]
  406a7c:	mov	w8, wzr
  406a80:	mov	w1, w8
  406a84:	bl	40395c <printf@plt+0x21dc>
  406a88:	ldr	x9, [sp, #72]
  406a8c:	mov	x0, x9
  406a90:	bl	4039dc <printf@plt+0x225c>
  406a94:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406a98:	add	x9, x9, #0xa50
  406a9c:	str	x0, [sp, #8]
  406aa0:	mov	x0, x9
  406aa4:	ldr	x1, [sp, #8]
  406aa8:	bl	404138 <printf@plt+0x29b8>
  406aac:	str	x0, [sp, #80]
  406ab0:	ldr	x0, [sp, #72]
  406ab4:	bl	4039c4 <printf@plt+0x2244>
  406ab8:	subs	w1, w0, #0x1
  406abc:	ldr	x0, [sp, #72]
  406ac0:	bl	41a9f0 <_ZdlPvm@@Base+0x1830>
  406ac4:	ldr	x9, [sp, #80]
  406ac8:	cbz	x9, 406b54 <printf@plt+0x53d4>
  406acc:	ldr	x8, [sp, #80]
  406ad0:	ldrb	w9, [x8]
  406ad4:	cbz	w9, 406b30 <printf@plt+0x53b0>
  406ad8:	mov	x0, #0x20                  	// #32
  406adc:	bl	4190bc <_Znwm@@Base>
  406ae0:	ldr	x8, [sp, #80]
  406ae4:	ldr	x1, [x8, #8]
  406ae8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406aec:	add	x8, x8, #0xa60
  406af0:	ldr	x2, [x8]
  406af4:	str	x0, [sp]
  406af8:	adrp	x8, 405000 <printf@plt+0x3880>
  406afc:	add	x8, x8, #0x140
  406b00:	blr	x8
  406b04:	b	406b08 <printf@plt+0x5388>
  406b08:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406b0c:	add	x8, x8, #0xa60
  406b10:	ldr	x9, [sp]
  406b14:	str	x9, [x8]
  406b18:	b	406b68 <printf@plt+0x53e8>
  406b1c:	stur	x0, [x29, #-40]
  406b20:	stur	w1, [x29, #-44]
  406b24:	ldr	x0, [sp]
  406b28:	bl	419194 <_ZdlPv@@Base>
  406b2c:	b	406b7c <printf@plt+0x53fc>
  406b30:	ldur	w8, [x29, #-8]
  406b34:	cmp	w8, #0x1
  406b38:	b.ne	406b54 <printf@plt+0x53d4>  // b.any
  406b3c:	ldr	x0, [sp, #72]
  406b40:	bl	405e34 <printf@plt+0x46b4>
  406b44:	ldr	x8, [sp, #80]
  406b48:	ldr	w9, [x8, #8]
  406b4c:	stur	w9, [x29, #-4]
  406b50:	b	406b6c <printf@plt+0x53ec>
  406b54:	ldr	x0, [sp, #72]
  406b58:	bl	405e34 <printf@plt+0x46b4>
  406b5c:	mov	w8, #0x119                 	// #281
  406b60:	stur	w8, [x29, #-4]
  406b64:	b	406b6c <printf@plt+0x53ec>
  406b68:	b	406584 <printf@plt+0x4e04>
  406b6c:	ldur	w0, [x29, #-4]
  406b70:	ldp	x29, x30, [sp, #160]
  406b74:	add	sp, sp, #0xb0
  406b78:	ret
  406b7c:	ldur	x0, [x29, #-40]
  406b80:	bl	401720 <_Unwind_Resume@plt>
  406b84:	sub	sp, sp, #0x70
  406b88:	stp	x29, x30, [sp, #96]
  406b8c:	add	x29, sp, #0x60
  406b90:	mov	w0, #0x2                   	// #2
  406b94:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406b98:	add	x8, x8, #0xe40
  406b9c:	str	x8, [sp, #32]
  406ba0:	bl	40655c <printf@plt+0x4ddc>
  406ba4:	stur	w0, [x29, #-4]
  406ba8:	ldur	w9, [x29, #-4]
  406bac:	cmp	w9, #0x119
  406bb0:	b.eq	406bdc <printf@plt+0x545c>  // b.none
  406bb4:	ldur	w8, [x29, #-4]
  406bb8:	cmp	w8, #0x11a
  406bbc:	b.eq	406bdc <printf@plt+0x545c>  // b.none
  406bc0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406bc4:	add	x0, x0, #0x7fd
  406bc8:	ldr	x1, [sp, #32]
  406bcc:	ldr	x2, [sp, #32]
  406bd0:	ldr	x3, [sp, #32]
  406bd4:	bl	404fcc <printf@plt+0x384c>
  406bd8:	b	406c9c <printf@plt+0x551c>
  406bdc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406be0:	add	x8, x8, #0xa68
  406be4:	mov	x0, x8
  406be8:	mov	w9, wzr
  406bec:	mov	w1, w9
  406bf0:	str	x8, [sp, #24]
  406bf4:	bl	40395c <printf@plt+0x21dc>
  406bf8:	ldr	x8, [sp, #24]
  406bfc:	mov	x0, x8
  406c00:	bl	4039dc <printf@plt+0x225c>
  406c04:	stur	x0, [x29, #-16]
  406c08:	bl	401660 <__errno_location@plt>
  406c0c:	str	wzr, [x0]
  406c10:	ldur	x0, [x29, #-16]
  406c14:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  406c18:	add	x1, x1, #0xc70
  406c1c:	bl	401670 <fopen@plt>
  406c20:	stur	x0, [x29, #-24]
  406c24:	ldur	x8, [x29, #-24]
  406c28:	cbnz	x8, 406c5c <printf@plt+0x54dc>
  406c2c:	ldur	x1, [x29, #-16]
  406c30:	sub	x8, x29, #0x28
  406c34:	mov	x0, x8
  406c38:	str	x8, [sp, #16]
  406c3c:	bl	416be4 <printf@plt+0x15464>
  406c40:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406c44:	add	x0, x0, #0x816
  406c48:	ldr	x1, [sp, #16]
  406c4c:	ldr	x2, [sp, #32]
  406c50:	ldr	x3, [sp, #32]
  406c54:	bl	404fcc <printf@plt+0x384c>
  406c58:	b	406c9c <printf@plt+0x551c>
  406c5c:	mov	x0, #0x40                  	// #64
  406c60:	bl	4190bc <_Znwm@@Base>
  406c64:	ldur	x1, [x29, #-24]
  406c68:	ldur	x2, [x29, #-16]
  406c6c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406c70:	add	x8, x8, #0xa60
  406c74:	ldr	x3, [x8]
  406c78:	str	x0, [sp, #8]
  406c7c:	adrp	x8, 404000 <printf@plt+0x2880>
  406c80:	add	x8, x8, #0xbcc
  406c84:	blr	x8
  406c88:	b	406c8c <printf@plt+0x550c>
  406c8c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406c90:	add	x8, x8, #0xa60
  406c94:	ldr	x9, [sp, #8]
  406c98:	str	x9, [x8]
  406c9c:	ldp	x29, x30, [sp, #96]
  406ca0:	add	sp, sp, #0x70
  406ca4:	ret
  406ca8:	str	x0, [sp, #48]
  406cac:	str	w1, [sp, #44]
  406cb0:	ldr	x0, [sp, #8]
  406cb4:	bl	419194 <_ZdlPv@@Base>
  406cb8:	ldr	x0, [sp, #48]
  406cbc:	bl	401720 <_Unwind_Resume@plt>
  406cc0:	sub	sp, sp, #0x20
  406cc4:	stp	x29, x30, [sp, #16]
  406cc8:	add	x29, sp, #0x10
  406ccc:	mov	w8, wzr
  406cd0:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406cd4:	add	x9, x9, #0xe40
  406cd8:	mov	w0, w8
  406cdc:	str	x9, [sp]
  406ce0:	bl	40655c <printf@plt+0x4ddc>
  406ce4:	stur	w0, [x29, #-4]
  406ce8:	ldur	w8, [x29, #-4]
  406cec:	cmp	w8, #0x119
  406cf0:	b.eq	406d10 <printf@plt+0x5590>  // b.none
  406cf4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406cf8:	add	x0, x0, #0x834
  406cfc:	ldr	x1, [sp]
  406d00:	ldr	x2, [sp]
  406d04:	ldr	x3, [sp]
  406d08:	bl	404fcc <printf@plt+0x384c>
  406d0c:	b	406d14 <printf@plt+0x5594>
  406d10:	bl	4060e0 <printf@plt+0x4960>
  406d14:	ldp	x29, x30, [sp, #16]
  406d18:	add	sp, sp, #0x20
  406d1c:	ret
  406d20:	sub	sp, sp, #0x80
  406d24:	stp	x29, x30, [sp, #112]
  406d28:	add	x29, sp, #0x70
  406d2c:	mov	w8, wzr
  406d30:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406d34:	add	x9, x9, #0xa68
  406d38:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406d3c:	add	x10, x10, #0xe40
  406d40:	stur	w0, [x29, #-4]
  406d44:	mov	w0, w8
  406d48:	stur	x9, [x29, #-48]
  406d4c:	str	x10, [sp, #56]
  406d50:	bl	40655c <printf@plt+0x4ddc>
  406d54:	stur	w0, [x29, #-8]
  406d58:	ldur	w8, [x29, #-8]
  406d5c:	cmp	w8, #0x119
  406d60:	b.eq	406d80 <printf@plt+0x5600>  // b.none
  406d64:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406d68:	add	x0, x0, #0x834
  406d6c:	ldr	x1, [sp, #56]
  406d70:	ldr	x2, [sp, #56]
  406d74:	ldr	x3, [sp, #56]
  406d78:	bl	404fcc <printf@plt+0x384c>
  406d7c:	b	406ef4 <printf@plt+0x5774>
  406d80:	ldur	x0, [x29, #-48]
  406d84:	mov	w8, wzr
  406d88:	mov	w1, w8
  406d8c:	bl	40395c <printf@plt+0x21dc>
  406d90:	ldur	x9, [x29, #-48]
  406d94:	mov	x0, x9
  406d98:	bl	4039dc <printf@plt+0x225c>
  406d9c:	stur	x0, [x29, #-16]
  406da0:	ldur	x1, [x29, #-16]
  406da4:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406da8:	add	x0, x0, #0xa50
  406dac:	bl	404138 <printf@plt+0x29b8>
  406db0:	stur	x0, [x29, #-24]
  406db4:	ldur	x9, [x29, #-24]
  406db8:	cbnz	x9, 406e98 <printf@plt+0x5718>
  406dbc:	mov	x0, #0x18                  	// #24
  406dc0:	bl	401430 <_Znam@plt>
  406dc4:	mov	x8, #0x1                   	// #1
  406dc8:	str	x8, [x0]
  406dcc:	add	x8, x0, #0x8
  406dd0:	add	x9, x0, #0x18
  406dd4:	mov	x10, x8
  406dd8:	str	x0, [sp, #48]
  406ddc:	str	x8, [sp, #40]
  406de0:	str	x9, [sp, #32]
  406de4:	str	x10, [sp, #24]
  406de8:	ldr	x8, [sp, #24]
  406dec:	mov	x0, x8
  406df0:	adrp	x9, 403000 <printf@plt+0x1880>
  406df4:	add	x9, x9, #0xaac
  406df8:	str	x8, [sp, #16]
  406dfc:	blr	x9
  406e00:	b	406e04 <printf@plt+0x5684>
  406e04:	ldr	x8, [sp, #16]
  406e08:	add	x9, x8, #0x10
  406e0c:	ldr	x10, [sp, #32]
  406e10:	cmp	x9, x10
  406e14:	str	x9, [sp, #24]
  406e18:	b.ne	406de8 <printf@plt+0x5668>  // b.any
  406e1c:	ldr	x8, [sp, #40]
  406e20:	stur	x8, [x29, #-24]
  406e24:	ldur	x1, [x29, #-16]
  406e28:	ldur	x2, [x29, #-24]
  406e2c:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406e30:	add	x0, x0, #0xa50
  406e34:	bl	403c60 <printf@plt+0x24e0>
  406e38:	b	406eb0 <printf@plt+0x5730>
  406e3c:	stur	x0, [x29, #-32]
  406e40:	stur	w1, [x29, #-36]
  406e44:	ldr	x8, [sp, #40]
  406e48:	ldr	x9, [sp, #16]
  406e4c:	cmp	x8, x9
  406e50:	str	x9, [sp, #8]
  406e54:	b.eq	406e8c <printf@plt+0x570c>  // b.none
  406e58:	ldr	x8, [sp, #8]
  406e5c:	mov	x9, #0xfffffffffffffff0    	// #-16
  406e60:	add	x8, x8, x9
  406e64:	mov	x0, x8
  406e68:	adrp	x9, 403000 <printf@plt+0x1880>
  406e6c:	add	x9, x9, #0xad8
  406e70:	str	x8, [sp]
  406e74:	blr	x9
  406e78:	ldr	x8, [sp]
  406e7c:	ldr	x9, [sp, #40]
  406e80:	cmp	x8, x9
  406e84:	str	x8, [sp, #8]
  406e88:	b.ne	406e58 <printf@plt+0x56d8>  // b.any
  406e8c:	ldr	x0, [sp, #48]
  406e90:	bl	401650 <_ZdaPv@plt>
  406e94:	b	406f00 <printf@plt+0x5780>
  406e98:	ldur	x8, [x29, #-24]
  406e9c:	ldrb	w9, [x8]
  406ea0:	cbz	w9, 406eb0 <printf@plt+0x5730>
  406ea4:	ldur	x8, [x29, #-24]
  406ea8:	ldr	x0, [x8, #8]
  406eac:	bl	401510 <free@plt>
  406eb0:	bl	4060e0 <printf@plt+0x4960>
  406eb4:	ldur	x0, [x29, #-48]
  406eb8:	mov	w8, wzr
  406ebc:	mov	w1, w8
  406ec0:	bl	40395c <printf@plt+0x21dc>
  406ec4:	ldur	x9, [x29, #-24]
  406ec8:	mov	w8, #0x1                   	// #1
  406ecc:	strb	w8, [x9]
  406ed0:	ldur	x9, [x29, #-48]
  406ed4:	mov	x0, x9
  406ed8:	bl	4039dc <printf@plt+0x225c>
  406edc:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  406ee0:	ldur	x9, [x29, #-24]
  406ee4:	str	x0, [x9, #8]
  406ee8:	ldur	w8, [x29, #-4]
  406eec:	ldur	x9, [x29, #-24]
  406ef0:	strb	w8, [x9, #1]
  406ef4:	ldp	x29, x30, [sp, #112]
  406ef8:	add	sp, sp, #0x80
  406efc:	ret
  406f00:	ldur	x0, [x29, #-32]
  406f04:	bl	401720 <_Unwind_Resume@plt>
  406f08:	sub	sp, sp, #0x30
  406f0c:	stp	x29, x30, [sp, #32]
  406f10:	add	x29, sp, #0x20
  406f14:	mov	w8, wzr
  406f18:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406f1c:	add	x9, x9, #0xe40
  406f20:	mov	w0, w8
  406f24:	str	x9, [sp, #16]
  406f28:	bl	40655c <printf@plt+0x4ddc>
  406f2c:	stur	w0, [x29, #-4]
  406f30:	ldur	w8, [x29, #-4]
  406f34:	cmp	w8, #0x119
  406f38:	b.eq	406f58 <printf@plt+0x57d8>  // b.none
  406f3c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406f40:	add	x0, x0, #0x843
  406f44:	ldr	x1, [sp, #16]
  406f48:	ldr	x2, [sp, #16]
  406f4c:	ldr	x3, [sp, #16]
  406f50:	bl	404fcc <printf@plt+0x384c>
  406f54:	b	406fa0 <printf@plt+0x5820>
  406f58:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406f5c:	add	x8, x8, #0xa68
  406f60:	mov	x0, x8
  406f64:	mov	w9, wzr
  406f68:	mov	w1, w9
  406f6c:	str	x8, [sp, #8]
  406f70:	bl	40395c <printf@plt+0x21dc>
  406f74:	ldr	x8, [sp, #8]
  406f78:	mov	x0, x8
  406f7c:	bl	4039dc <printf@plt+0x225c>
  406f80:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406f84:	add	x8, x8, #0xa50
  406f88:	str	x0, [sp]
  406f8c:	mov	x0, x8
  406f90:	ldr	x1, [sp]
  406f94:	mov	x8, xzr
  406f98:	mov	x2, x8
  406f9c:	bl	403c60 <printf@plt+0x24e0>
  406fa0:	ldp	x29, x30, [sp, #32]
  406fa4:	add	sp, sp, #0x30
  406fa8:	ret
  406fac:	sub	sp, sp, #0x50
  406fb0:	stp	x29, x30, [sp, #64]
  406fb4:	add	x29, sp, #0x40
  406fb8:	mov	w0, #0x2                   	// #2
  406fbc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  406fc0:	add	x8, x8, #0xa68
  406fc4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  406fc8:	add	x9, x9, #0xe40
  406fcc:	str	x8, [sp, #32]
  406fd0:	str	x9, [sp, #24]
  406fd4:	bl	40655c <printf@plt+0x4ddc>
  406fd8:	stur	w0, [x29, #-4]
  406fdc:	ldur	w10, [x29, #-4]
  406fe0:	cmp	w10, #0x119
  406fe4:	b.eq	407010 <printf@plt+0x5890>  // b.none
  406fe8:	ldur	w8, [x29, #-4]
  406fec:	cmp	w8, #0x11a
  406ff0:	b.eq	407010 <printf@plt+0x5890>  // b.none
  406ff4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  406ff8:	add	x0, x0, #0x855
  406ffc:	ldr	x1, [sp, #24]
  407000:	ldr	x2, [sp, #24]
  407004:	ldr	x3, [sp, #24]
  407008:	bl	404fcc <printf@plt+0x384c>
  40700c:	b	40706c <printf@plt+0x58ec>
  407010:	ldr	x0, [sp, #32]
  407014:	mov	w8, wzr
  407018:	mov	w1, w8
  40701c:	bl	40395c <printf@plt+0x21dc>
  407020:	ldr	x9, [sp, #32]
  407024:	mov	x0, x9
  407028:	bl	4039dc <printf@plt+0x225c>
  40702c:	bl	407de8 <printf@plt+0x6668>
  407030:	cbnz	w0, 40706c <printf@plt+0x58ec>
  407034:	ldr	x0, [sp, #32]
  407038:	bl	4039dc <printf@plt+0x225c>
  40703c:	sub	x8, x29, #0x18
  407040:	str	x0, [sp, #16]
  407044:	mov	x0, x8
  407048:	ldr	x1, [sp, #16]
  40704c:	str	x8, [sp, #8]
  407050:	bl	416be4 <printf@plt+0x15464>
  407054:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407058:	add	x0, x0, #0x12a
  40705c:	ldr	x1, [sp, #8]
  407060:	ldr	x2, [sp, #24]
  407064:	ldr	x3, [sp, #24]
  407068:	bl	404fcc <printf@plt+0x384c>
  40706c:	ldp	x29, x30, [sp, #64]
  407070:	add	sp, sp, #0x50
  407074:	ret
  407078:	sub	sp, sp, #0x30
  40707c:	stp	x29, x30, [sp, #32]
  407080:	add	x29, sp, #0x20
  407084:	mov	w0, #0x2                   	// #2
  407088:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40708c:	add	x8, x8, #0xe40
  407090:	str	x8, [sp, #16]
  407094:	bl	40655c <printf@plt+0x4ddc>
  407098:	stur	w0, [x29, #-4]
  40709c:	ldur	w9, [x29, #-4]
  4070a0:	cmp	w9, #0x119
  4070a4:	b.eq	4070d0 <printf@plt+0x5950>  // b.none
  4070a8:	ldur	w8, [x29, #-4]
  4070ac:	cmp	w8, #0x11a
  4070b0:	b.eq	4070d0 <printf@plt+0x5950>  // b.none
  4070b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4070b8:	add	x0, x0, #0x873
  4070bc:	ldr	x1, [sp, #16]
  4070c0:	ldr	x2, [sp, #16]
  4070c4:	ldr	x3, [sp, #16]
  4070c8:	bl	404fcc <printf@plt+0x384c>
  4070cc:	b	4070fc <printf@plt+0x597c>
  4070d0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4070d4:	add	x8, x8, #0xa68
  4070d8:	mov	x0, x8
  4070dc:	mov	w9, wzr
  4070e0:	mov	w1, w9
  4070e4:	str	x8, [sp, #8]
  4070e8:	bl	40395c <printf@plt+0x21dc>
  4070ec:	ldr	x8, [sp, #8]
  4070f0:	mov	x0, x8
  4070f4:	bl	4039dc <printf@plt+0x225c>
  4070f8:	bl	40804c <printf@plt+0x68cc>
  4070fc:	ldp	x29, x30, [sp, #32]
  407100:	add	sp, sp, #0x30
  407104:	ret
  407108:	sub	sp, sp, #0x30
  40710c:	stp	x29, x30, [sp, #32]
  407110:	add	x29, sp, #0x20
  407114:	mov	w0, #0x2                   	// #2
  407118:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40711c:	add	x8, x8, #0xe40
  407120:	str	x8, [sp, #16]
  407124:	bl	40655c <printf@plt+0x4ddc>
  407128:	stur	w0, [x29, #-4]
  40712c:	ldur	w9, [x29, #-4]
  407130:	cmp	w9, #0x119
  407134:	b.eq	407160 <printf@plt+0x59e0>  // b.none
  407138:	ldur	w8, [x29, #-4]
  40713c:	cmp	w8, #0x11a
  407140:	b.eq	407160 <printf@plt+0x59e0>  // b.none
  407144:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407148:	add	x0, x0, #0x891
  40714c:	ldr	x1, [sp, #16]
  407150:	ldr	x2, [sp, #16]
  407154:	ldr	x3, [sp, #16]
  407158:	bl	404fcc <printf@plt+0x384c>
  40715c:	b	40718c <printf@plt+0x5a0c>
  407160:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407164:	add	x8, x8, #0xa68
  407168:	mov	x0, x8
  40716c:	mov	w9, wzr
  407170:	mov	w1, w9
  407174:	str	x8, [sp, #8]
  407178:	bl	40395c <printf@plt+0x21dc>
  40717c:	ldr	x8, [sp, #8]
  407180:	mov	x0, x8
  407184:	bl	4039dc <printf@plt+0x225c>
  407188:	bl	408098 <printf@plt+0x6918>
  40718c:	ldp	x29, x30, [sp, #32]
  407190:	add	sp, sp, #0x30
  407194:	ret
  407198:	sub	sp, sp, #0x30
  40719c:	stp	x29, x30, [sp, #32]
  4071a0:	add	x29, sp, #0x20
  4071a4:	mov	w0, #0x2                   	// #2
  4071a8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4071ac:	add	x8, x8, #0xe40
  4071b0:	str	x8, [sp, #16]
  4071b4:	bl	40655c <printf@plt+0x4ddc>
  4071b8:	stur	w0, [x29, #-4]
  4071bc:	ldur	w9, [x29, #-4]
  4071c0:	cmp	w9, #0x119
  4071c4:	b.eq	4071f0 <printf@plt+0x5a70>  // b.none
  4071c8:	ldur	w8, [x29, #-4]
  4071cc:	cmp	w8, #0x11a
  4071d0:	b.eq	4071f0 <printf@plt+0x5a70>  // b.none
  4071d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4071d8:	add	x0, x0, #0x8b0
  4071dc:	ldr	x1, [sp, #16]
  4071e0:	ldr	x2, [sp, #16]
  4071e4:	ldr	x3, [sp, #16]
  4071e8:	bl	404fcc <printf@plt+0x384c>
  4071ec:	b	40721c <printf@plt+0x5a9c>
  4071f0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4071f4:	add	x8, x8, #0xa68
  4071f8:	mov	x0, x8
  4071fc:	mov	w9, wzr
  407200:	mov	w1, w9
  407204:	str	x8, [sp, #8]
  407208:	bl	40395c <printf@plt+0x21dc>
  40720c:	ldr	x8, [sp, #8]
  407210:	mov	x0, x8
  407214:	bl	4039dc <printf@plt+0x225c>
  407218:	bl	4080e4 <printf@plt+0x6964>
  40721c:	ldp	x29, x30, [sp, #32]
  407220:	add	sp, sp, #0x30
  407224:	ret
  407228:	sub	sp, sp, #0x60
  40722c:	stp	x29, x30, [sp, #80]
  407230:	add	x29, sp, #0x50
  407234:	mov	w0, #0x2                   	// #2
  407238:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40723c:	add	x8, x8, #0xa68
  407240:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  407244:	add	x9, x9, #0xe40
  407248:	str	x8, [sp, #32]
  40724c:	str	x9, [sp, #24]
  407250:	bl	40655c <printf@plt+0x4ddc>
  407254:	stur	w0, [x29, #-4]
  407258:	ldur	w10, [x29, #-4]
  40725c:	cmp	w10, #0x119
  407260:	b.eq	40728c <printf@plt+0x5b0c>  // b.none
  407264:	ldur	w8, [x29, #-4]
  407268:	cmp	w8, #0x11a
  40726c:	b.eq	40728c <printf@plt+0x5b0c>  // b.none
  407270:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407274:	add	x0, x0, #0x8cf
  407278:	ldr	x1, [sp, #24]
  40727c:	ldr	x2, [sp, #24]
  407280:	ldr	x3, [sp, #24]
  407284:	bl	404fcc <printf@plt+0x384c>
  407288:	b	407324 <printf@plt+0x5ba4>
  40728c:	ldr	x0, [sp, #32]
  407290:	mov	w8, wzr
  407294:	mov	w1, w8
  407298:	bl	40395c <printf@plt+0x21dc>
  40729c:	ldr	x9, [sp, #32]
  4072a0:	mov	x0, x9
  4072a4:	bl	4039dc <printf@plt+0x225c>
  4072a8:	sub	x1, x29, #0x10
  4072ac:	mov	w2, #0xa                   	// #10
  4072b0:	bl	401500 <strtol@plt>
  4072b4:	stur	x0, [x29, #-24]
  4072b8:	ldur	x9, [x29, #-24]
  4072bc:	cbnz	x9, 407318 <printf@plt+0x5b98>
  4072c0:	ldur	x8, [x29, #-16]
  4072c4:	ldr	x0, [sp, #32]
  4072c8:	str	x8, [sp, #16]
  4072cc:	bl	4039dc <printf@plt+0x225c>
  4072d0:	ldr	x8, [sp, #16]
  4072d4:	cmp	x8, x0
  4072d8:	b.ne	407318 <printf@plt+0x5b98>  // b.any
  4072dc:	ldr	x0, [sp, #32]
  4072e0:	bl	4039dc <printf@plt+0x225c>
  4072e4:	add	x8, sp, #0x28
  4072e8:	str	x0, [sp, #8]
  4072ec:	mov	x0, x8
  4072f0:	ldr	x1, [sp, #8]
  4072f4:	str	x8, [sp]
  4072f8:	bl	416be4 <printf@plt+0x15464>
  4072fc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407300:	add	x0, x0, #0x8ed
  407304:	ldr	x1, [sp]
  407308:	ldr	x2, [sp, #24]
  40730c:	ldr	x3, [sp, #24]
  407310:	bl	404fcc <printf@plt+0x384c>
  407314:	b	407324 <printf@plt+0x5ba4>
  407318:	ldur	x8, [x29, #-24]
  40731c:	mov	w0, w8
  407320:	bl	407d9c <printf@plt+0x661c>
  407324:	ldp	x29, x30, [sp, #80]
  407328:	add	sp, sp, #0x60
  40732c:	ret
  407330:	sub	sp, sp, #0x70
  407334:	stp	x29, x30, [sp, #96]
  407338:	add	x29, sp, #0x60
  40733c:	mov	w8, wzr
  407340:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407344:	add	x9, x9, #0xa68
  407348:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40734c:	add	x10, x10, #0xe40
  407350:	mov	w0, w8
  407354:	str	x9, [sp, #48]
  407358:	str	x10, [sp, #40]
  40735c:	bl	40655c <printf@plt+0x4ddc>
  407360:	stur	w0, [x29, #-4]
  407364:	ldur	w8, [x29, #-4]
  407368:	cmp	w8, #0x119
  40736c:	b.eq	40738c <printf@plt+0x5c0c>  // b.none
  407370:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407374:	add	x0, x0, #0x910
  407378:	ldr	x1, [sp, #40]
  40737c:	ldr	x2, [sp, #40]
  407380:	ldr	x3, [sp, #40]
  407384:	bl	404fcc <printf@plt+0x384c>
  407388:	b	407498 <printf@plt+0x5d18>
  40738c:	ldr	x0, [sp, #48]
  407390:	mov	w8, wzr
  407394:	mov	w1, w8
  407398:	bl	40395c <printf@plt+0x21dc>
  40739c:	ldr	x9, [sp, #48]
  4073a0:	mov	x0, x9
  4073a4:	bl	4039dc <printf@plt+0x225c>
  4073a8:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4073ac:	add	x9, x9, #0xa50
  4073b0:	str	x0, [sp, #32]
  4073b4:	mov	x0, x9
  4073b8:	ldr	x1, [sp, #32]
  4073bc:	bl	404138 <printf@plt+0x29b8>
  4073c0:	stur	x0, [x29, #-16]
  4073c4:	ldur	x9, [x29, #-16]
  4073c8:	mov	w8, #0x0                   	// #0
  4073cc:	str	w8, [sp, #28]
  4073d0:	cbz	x9, 407400 <printf@plt+0x5c80>
  4073d4:	ldur	x8, [x29, #-16]
  4073d8:	ldrb	w9, [x8]
  4073dc:	mov	w10, #0x0                   	// #0
  4073e0:	str	w10, [sp, #28]
  4073e4:	cbz	w9, 407400 <printf@plt+0x5c80>
  4073e8:	ldur	x8, [x29, #-16]
  4073ec:	ldrb	w9, [x8, #1]
  4073f0:	cmp	w9, #0x0
  4073f4:	cset	w9, ne  // ne = any
  4073f8:	eor	w9, w9, #0x1
  4073fc:	str	w9, [sp, #28]
  407400:	ldr	w8, [sp, #28]
  407404:	and	w8, w8, #0x1
  407408:	stur	w8, [x29, #-20]
  40740c:	bl	4060e0 <printf@plt+0x4960>
  407410:	ldur	w8, [x29, #-20]
  407414:	cbz	w8, 407498 <printf@plt+0x5d18>
  407418:	ldr	x0, [sp, #48]
  40741c:	mov	w8, wzr
  407420:	mov	w1, w8
  407424:	bl	40395c <printf@plt+0x21dc>
  407428:	mov	x9, #0x20                  	// #32
  40742c:	mov	x0, x9
  407430:	bl	4190bc <_Znwm@@Base>
  407434:	ldr	x9, [sp, #48]
  407438:	str	x0, [sp, #16]
  40743c:	mov	x0, x9
  407440:	bl	4039dc <printf@plt+0x225c>
  407444:	str	x0, [sp, #8]
  407448:	b	40744c <printf@plt+0x5ccc>
  40744c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407450:	add	x8, x8, #0xa60
  407454:	ldr	x2, [x8]
  407458:	ldr	x0, [sp, #16]
  40745c:	ldr	x1, [sp, #8]
  407460:	adrp	x8, 405000 <printf@plt+0x3880>
  407464:	add	x8, x8, #0x140
  407468:	blr	x8
  40746c:	b	407470 <printf@plt+0x5cf0>
  407470:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407474:	add	x8, x8, #0xa60
  407478:	ldr	x9, [sp, #16]
  40747c:	str	x9, [x8]
  407480:	b	407498 <printf@plt+0x5d18>
  407484:	stur	x0, [x29, #-32]
  407488:	stur	w1, [x29, #-36]
  40748c:	ldr	x0, [sp, #16]
  407490:	bl	419194 <_ZdlPv@@Base>
  407494:	b	4074a4 <printf@plt+0x5d24>
  407498:	ldp	x29, x30, [sp, #96]
  40749c:	add	sp, sp, #0x70
  4074a0:	ret
  4074a4:	ldur	x0, [x29, #-32]
  4074a8:	bl	401720 <_Unwind_Resume@plt>
  4074ac:	sub	sp, sp, #0x40
  4074b0:	stp	x29, x30, [sp, #48]
  4074b4:	add	x29, sp, #0x30
  4074b8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074bc:	add	x8, x8, #0xa1d
  4074c0:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074c4:	add	x9, x9, #0xa1e
  4074c8:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4074cc:	add	x10, x10, #0xe40
  4074d0:	stur	x8, [x29, #-16]
  4074d4:	str	x9, [sp, #24]
  4074d8:	str	x10, [sp, #16]
  4074dc:	bl	405adc <printf@plt+0x435c>
  4074e0:	stur	w0, [x29, #-4]
  4074e4:	ldur	w8, [x29, #-4]
  4074e8:	mov	w9, #0x1                   	// #1
  4074ec:	cmp	w8, #0x20
  4074f0:	str	w9, [sp, #12]
  4074f4:	b.eq	407508 <printf@plt+0x5d88>  // b.none
  4074f8:	ldur	w8, [x29, #-4]
  4074fc:	cmp	w8, #0xa
  407500:	cset	w8, eq  // eq = none
  407504:	str	w8, [sp, #12]
  407508:	ldr	w8, [sp, #12]
  40750c:	tbnz	w8, #0, 407514 <printf@plt+0x5d94>
  407510:	b	407520 <printf@plt+0x5da0>
  407514:	bl	405adc <printf@plt+0x435c>
  407518:	stur	w0, [x29, #-4]
  40751c:	b	4074e4 <printf@plt+0x5d64>
  407520:	ldur	w8, [x29, #-4]
  407524:	mov	w9, #0xffffffff            	// #-1
  407528:	cmp	w8, w9
  40752c:	b.eq	407544 <printf@plt+0x5dc4>  // b.none
  407530:	bl	405adc <printf@plt+0x435c>
  407534:	stur	w0, [x29, #-8]
  407538:	mov	w8, #0xffffffff            	// #-1
  40753c:	cmp	w0, w8
  407540:	b.ne	407560 <printf@plt+0x5de0>  // b.any
  407544:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407548:	add	x0, x0, #0x91a
  40754c:	ldr	x1, [sp, #16]
  407550:	ldr	x2, [sp, #16]
  407554:	ldr	x3, [sp, #16]
  407558:	bl	404fcc <printf@plt+0x384c>
  40755c:	b	40762c <printf@plt+0x5eac>
  407560:	ldur	w8, [x29, #-4]
  407564:	cmp	w8, #0x6f
  407568:	b.ne	4075c0 <printf@plt+0x5e40>  // b.any
  40756c:	ldur	w8, [x29, #-8]
  407570:	cmp	w8, #0x66
  407574:	b.ne	4075c0 <printf@plt+0x5e40>  // b.any
  407578:	bl	405b90 <printf@plt+0x4410>
  40757c:	cmp	w0, #0x66
  407580:	b.ne	4075c0 <printf@plt+0x5e40>  // b.any
  407584:	bl	405adc <printf@plt+0x435c>
  407588:	ldur	x8, [x29, #-16]
  40758c:	ldrb	w9, [x8]
  407590:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407594:	add	x10, x10, #0xabc
  407598:	strb	w9, [x10]
  40759c:	ldr	x10, [sp, #24]
  4075a0:	ldrb	w9, [x10]
  4075a4:	adrp	x11, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4075a8:	add	x11, x11, #0xabd
  4075ac:	strb	w9, [x11]
  4075b0:	mov	w9, #0x0                   	// #0
  4075b4:	strb	w9, [x10]
  4075b8:	strb	w9, [x8]
  4075bc:	b	40762c <printf@plt+0x5eac>
  4075c0:	ldur	w8, [x29, #-4]
  4075c4:	cmp	w8, #0x6f
  4075c8:	b.ne	407614 <printf@plt+0x5e94>  // b.any
  4075cc:	ldur	w8, [x29, #-8]
  4075d0:	cmp	w8, #0x6e
  4075d4:	b.ne	407614 <printf@plt+0x5e94>  // b.any
  4075d8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075dc:	add	x8, x8, #0xa30
  4075e0:	ldr	w9, [x8]
  4075e4:	cbnz	w9, 407614 <printf@plt+0x5e94>
  4075e8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4075ec:	add	x8, x8, #0xabc
  4075f0:	ldrb	w9, [x8]
  4075f4:	ldur	x8, [x29, #-16]
  4075f8:	strb	w9, [x8]
  4075fc:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407600:	add	x10, x10, #0xabd
  407604:	ldrb	w9, [x10]
  407608:	ldr	x10, [sp, #24]
  40760c:	strb	w9, [x10]
  407610:	b	40762c <printf@plt+0x5eac>
  407614:	ldur	w8, [x29, #-4]
  407618:	ldur	x9, [x29, #-16]
  40761c:	strb	w8, [x9]
  407620:	ldur	w8, [x29, #-8]
  407624:	ldr	x10, [sp, #24]
  407628:	strb	w8, [x10]
  40762c:	ldp	x29, x30, [sp, #48]
  407630:	add	sp, sp, #0x40
  407634:	ret
  407638:	sub	sp, sp, #0x70
  40763c:	stp	x29, x30, [sp, #96]
  407640:	add	x29, sp, #0x60
  407644:	mov	w0, #0x2                   	// #2
  407648:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40764c:	add	x8, x8, #0xa68
  407650:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  407654:	add	x9, x9, #0xe40
  407658:	str	x8, [sp, #48]
  40765c:	str	x9, [sp, #40]
  407660:	bl	40655c <printf@plt+0x4ddc>
  407664:	stur	w0, [x29, #-4]
  407668:	ldur	w10, [x29, #-4]
  40766c:	cmp	w10, #0x119
  407670:	b.eq	40769c <printf@plt+0x5f1c>  // b.none
  407674:	ldur	w8, [x29, #-4]
  407678:	cmp	w8, #0x11a
  40767c:	b.eq	40769c <printf@plt+0x5f1c>  // b.none
  407680:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407684:	add	x0, x0, #0x948
  407688:	ldr	x1, [sp, #40]
  40768c:	ldr	x2, [sp, #40]
  407690:	ldr	x3, [sp, #40]
  407694:	bl	404fcc <printf@plt+0x384c>
  407698:	b	40778c <printf@plt+0x600c>
  40769c:	ldr	x0, [sp, #48]
  4076a0:	mov	w8, wzr
  4076a4:	mov	w1, w8
  4076a8:	bl	40395c <printf@plt+0x21dc>
  4076ac:	sub	x9, x29, #0x18
  4076b0:	mov	x0, x9
  4076b4:	ldr	x1, [sp, #48]
  4076b8:	bl	419ee4 <_ZdlPvm@@Base+0xd24>
  4076bc:	mov	w8, wzr
  4076c0:	mov	w0, w8
  4076c4:	bl	40655c <printf@plt+0x4ddc>
  4076c8:	str	w0, [sp, #36]
  4076cc:	b	4076d0 <printf@plt+0x5f50>
  4076d0:	ldr	w8, [sp, #36]
  4076d4:	stur	w8, [x29, #-4]
  4076d8:	ldur	w9, [x29, #-4]
  4076dc:	cmp	w9, #0x119
  4076e0:	b.eq	40772c <printf@plt+0x5fac>  // b.none
  4076e4:	ldur	w8, [x29, #-4]
  4076e8:	cmp	w8, #0x11a
  4076ec:	b.eq	40772c <printf@plt+0x5fac>  // b.none
  4076f0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4076f4:	add	x0, x0, #0x948
  4076f8:	ldr	x1, [sp, #40]
  4076fc:	ldr	x2, [sp, #40]
  407700:	ldr	x3, [sp, #40]
  407704:	bl	404fcc <printf@plt+0x384c>
  407708:	b	40770c <printf@plt+0x5f8c>
  40770c:	mov	w8, #0x1                   	// #1
  407710:	stur	w8, [x29, #-40]
  407714:	b	407784 <printf@plt+0x6004>
  407718:	stur	x0, [x29, #-32]
  40771c:	stur	w1, [x29, #-36]
  407720:	sub	x0, x29, #0x18
  407724:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  407728:	b	407798 <printf@plt+0x6018>
  40772c:	ldr	x0, [sp, #48]
  407730:	mov	w8, wzr
  407734:	mov	w1, w8
  407738:	bl	40395c <printf@plt+0x21dc>
  40773c:	b	407740 <printf@plt+0x5fc0>
  407740:	sub	x0, x29, #0x18
  407744:	bl	4039dc <printf@plt+0x225c>
  407748:	str	x0, [sp, #24]
  40774c:	b	407750 <printf@plt+0x5fd0>
  407750:	ldr	x0, [sp, #48]
  407754:	bl	4039dc <printf@plt+0x225c>
  407758:	str	x0, [sp, #16]
  40775c:	b	407760 <printf@plt+0x5fe0>
  407760:	ldr	x0, [sp, #16]
  407764:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  407768:	str	x0, [sp, #8]
  40776c:	b	407770 <printf@plt+0x5ff0>
  407770:	ldr	x0, [sp, #24]
  407774:	ldr	x1, [sp, #8]
  407778:	bl	40d564 <printf@plt+0xbde4>
  40777c:	b	407780 <printf@plt+0x6000>
  407780:	stur	wzr, [x29, #-40]
  407784:	sub	x0, x29, #0x18
  407788:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  40778c:	ldp	x29, x30, [sp, #96]
  407790:	add	sp, sp, #0x70
  407794:	ret
  407798:	ldur	x0, [x29, #-32]
  40779c:	bl	401720 <_Unwind_Resume@plt>
  4077a0:	sub	sp, sp, #0x80
  4077a4:	stp	x29, x30, [sp, #112]
  4077a8:	add	x29, sp, #0x70
  4077ac:	mov	w0, #0x2                   	// #2
  4077b0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4077b4:	add	x8, x8, #0xa68
  4077b8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4077bc:	add	x9, x9, #0xe40
  4077c0:	str	x8, [sp, #40]
  4077c4:	str	x9, [sp, #32]
  4077c8:	bl	40655c <printf@plt+0x4ddc>
  4077cc:	stur	w0, [x29, #-4]
  4077d0:	ldur	w10, [x29, #-4]
  4077d4:	cmp	w10, #0x119
  4077d8:	b.eq	407804 <printf@plt+0x6084>  // b.none
  4077dc:	ldur	w8, [x29, #-4]
  4077e0:	cmp	w8, #0x11a
  4077e4:	b.eq	407804 <printf@plt+0x6084>  // b.none
  4077e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  4077ec:	add	x0, x0, #0x955
  4077f0:	ldr	x1, [sp, #32]
  4077f4:	ldr	x2, [sp, #32]
  4077f8:	ldr	x3, [sp, #32]
  4077fc:	bl	404fcc <printf@plt+0x384c>
  407800:	b	407950 <printf@plt+0x61d0>
  407804:	ldr	x0, [sp, #40]
  407808:	mov	w8, wzr
  40780c:	mov	w1, w8
  407810:	bl	40395c <printf@plt+0x21dc>
  407814:	sub	x9, x29, #0x18
  407818:	mov	x0, x9
  40781c:	ldr	x1, [sp, #40]
  407820:	bl	419ee4 <_ZdlPvm@@Base+0xd24>
  407824:	mov	w8, wzr
  407828:	mov	w0, w8
  40782c:	bl	40655c <printf@plt+0x4ddc>
  407830:	str	w0, [sp, #28]
  407834:	b	407838 <printf@plt+0x60b8>
  407838:	ldr	w8, [sp, #28]
  40783c:	stur	w8, [x29, #-4]
  407840:	ldur	w9, [x29, #-4]
  407844:	cmp	w9, #0x119
  407848:	b.eq	407894 <printf@plt+0x6114>  // b.none
  40784c:	ldur	w8, [x29, #-4]
  407850:	cmp	w8, #0x11a
  407854:	b.eq	407894 <printf@plt+0x6114>  // b.none
  407858:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  40785c:	add	x0, x0, #0x955
  407860:	ldr	x1, [sp, #32]
  407864:	ldr	x2, [sp, #32]
  407868:	ldr	x3, [sp, #32]
  40786c:	bl	404fcc <printf@plt+0x384c>
  407870:	b	407874 <printf@plt+0x60f4>
  407874:	mov	w8, #0x1                   	// #1
  407878:	stur	w8, [x29, #-40]
  40787c:	b	407948 <printf@plt+0x61c8>
  407880:	stur	x0, [x29, #-32]
  407884:	stur	w1, [x29, #-36]
  407888:	sub	x0, x29, #0x18
  40788c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  407890:	b	40795c <printf@plt+0x61dc>
  407894:	ldr	x0, [sp, #40]
  407898:	mov	w8, wzr
  40789c:	mov	w1, w8
  4078a0:	bl	40395c <printf@plt+0x21dc>
  4078a4:	b	4078a8 <printf@plt+0x6128>
  4078a8:	ldr	x0, [sp, #40]
  4078ac:	mov	w8, wzr
  4078b0:	mov	w1, w8
  4078b4:	bl	4039f4 <printf@plt+0x2274>
  4078b8:	str	x0, [sp, #16]
  4078bc:	b	4078c0 <printf@plt+0x6140>
  4078c0:	ldr	x0, [sp, #16]
  4078c4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  4078c8:	add	x1, x1, #0x13c
  4078cc:	sub	x2, x29, #0x2c
  4078d0:	bl	401610 <__isoc99_sscanf@plt>
  4078d4:	cmp	w0, #0x1
  4078d8:	b.eq	407924 <printf@plt+0x61a4>  // b.none
  4078dc:	ldr	x0, [sp, #40]
  4078e0:	bl	4039dc <printf@plt+0x225c>
  4078e4:	str	x0, [sp, #8]
  4078e8:	b	4078ec <printf@plt+0x616c>
  4078ec:	add	x0, sp, #0x30
  4078f0:	ldr	x1, [sp, #8]
  4078f4:	bl	416be4 <printf@plt+0x15464>
  4078f8:	b	4078fc <printf@plt+0x617c>
  4078fc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1e40>
  407900:	add	x0, x0, #0x95d
  407904:	add	x1, sp, #0x30
  407908:	ldr	x2, [sp, #32]
  40790c:	ldr	x3, [sp, #32]
  407910:	bl	404fcc <printf@plt+0x384c>
  407914:	b	407918 <printf@plt+0x6198>
  407918:	mov	w8, #0x1                   	// #1
  40791c:	stur	w8, [x29, #-40]
  407920:	b	407948 <printf@plt+0x61c8>
  407924:	sub	x0, x29, #0x18
  407928:	bl	4039dc <printf@plt+0x225c>
  40792c:	str	x0, [sp]
  407930:	b	407934 <printf@plt+0x61b4>
  407934:	ldur	w1, [x29, #-44]
  407938:	ldr	x0, [sp]
  40793c:	bl	407c4c <printf@plt+0x64cc>
  407940:	b	407944 <printf@plt+0x61c4>
  407944:	stur	wzr, [x29, #-40]
  407948:	sub	x0, x29, #0x18
  40794c:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  407950:	ldp	x29, x30, [sp, #112]
  407954:	add	sp, sp, #0x80
  407958:	ret
  40795c:	ldur	x0, [x29, #-32]
  407960:	bl	401720 <_Unwind_Resume@plt>
  407964:	sub	sp, sp, #0x30
  407968:	stp	x29, x30, [sp, #32]
  40796c:	add	x29, sp, #0x20
  407970:	mov	w0, #0x1                   	// #1
  407974:	bl	40655c <printf@plt+0x4ddc>
  407978:	stur	w0, [x29, #-4]
  40797c:	ldur	w8, [x29, #-4]
  407980:	subs	w8, w8, #0x119
  407984:	mov	w9, w8
  407988:	ubfx	x9, x9, #0, #32
  40798c:	cmp	x9, #0x22
  407990:	str	x9, [sp, #16]
  407994:	b.hi	407aac <printf@plt+0x632c>  // b.pmore
  407998:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  40799c:	add	x8, x8, #0x450
  4079a0:	ldr	x11, [sp, #16]
  4079a4:	ldrsw	x10, [x8, x11, lsl #2]
  4079a8:	add	x9, x8, x10
  4079ac:	br	x9
  4079b0:	bl	406f08 <printf@plt+0x5788>
  4079b4:	b	407abc <printf@plt+0x633c>
  4079b8:	mov	w0, #0x1                   	// #1
  4079bc:	bl	406d20 <printf@plt+0x55a0>
  4079c0:	b	407abc <printf@plt+0x633c>
  4079c4:	mov	w8, wzr
  4079c8:	mov	w0, w8
  4079cc:	bl	406d20 <printf@plt+0x55a0>
  4079d0:	b	407abc <printf@plt+0x633c>
  4079d4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4079d8:	add	x8, x8, #0xaf0
  4079dc:	ldr	w9, [x8]
  4079e0:	cbnz	w9, 4079f4 <printf@plt+0x6274>
  4079e4:	mov	w8, wzr
  4079e8:	mov	w0, w8
  4079ec:	bl	406d20 <printf@plt+0x55a0>
  4079f0:	b	4079f8 <printf@plt+0x6278>
  4079f4:	bl	406cc0 <printf@plt+0x5540>
  4079f8:	b	407abc <printf@plt+0x633c>
  4079fc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407a00:	add	x8, x8, #0xaf0
  407a04:	ldr	w9, [x8]
  407a08:	cbz	w9, 407a1c <printf@plt+0x629c>
  407a0c:	mov	w8, wzr
  407a10:	mov	w0, w8
  407a14:	bl	406d20 <printf@plt+0x55a0>
  407a18:	b	407a20 <printf@plt+0x62a0>
  407a1c:	bl	406cc0 <printf@plt+0x5540>
  407a20:	b	407abc <printf@plt+0x633c>
  407a24:	bl	406fac <printf@plt+0x582c>
  407a28:	b	407abc <printf@plt+0x633c>
  407a2c:	bl	407078 <printf@plt+0x58f8>
  407a30:	b	407abc <printf@plt+0x633c>
  407a34:	bl	407108 <printf@plt+0x5988>
  407a38:	b	407abc <printf@plt+0x633c>
  407a3c:	bl	407198 <printf@plt+0x5a18>
  407a40:	b	407abc <printf@plt+0x633c>
  407a44:	bl	407228 <printf@plt+0x5aa8>
  407a48:	b	407abc <printf@plt+0x633c>
  407a4c:	bl	406b84 <printf@plt+0x5404>
  407a50:	b	407abc <printf@plt+0x633c>
  407a54:	bl	407330 <printf@plt+0x5bb0>
  407a58:	b	407abc <printf@plt+0x633c>
  407a5c:	bl	4074ac <printf@plt+0x5d2c>
  407a60:	b	407abc <printf@plt+0x633c>
  407a64:	bl	407638 <printf@plt+0x5eb8>
  407a68:	b	407abc <printf@plt+0x633c>
  407a6c:	bl	4077a0 <printf@plt+0x6020>
  407a70:	b	407abc <printf@plt+0x633c>
  407a74:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407a78:	add	x8, x8, #0xa68
  407a7c:	mov	x0, x8
  407a80:	mov	w9, wzr
  407a84:	mov	w1, w9
  407a88:	str	x8, [sp, #8]
  407a8c:	bl	40395c <printf@plt+0x21dc>
  407a90:	ldr	x8, [sp, #8]
  407a94:	mov	x0, x8
  407a98:	bl	4039dc <printf@plt+0x225c>
  407a9c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  407aa0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  407aa4:	add	x8, x8, #0x328
  407aa8:	str	x0, [x8]
  407aac:	ldur	w0, [x29, #-4]
  407ab0:	ldp	x29, x30, [sp, #32]
  407ab4:	add	sp, sp, #0x30
  407ab8:	ret
  407abc:	b	407970 <printf@plt+0x61f0>
  407ac0:	sub	sp, sp, #0x30
  407ac4:	stp	x29, x30, [sp, #32]
  407ac8:	add	x29, sp, #0x20
  407acc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  407ad0:	add	x8, x8, #0xe40
  407ad4:	add	x9, sp, #0x10
  407ad8:	add	x1, sp, #0xc
  407adc:	stur	x0, [x29, #-8]
  407ae0:	mov	x0, x9
  407ae4:	str	x8, [sp]
  407ae8:	bl	405c0c <printf@plt+0x448c>
  407aec:	cbnz	w0, 407b08 <printf@plt+0x6388>
  407af0:	ldur	x0, [x29, #-8]
  407af4:	ldr	x1, [sp]
  407af8:	ldr	x2, [sp]
  407afc:	ldr	x3, [sp]
  407b00:	bl	416fbc <printf@plt+0x1583c>
  407b04:	b	407b24 <printf@plt+0x63a4>
  407b08:	ldr	x0, [sp, #16]
  407b0c:	ldr	w1, [sp, #12]
  407b10:	ldur	x2, [x29, #-8]
  407b14:	ldr	x3, [sp]
  407b18:	ldr	x4, [sp]
  407b1c:	ldr	x5, [sp]
  407b20:	bl	4170f0 <printf@plt+0x15970>
  407b24:	bl	405cf0 <printf@plt+0x4570>
  407b28:	ldp	x29, x30, [sp, #32]
  407b2c:	add	sp, sp, #0x30
  407b30:	ret
  407b34:	str	x30, [sp, #-16]!
  407b38:	bl	4014a0 <__cxa_begin_catch@plt>
  407b3c:	bl	401460 <_ZSt9terminatev@plt>
  407b40:	sub	sp, sp, #0x30
  407b44:	stp	x29, x30, [sp, #32]
  407b48:	add	x29, sp, #0x20
  407b4c:	stur	x0, [x29, #-8]
  407b50:	stur	w1, [x29, #-12]
  407b54:	ldur	x8, [x29, #-8]
  407b58:	ldur	w9, [x29, #-12]
  407b5c:	cmp	w9, #0x0
  407b60:	cset	w9, lt  // lt = tstop
  407b64:	mov	w10, #0x0                   	// #0
  407b68:	str	x8, [sp, #8]
  407b6c:	str	w10, [sp, #4]
  407b70:	tbnz	w9, #0, 407b8c <printf@plt+0x640c>
  407b74:	ldur	w8, [x29, #-12]
  407b78:	ldr	x9, [sp, #8]
  407b7c:	ldr	w10, [x9, #8]
  407b80:	cmp	w8, w10
  407b84:	cset	w8, lt  // lt = tstop
  407b88:	str	w8, [sp, #4]
  407b8c:	ldr	w8, [sp, #4]
  407b90:	and	w0, w8, #0x1
  407b94:	mov	w1, #0x68                  	// #104
  407b98:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x1e40>
  407b9c:	add	x2, x2, #0x2fa
  407ba0:	bl	403a74 <printf@plt+0x22f4>
  407ba4:	ldr	x9, [sp, #8]
  407ba8:	ldr	x10, [x9]
  407bac:	ldursw	x11, [x29, #-12]
  407bb0:	ldrb	w0, [x10, x11]
  407bb4:	ldp	x29, x30, [sp, #32]
  407bb8:	add	sp, sp, #0x30
  407bbc:	ret
  407bc0:	sub	sp, sp, #0x30
  407bc4:	stp	x29, x30, [sp, #32]
  407bc8:	add	x29, sp, #0x20
  407bcc:	mov	w2, #0x1                   	// #1
  407bd0:	sub	x9, x29, #0x9
  407bd4:	stur	x8, [x29, #-8]
  407bd8:	sturb	w0, [x29, #-9]
  407bdc:	str	x1, [sp, #8]
  407be0:	ldr	x10, [sp, #8]
  407be4:	ldr	x3, [x10]
  407be8:	ldr	x10, [sp, #8]
  407bec:	ldr	w4, [x10, #8]
  407bf0:	mov	x0, x8
  407bf4:	mov	x1, x9
  407bf8:	bl	41a5ac <_ZdlPvm@@Base+0x13ec>
  407bfc:	ldp	x29, x30, [sp, #32]
  407c00:	add	sp, sp, #0x30
  407c04:	ret
  407c08:	sub	sp, sp, #0x30
  407c0c:	stp	x29, x30, [sp, #32]
  407c10:	add	x29, sp, #0x20
  407c14:	mov	w4, #0x1                   	// #1
  407c18:	add	x3, sp, #0xf
  407c1c:	stur	x8, [x29, #-8]
  407c20:	str	x0, [sp, #16]
  407c24:	strb	w1, [sp, #15]
  407c28:	ldr	x9, [sp, #16]
  407c2c:	ldr	x1, [x9]
  407c30:	ldr	x9, [sp, #16]
  407c34:	ldr	w2, [x9, #8]
  407c38:	mov	x0, x8
  407c3c:	bl	41a5ac <_ZdlPvm@@Base+0x13ec>
  407c40:	ldp	x29, x30, [sp, #32]
  407c44:	add	sp, sp, #0x30
  407c48:	ret
  407c4c:	sub	sp, sp, #0x40
  407c50:	stp	x29, x30, [sp, #48]
  407c54:	add	x29, sp, #0x30
  407c58:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  407c5c:	add	x8, x8, #0xec8
  407c60:	stur	x0, [x29, #-8]
  407c64:	stur	w1, [x29, #-12]
  407c68:	stur	wzr, [x29, #-16]
  407c6c:	str	x8, [sp, #8]
  407c70:	ldursw	x8, [x29, #-16]
  407c74:	mov	x9, #0x10                  	// #16
  407c78:	mul	x8, x9, x8
  407c7c:	ldr	x9, [sp, #8]
  407c80:	add	x8, x9, x8
  407c84:	ldr	x8, [x8]
  407c88:	cbz	x8, 407ce4 <printf@plt+0x6564>
  407c8c:	ldursw	x8, [x29, #-16]
  407c90:	mov	x9, #0x10                  	// #16
  407c94:	mul	x8, x9, x8
  407c98:	ldr	x9, [sp, #8]
  407c9c:	add	x8, x9, x8
  407ca0:	ldr	x0, [x8]
  407ca4:	ldur	x1, [x29, #-8]
  407ca8:	bl	401680 <strcmp@plt>
  407cac:	cbnz	w0, 407cd4 <printf@plt+0x6554>
  407cb0:	ldur	w8, [x29, #-12]
  407cb4:	ldursw	x9, [x29, #-16]
  407cb8:	mov	x10, #0x10                  	// #16
  407cbc:	mul	x9, x10, x9
  407cc0:	ldr	x10, [sp, #8]
  407cc4:	add	x9, x10, x9
  407cc8:	ldr	x9, [x9, #8]
  407ccc:	str	w8, [x9]
  407cd0:	b	407d18 <printf@plt+0x6598>
  407cd4:	ldur	w8, [x29, #-16]
  407cd8:	add	w8, w8, #0x1
  407cdc:	stur	w8, [x29, #-16]
  407ce0:	b	407c70 <printf@plt+0x64f0>
  407ce4:	ldur	x1, [x29, #-8]
  407ce8:	add	x8, sp, #0x10
  407cec:	mov	x0, x8
  407cf0:	str	x8, [sp]
  407cf4:	bl	416be4 <printf@plt+0x15464>
  407cf8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  407cfc:	add	x0, x0, #0x549
  407d00:	ldr	x1, [sp]
  407d04:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  407d08:	add	x8, x8, #0xe40
  407d0c:	mov	x2, x8
  407d10:	mov	x3, x8
  407d14:	bl	416fbc <printf@plt+0x1583c>
  407d18:	ldp	x29, x30, [sp, #48]
  407d1c:	add	sp, sp, #0x40
  407d20:	ret
  407d24:	sub	sp, sp, #0x10
  407d28:	str	w0, [sp, #12]
  407d2c:	ldr	w8, [sp, #12]
  407d30:	cmp	w8, #0x1
  407d34:	b.le	407d48 <printf@plt+0x65c8>
  407d38:	ldr	w8, [sp, #12]
  407d3c:	subs	w8, w8, #0x2
  407d40:	str	w8, [sp, #8]
  407d44:	b	407d50 <printf@plt+0x65d0>
  407d48:	ldr	w8, [sp, #12]
  407d4c:	str	w8, [sp, #8]
  407d50:	ldr	w8, [sp, #8]
  407d54:	mov	w0, w8
  407d58:	add	sp, sp, #0x10
  407d5c:	ret
  407d60:	sub	sp, sp, #0x10
  407d64:	str	w0, [sp, #12]
  407d68:	ldr	w8, [sp, #12]
  407d6c:	and	w8, w8, #0x1
  407d70:	cbz	w8, 407d84 <printf@plt+0x6604>
  407d74:	ldr	w8, [sp, #12]
  407d78:	subs	w8, w8, #0x1
  407d7c:	str	w8, [sp, #8]
  407d80:	b	407d8c <printf@plt+0x660c>
  407d84:	ldr	w8, [sp, #12]
  407d88:	str	w8, [sp, #8]
  407d8c:	ldr	w8, [sp, #8]
  407d90:	mov	w0, w8
  407d94:	add	sp, sp, #0x10
  407d98:	ret
  407d9c:	sub	sp, sp, #0x10
  407da0:	str	w0, [sp, #12]
  407da4:	ldr	w8, [sp, #12]
  407da8:	cmp	w8, #0x0
  407dac:	cset	w8, ge  // ge = tcont
  407db0:	tbnz	w8, #0, 407dd0 <printf@plt+0x6650>
  407db4:	ldr	w8, [sp, #12]
  407db8:	mov	w9, wzr
  407dbc:	subs	w8, w9, w8
  407dc0:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  407dc4:	add	x10, x10, #0xe38
  407dc8:	str	w8, [x10]
  407dcc:	b	407de0 <printf@plt+0x6660>
  407dd0:	ldr	w8, [sp, #12]
  407dd4:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  407dd8:	add	x9, x9, #0xe34
  407ddc:	str	w8, [x9]
  407de0:	add	sp, sp, #0x10
  407de4:	ret
  407de8:	sub	sp, sp, #0x50
  407dec:	stp	x29, x30, [sp, #64]
  407df0:	add	x29, sp, #0x40
  407df4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407df8:	add	x8, x8, #0xae8
  407dfc:	stur	x0, [x29, #-16]
  407e00:	ldur	x9, [x29, #-16]
  407e04:	ldrb	w10, [x9]
  407e08:	cmp	w10, #0x2b
  407e0c:	str	x8, [sp, #16]
  407e10:	b.eq	407e24 <printf@plt+0x66a4>  // b.none
  407e14:	ldur	x8, [x29, #-16]
  407e18:	ldrb	w9, [x8]
  407e1c:	cmp	w9, #0x2d
  407e20:	b.ne	407e34 <printf@plt+0x66b4>  // b.any
  407e24:	ldur	x8, [x29, #-16]
  407e28:	add	x8, x8, #0x1
  407e2c:	str	x8, [sp, #8]
  407e30:	b	407e3c <printf@plt+0x66bc>
  407e34:	ldur	x8, [x29, #-16]
  407e38:	str	x8, [sp, #8]
  407e3c:	ldr	x8, [sp, #8]
  407e40:	stur	x8, [x29, #-24]
  407e44:	ldur	x0, [x29, #-24]
  407e48:	add	x1, sp, #0x20
  407e4c:	mov	w2, #0xa                   	// #10
  407e50:	bl	401500 <strtol@plt>
  407e54:	str	x0, [sp, #24]
  407e58:	ldr	x8, [sp, #24]
  407e5c:	cmp	x8, #0x0
  407e60:	cset	w9, le
  407e64:	tbnz	w9, #0, 407e84 <printf@plt+0x6704>
  407e68:	ldr	x8, [sp, #32]
  407e6c:	ldrb	w9, [x8]
  407e70:	cbnz	w9, 407e84 <printf@plt+0x6704>
  407e74:	ldr	x8, [sp, #24]
  407e78:	mov	x9, #0x7fffffff            	// #2147483647
  407e7c:	cmp	x8, x9
  407e80:	b.le	407e8c <printf@plt+0x670c>
  407e84:	stur	wzr, [x29, #-4]
  407e88:	b	407f50 <printf@plt+0x67d0>
  407e8c:	ldur	x8, [x29, #-24]
  407e90:	ldur	x9, [x29, #-16]
  407e94:	cmp	x8, x9
  407e98:	b.ls	407f3c <printf@plt+0x67bc>  // b.plast
  407e9c:	ldr	x8, [sp, #16]
  407ea0:	ldr	w9, [x8]
  407ea4:	cbnz	w9, 407eb4 <printf@plt+0x6734>
  407ea8:	mov	w8, #0xa                   	// #10
  407eac:	ldr	x9, [sp, #16]
  407eb0:	str	w8, [x9]
  407eb4:	ldur	x8, [x29, #-16]
  407eb8:	ldrb	w9, [x8]
  407ebc:	cmp	w9, #0x2b
  407ec0:	b.ne	407f00 <printf@plt+0x6780>  // b.any
  407ec4:	ldr	x8, [sp, #16]
  407ec8:	ldrsw	x9, [x8]
  407ecc:	ldr	x10, [sp, #24]
  407ed0:	mov	x11, #0x7fffffff            	// #2147483647
  407ed4:	subs	x10, x11, x10
  407ed8:	cmp	x9, x10
  407edc:	b.le	407ee8 <printf@plt+0x6768>
  407ee0:	stur	wzr, [x29, #-4]
  407ee4:	b	407f50 <printf@plt+0x67d0>
  407ee8:	ldr	x8, [sp, #24]
  407eec:	ldr	x9, [sp, #16]
  407ef0:	ldr	w10, [x9]
  407ef4:	add	w8, w10, w8
  407ef8:	str	w8, [x9]
  407efc:	b	407f38 <printf@plt+0x67b8>
  407f00:	ldr	x8, [sp, #16]
  407f04:	ldrsw	x9, [x8]
  407f08:	ldr	x10, [sp, #24]
  407f0c:	subs	x9, x9, x10
  407f10:	cmp	x9, #0x0
  407f14:	cset	w11, gt
  407f18:	tbnz	w11, #0, 407f24 <printf@plt+0x67a4>
  407f1c:	stur	wzr, [x29, #-4]
  407f20:	b	407f50 <printf@plt+0x67d0>
  407f24:	ldr	x8, [sp, #24]
  407f28:	ldr	x9, [sp, #16]
  407f2c:	ldr	w10, [x9]
  407f30:	subs	w8, w10, w8
  407f34:	str	w8, [x9]
  407f38:	b	407f48 <printf@plt+0x67c8>
  407f3c:	ldr	x8, [sp, #24]
  407f40:	ldr	x9, [sp, #16]
  407f44:	str	w8, [x9]
  407f48:	mov	w8, #0x1                   	// #1
  407f4c:	stur	w8, [x29, #-4]
  407f50:	ldur	w0, [x29, #-4]
  407f54:	ldp	x29, x30, [sp, #64]
  407f58:	add	sp, sp, #0x50
  407f5c:	ret
  407f60:	sub	sp, sp, #0x10
  407f64:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  407f68:	add	x8, x8, #0xe30
  407f6c:	str	w0, [sp, #12]
  407f70:	ldr	w9, [sp, #12]
  407f74:	str	w9, [x8]
  407f78:	add	sp, sp, #0x10
  407f7c:	ret
  407f80:	sub	sp, sp, #0x10
  407f84:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407f88:	add	x8, x8, #0xad0
  407f8c:	ldr	x8, [x8]
  407f90:	cbz	x8, 407fa8 <printf@plt+0x6828>
  407f94:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407f98:	add	x8, x8, #0xad0
  407f9c:	ldr	x8, [x8]
  407fa0:	str	x8, [sp, #8]
  407fa4:	b	407fb4 <printf@plt+0x6834>
  407fa8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  407fac:	add	x8, x8, #0xe48
  407fb0:	str	x8, [sp, #8]
  407fb4:	ldr	x8, [sp, #8]
  407fb8:	mov	x0, x8
  407fbc:	add	sp, sp, #0x10
  407fc0:	ret
  407fc4:	sub	sp, sp, #0x10
  407fc8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407fcc:	add	x8, x8, #0xad8
  407fd0:	ldr	x8, [x8]
  407fd4:	cbz	x8, 407fec <printf@plt+0x686c>
  407fd8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  407fdc:	add	x8, x8, #0xad8
  407fe0:	ldr	x8, [x8]
  407fe4:	str	x8, [sp, #8]
  407fe8:	b	407ff8 <printf@plt+0x6878>
  407fec:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  407ff0:	add	x8, x8, #0xb0b
  407ff4:	str	x8, [sp, #8]
  407ff8:	ldr	x8, [sp, #8]
  407ffc:	mov	x0, x8
  408000:	add	sp, sp, #0x10
  408004:	ret
  408008:	sub	sp, sp, #0x10
  40800c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408010:	add	x8, x8, #0xae0
  408014:	ldr	x8, [x8]
  408018:	cbz	x8, 408030 <printf@plt+0x68b0>
  40801c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408020:	add	x8, x8, #0xae0
  408024:	ldr	x8, [x8]
  408028:	str	x8, [sp, #8]
  40802c:	b	40803c <printf@plt+0x68bc>
  408030:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  408034:	add	x8, x8, #0xa6e
  408038:	str	x8, [sp, #8]
  40803c:	ldr	x8, [sp, #8]
  408040:	mov	x0, x8
  408044:	add	sp, sp, #0x10
  408048:	ret
  40804c:	sub	sp, sp, #0x20
  408050:	stp	x29, x30, [sp, #16]
  408054:	add	x29, sp, #0x10
  408058:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40805c:	add	x8, x8, #0xad0
  408060:	str	x0, [sp, #8]
  408064:	ldr	x8, [x8]
  408068:	str	x8, [sp]
  40806c:	cbz	x8, 408078 <printf@plt+0x68f8>
  408070:	ldr	x0, [sp]
  408074:	bl	401650 <_ZdaPv@plt>
  408078:	ldr	x0, [sp, #8]
  40807c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  408080:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408084:	add	x8, x8, #0xad0
  408088:	str	x0, [x8]
  40808c:	ldp	x29, x30, [sp, #16]
  408090:	add	sp, sp, #0x20
  408094:	ret
  408098:	sub	sp, sp, #0x20
  40809c:	stp	x29, x30, [sp, #16]
  4080a0:	add	x29, sp, #0x10
  4080a4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4080a8:	add	x8, x8, #0xad8
  4080ac:	str	x0, [sp, #8]
  4080b0:	ldr	x8, [x8]
  4080b4:	str	x8, [sp]
  4080b8:	cbz	x8, 4080c4 <printf@plt+0x6944>
  4080bc:	ldr	x0, [sp]
  4080c0:	bl	401650 <_ZdaPv@plt>
  4080c4:	ldr	x0, [sp, #8]
  4080c8:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  4080cc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4080d0:	add	x8, x8, #0xad8
  4080d4:	str	x0, [x8]
  4080d8:	ldp	x29, x30, [sp, #16]
  4080dc:	add	sp, sp, #0x20
  4080e0:	ret
  4080e4:	sub	sp, sp, #0x20
  4080e8:	stp	x29, x30, [sp, #16]
  4080ec:	add	x29, sp, #0x10
  4080f0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4080f4:	add	x8, x8, #0xae0
  4080f8:	str	x0, [sp, #8]
  4080fc:	ldr	x8, [x8]
  408100:	str	x8, [sp]
  408104:	cbz	x8, 408110 <printf@plt+0x6990>
  408108:	ldr	x0, [sp]
  40810c:	bl	401650 <_ZdaPv@plt>
  408110:	ldr	x0, [sp, #8]
  408114:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  408118:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40811c:	add	x8, x8, #0xae0
  408120:	str	x0, [x8]
  408124:	ldp	x29, x30, [sp, #16]
  408128:	add	sp, sp, #0x20
  40812c:	ret
  408130:	stp	x29, x30, [sp, #-16]!
  408134:	mov	x29, sp
  408138:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40813c:	add	x8, x8, #0xa40
  408140:	ldr	w9, [x8]
  408144:	cbnz	w9, 408174 <printf@plt+0x69f4>
  408148:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40814c:	add	x0, x0, #0x565
  408150:	bl	401780 <printf@plt>
  408154:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408158:	add	x8, x8, #0x573
  40815c:	mov	x0, x8
  408160:	bl	401780 <printf@plt>
  408164:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408168:	add	x8, x8, #0x57a
  40816c:	mov	x0, x8
  408170:	bl	401780 <printf@plt>
  408174:	ldp	x29, x30, [sp], #16
  408178:	ret
  40817c:	stp	x29, x30, [sp, #-16]!
  408180:	mov	x29, sp
  408184:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408188:	add	x8, x8, #0xa40
  40818c:	ldr	w9, [x8]
  408190:	cbnz	w9, 4081a4 <printf@plt+0x6a24>
  408194:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408198:	add	x0, x0, #0x582
  40819c:	bl	401780 <printf@plt>
  4081a0:	b	4081d0 <printf@plt+0x6a50>
  4081a4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081a8:	add	x8, x8, #0xa40
  4081ac:	ldr	w9, [x8]
  4081b0:	cmp	w9, #0x1
  4081b4:	b.ne	4081d0 <printf@plt+0x6a50>  // b.any
  4081b8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081bc:	add	x8, x8, #0xa3c
  4081c0:	ldr	w9, [x8]
  4081c4:	cbnz	w9, 4081d0 <printf@plt+0x6a50>
  4081c8:	mov	w0, #0xa                   	// #10
  4081cc:	bl	401580 <putchar@plt>
  4081d0:	ldp	x29, x30, [sp], #16
  4081d4:	ret
  4081d8:	stp	x29, x30, [sp, #-16]!
  4081dc:	mov	x29, sp
  4081e0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081e4:	add	x8, x8, #0xa40
  4081e8:	ldr	w9, [x8]
  4081ec:	cbnz	w9, 4081fc <printf@plt+0x6a7c>
  4081f0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4081f4:	add	x0, x0, #0x589
  4081f8:	bl	401780 <printf@plt>
  4081fc:	ldp	x29, x30, [sp], #16
  408200:	ret
  408204:	sub	sp, sp, #0x20
  408208:	stp	x29, x30, [sp, #16]
  40820c:	add	x29, sp, #0x10
  408210:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408214:	add	x8, x8, #0xa40
  408218:	str	x0, [sp, #8]
  40821c:	ldr	w9, [x8]
  408220:	cbnz	w9, 408258 <printf@plt+0x6ad8>
  408224:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408228:	add	x0, x0, #0x594
  40822c:	bl	401780 <printf@plt>
  408230:	ldr	x1, [sp, #8]
  408234:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408238:	add	x8, x8, #0x599
  40823c:	mov	x0, x8
  408240:	bl	401780 <printf@plt>
  408244:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408248:	add	x8, x8, #0x5a5
  40824c:	mov	x0, x8
  408250:	bl	401780 <printf@plt>
  408254:	b	4082b0 <printf@plt+0x6b30>
  408258:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40825c:	add	x8, x8, #0xa40
  408260:	ldr	w9, [x8]
  408264:	cmp	w9, #0x1
  408268:	b.ne	4082b0 <printf@plt+0x6b30>  // b.any
  40826c:	ldr	x0, [sp, #8]
  408270:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408274:	add	x8, x8, #0xa08
  408278:	ldr	x1, [x8]
  40827c:	bl	401440 <fputs@plt>
  408280:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408284:	add	x8, x8, #0xa3c
  408288:	ldr	w9, [x8]
  40828c:	cbz	w9, 4082b0 <printf@plt+0x6b30>
  408290:	ldr	x0, [sp, #8]
  408294:	bl	401480 <strlen@plt>
  408298:	cmp	x0, #0x0
  40829c:	cset	w8, ls  // ls = plast
  4082a0:	tbnz	w8, #0, 4082b0 <printf@plt+0x6b30>
  4082a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4082a8:	add	x0, x0, #0x46b
  4082ac:	bl	401780 <printf@plt>
  4082b0:	ldp	x29, x30, [sp, #16]
  4082b4:	add	sp, sp, #0x20
  4082b8:	ret
  4082bc:	sub	sp, sp, #0x10
  4082c0:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4082c4:	add	x8, x8, #0xe3c
  4082c8:	str	w0, [sp, #12]
  4082cc:	ldr	w9, [sp, #12]
  4082d0:	str	w9, [x8]
  4082d4:	add	sp, sp, #0x10
  4082d8:	ret
  4082dc:	sub	sp, sp, #0x20
  4082e0:	stp	x29, x30, [sp, #16]
  4082e4:	add	x29, sp, #0x10
  4082e8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4082ec:	add	x8, x8, #0xe3c
  4082f0:	ldr	w9, [x8]
  4082f4:	cmp	w9, #0x0
  4082f8:	cset	w9, ge  // ge = tcont
  4082fc:	str	x8, [sp, #8]
  408300:	tbnz	w9, #0, 40830c <printf@plt+0x6b8c>
  408304:	ldr	x8, [sp, #8]
  408308:	str	wzr, [x8]
  40830c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  408310:	add	x8, x8, #0xe30
  408314:	ldr	w9, [x8]
  408318:	cmp	w9, #0x0
  40831c:	cset	w9, lt  // lt = tstop
  408320:	tbnz	w9, #0, 408348 <printf@plt+0x6bc8>
  408324:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  408328:	add	x8, x8, #0xe30
  40832c:	ldr	w1, [x8]
  408330:	ldr	x8, [sp, #8]
  408334:	ldr	w2, [x8]
  408338:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40833c:	add	x0, x0, #0x5aa
  408340:	bl	401780 <printf@plt>
  408344:	b	40835c <printf@plt+0x6bdc>
  408348:	ldr	x8, [sp, #8]
  40834c:	ldr	w1, [x8]
  408350:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408354:	add	x0, x0, #0x5bd
  408358:	bl	401780 <printf@plt>
  40835c:	ldp	x29, x30, [sp, #16]
  408360:	add	sp, sp, #0x20
  408364:	ret
  408368:	sub	sp, sp, #0x10
  40836c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408370:	add	x8, x8, #0xa78
  408374:	add	x8, x8, #0x10
  408378:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40837c:	add	x9, x9, #0xaf4
  408380:	str	x0, [sp, #8]
  408384:	ldr	x10, [sp, #8]
  408388:	str	x8, [x10]
  40838c:	str	wzr, [x10, #8]
  408390:	ldr	w11, [x9]
  408394:	add	w12, w11, #0x1
  408398:	str	w12, [x9]
  40839c:	str	w11, [x10, #12]
  4083a0:	add	sp, sp, #0x10
  4083a4:	ret
  4083a8:	sub	sp, sp, #0x10
  4083ac:	str	x0, [sp, #8]
  4083b0:	add	sp, sp, #0x10
  4083b4:	ret
  4083b8:	sub	sp, sp, #0x10
  4083bc:	str	x0, [sp, #8]
  4083c0:	brk	#0x1
  4083c4:	sub	sp, sp, #0x70
  4083c8:	stp	x29, x30, [sp, #96]
  4083cc:	add	x29, sp, #0x60
  4083d0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083d4:	add	x8, x8, #0xa40
  4083d8:	stur	x0, [x29, #-8]
  4083dc:	ldur	x9, [x29, #-8]
  4083e0:	stur	x9, [x29, #-16]
  4083e4:	ldr	w10, [x8]
  4083e8:	cbnz	w10, 4086a8 <printf@plt+0x6f28>
  4083ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4083f0:	add	x0, x0, #0x5da
  4083f4:	bl	401780 <printf@plt>
  4083f8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4083fc:	add	x8, x8, #0x5ed
  408400:	mov	x0, x8
  408404:	bl	401780 <printf@plt>
  408408:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  40840c:	add	x8, x8, #0x5f2
  408410:	mov	x0, x8
  408414:	bl	401780 <printf@plt>
  408418:	bl	407f80 <printf@plt+0x6800>
  40841c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408420:	add	x8, x8, #0x606
  408424:	str	x0, [sp, #40]
  408428:	mov	x0, x8
  40842c:	ldr	x1, [sp, #40]
  408430:	bl	401780 <printf@plt>
  408434:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408438:	add	x8, x8, #0x60e
  40843c:	mov	x0, x8
  408440:	bl	401780 <printf@plt>
  408444:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408448:	add	x8, x8, #0xae8
  40844c:	ldr	w9, [x8]
  408450:	cmp	w9, #0x0
  408454:	cset	w9, le
  408458:	tbnz	w9, #0, 4084d8 <printf@plt+0x6d58>
  40845c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408460:	add	x8, x8, #0xae8
  408464:	ldr	w2, [x8]
  408468:	sub	x8, x29, #0x1b
  40846c:	mov	x0, x8
  408470:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  408474:	add	x1, x1, #0x13c
  408478:	str	x8, [sp, #32]
  40847c:	bl	401560 <sprintf@plt>
  408480:	mov	x8, #0x20                  	// #32
  408484:	mov	x0, x8
  408488:	bl	4190bc <_Znwm@@Base>
  40848c:	ldr	x8, [sp, #32]
  408490:	str	x0, [sp, #24]
  408494:	mov	x0, x8
  408498:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40849c:	str	x0, [sp, #16]
  4084a0:	b	4084a4 <printf@plt+0x6d24>
  4084a4:	ldur	x2, [x29, #-16]
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	ldr	x1, [sp, #16]
  4084b0:	bl	410d28 <printf@plt+0xf5a8>
  4084b4:	b	4084b8 <printf@plt+0x6d38>
  4084b8:	ldr	x8, [sp, #24]
  4084bc:	stur	x8, [x29, #-16]
  4084c0:	b	4084d8 <printf@plt+0x6d58>
  4084c4:	stur	x0, [x29, #-40]
  4084c8:	stur	w1, [x29, #-44]
  4084cc:	ldr	x0, [sp, #24]
  4084d0:	bl	419194 <_ZdlPv@@Base>
  4084d4:	b	40873c <printf@plt+0x6fbc>
  4084d8:	bl	407fc4 <printf@plt+0x6844>
  4084dc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4084e0:	add	x8, x8, #0xac8
  4084e4:	str	x0, [x8]
  4084e8:	ldur	x8, [x29, #-16]
  4084ec:	ldr	x9, [x8]
  4084f0:	ldr	x9, [x9, #112]
  4084f4:	mov	x0, x8
  4084f8:	mov	w10, wzr
  4084fc:	mov	w1, w10
  408500:	blr	x9
  408504:	ldur	x8, [x29, #-16]
  408508:	ldr	x9, [x8]
  40850c:	ldr	x9, [x9, #24]
  408510:	mov	x0, x8
  408514:	mov	w1, #0x3                   	// #3
  408518:	blr	x9
  40851c:	str	w0, [sp, #48]
  408520:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408524:	add	x0, x0, #0x622
  408528:	bl	401780 <printf@plt>
  40852c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408530:	add	x8, x8, #0x633
  408534:	mov	x0, x8
  408538:	bl	401780 <printf@plt>
  40853c:	ldr	w1, [sp, #48]
  408540:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408544:	add	x8, x8, #0x643
  408548:	mov	x0, x8
  40854c:	bl	401780 <printf@plt>
  408550:	ldr	w10, [sp, #48]
  408554:	cmp	w10, #0x1
  408558:	b.ne	408584 <printf@plt+0x6e04>  // b.any
  40855c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408560:	add	x0, x0, #0x64e
  408564:	bl	401780 <printf@plt>
  408568:	ldur	x8, [x29, #-16]
  40856c:	ldr	w1, [x8, #12]
  408570:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408574:	add	x8, x8, #0x664
  408578:	mov	x0, x8
  40857c:	bl	401780 <printf@plt>
  408580:	b	4085c0 <printf@plt+0x6e40>
  408584:	ldr	w8, [sp, #48]
  408588:	cmp	w8, #0x2
  40858c:	b.ne	4085a0 <printf@plt+0x6e20>  // b.any
  408590:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408594:	add	x0, x0, #0x67b
  408598:	bl	401780 <printf@plt>
  40859c:	b	4085c0 <printf@plt+0x6e40>
  4085a0:	ldr	w8, [sp, #48]
  4085a4:	cmp	w8, #0x0
  4085a8:	cset	w8, eq  // eq = none
  4085ac:	and	w0, w8, #0x1
  4085b0:	mov	w1, #0x13e                 	// #318
  4085b4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x2e40>
  4085b8:	add	x2, x2, #0x6ab
  4085bc:	bl	403a74 <printf@plt+0x22f4>
  4085c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4085c4:	add	x0, x0, #0x6c3
  4085c8:	bl	401780 <printf@plt>
  4085cc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4085d0:	add	x8, x8, #0x776
  4085d4:	mov	x0, x8
  4085d8:	bl	401780 <printf@plt>
  4085dc:	bl	407f80 <printf@plt+0x6800>
  4085e0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4085e4:	add	x8, x8, #0x78c
  4085e8:	str	x0, [sp, #8]
  4085ec:	mov	x0, x8
  4085f0:	ldr	x1, [sp, #8]
  4085f4:	bl	401780 <printf@plt>
  4085f8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4085fc:	add	x8, x8, #0x793
  408600:	mov	x0, x8
  408604:	bl	401780 <printf@plt>
  408608:	bl	407fc4 <printf@plt+0x6844>
  40860c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408610:	add	x8, x8, #0xac8
  408614:	str	x0, [x8]
  408618:	ldur	x8, [x29, #-16]
  40861c:	ldr	x9, [x8]
  408620:	ldr	x9, [x9, #48]
  408624:	mov	x0, x8
  408628:	blr	x9
  40862c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408630:	add	x0, x0, #0x7a4
  408634:	bl	401780 <printf@plt>
  408638:	ldr	w10, [sp, #48]
  40863c:	cmp	w10, #0x2
  408640:	b.ne	408658 <printf@plt+0x6ed8>  // b.any
  408644:	ldur	x8, [x29, #-16]
  408648:	ldr	w1, [x8, #12]
  40864c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408650:	add	x0, x0, #0x7b1
  408654:	bl	401780 <printf@plt>
  408658:	ldur	x0, [x29, #-16]
  40865c:	bl	408744 <printf@plt+0x6fc4>
  408660:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408664:	add	x8, x8, #0xa24
  408668:	ldr	w9, [x8]
  40866c:	cbnz	w9, 4086a4 <printf@plt+0x6f24>
  408670:	ldur	x8, [x29, #-16]
  408674:	ldr	w1, [x8, #12]
  408678:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40867c:	add	x8, x8, #0xe44
  408680:	ldr	w2, [x8]
  408684:	ldur	x8, [x29, #-16]
  408688:	ldr	w3, [x8, #12]
  40868c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  408690:	add	x8, x8, #0xe48
  408694:	ldr	w4, [x8]
  408698:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40869c:	add	x0, x0, #0x7fa
  4086a0:	bl	401780 <printf@plt>
  4086a4:	b	408704 <printf@plt+0x6f84>
  4086a8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086ac:	add	x8, x8, #0xa40
  4086b0:	ldr	w9, [x8]
  4086b4:	cmp	w9, #0x1
  4086b8:	b.ne	408704 <printf@plt+0x6f84>  // b.any
  4086bc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086c0:	add	x8, x8, #0xa3c
  4086c4:	ldr	w9, [x8]
  4086c8:	cbz	w9, 4086d8 <printf@plt+0x6f58>
  4086cc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4086d0:	add	x0, x0, #0x823
  4086d4:	bl	401780 <printf@plt>
  4086d8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4086dc:	add	x0, x0, #0x82c
  4086e0:	bl	401780 <printf@plt>
  4086e4:	ldur	x8, [x29, #-16]
  4086e8:	ldr	x9, [x8]
  4086ec:	ldr	x9, [x9, #48]
  4086f0:	mov	x0, x8
  4086f4:	blr	x9
  4086f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4086fc:	add	x0, x0, #0x833
  408700:	bl	401780 <printf@plt>
  408704:	ldur	x8, [x29, #-16]
  408708:	str	x8, [sp]
  40870c:	cbz	x8, 408724 <printf@plt+0x6fa4>
  408710:	ldr	x8, [sp]
  408714:	ldr	x9, [x8]
  408718:	ldr	x9, [x9, #16]
  40871c:	mov	x0, x8
  408720:	blr	x9
  408724:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  408728:	add	x8, x8, #0xaf4
  40872c:	str	wzr, [x8]
  408730:	ldp	x29, x30, [sp, #96]
  408734:	add	sp, sp, #0x70
  408738:	ret
  40873c:	ldur	x0, [x29, #-40]
  408740:	bl	401720 <_Unwind_Resume@plt>
  408744:	sub	sp, sp, #0x30
  408748:	stp	x29, x30, [sp, #32]
  40874c:	add	x29, sp, #0x20
  408750:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408754:	add	x8, x8, #0x83b
  408758:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40875c:	add	x9, x9, #0xe34
  408760:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  408764:	add	x10, x10, #0xe38
  408768:	stur	x0, [x29, #-8]
  40876c:	ldur	x11, [x29, #-8]
  408770:	mov	x0, x8
  408774:	str	x9, [sp, #16]
  408778:	str	x10, [sp, #8]
  40877c:	str	x11, [sp]
  408780:	bl	401780 <printf@plt>
  408784:	ldr	x8, [sp, #16]
  408788:	ldr	w12, [x8]
  40878c:	cmp	w12, #0x0
  408790:	cset	w12, ge  // ge = tcont
  408794:	tbnz	w12, #0, 4087ac <printf@plt+0x702c>
  408798:	ldr	x8, [sp, #8]
  40879c:	ldr	w9, [x8]
  4087a0:	cmp	w9, #0x0
  4087a4:	cset	w9, lt  // lt = tstop
  4087a8:	tbnz	w9, #0, 408814 <printf@plt+0x7094>
  4087ac:	ldr	x8, [sp, #16]
  4087b0:	ldr	w9, [x8]
  4087b4:	cmp	w9, #0x0
  4087b8:	cset	w9, le
  4087bc:	tbnz	w9, #0, 4087d4 <printf@plt+0x7054>
  4087c0:	ldr	x8, [sp, #16]
  4087c4:	ldr	w1, [x8]
  4087c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4087cc:	add	x0, x0, #0x84e
  4087d0:	bl	401780 <printf@plt>
  4087d4:	ldr	x8, [sp, #8]
  4087d8:	ldr	w9, [x8]
  4087dc:	cmp	w9, #0x0
  4087e0:	cset	w9, le
  4087e4:	tbnz	w9, #0, 4087fc <printf@plt+0x707c>
  4087e8:	ldr	x8, [sp, #8]
  4087ec:	ldr	w1, [x8]
  4087f0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4087f4:	add	x0, x0, #0x86c
  4087f8:	bl	401780 <printf@plt>
  4087fc:	mov	w8, #0xffffffff            	// #-1
  408800:	ldr	x9, [sp, #8]
  408804:	str	w8, [x9]
  408808:	ldr	x10, [sp, #16]
  40880c:	str	w8, [x10]
  408810:	b	408868 <printf@plt+0x70e8>
  408814:	ldr	x8, [sp]
  408818:	ldr	w1, [x8, #12]
  40881c:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  408820:	add	x9, x9, #0xe44
  408824:	ldr	w2, [x9]
  408828:	ldr	w3, [x8, #12]
  40882c:	ldr	w4, [x9]
  408830:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  408834:	add	x0, x0, #0x889
  408838:	bl	401780 <printf@plt>
  40883c:	ldr	x8, [sp]
  408840:	ldr	w1, [x8, #12]
  408844:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  408848:	add	x9, x9, #0xe48
  40884c:	ldr	w2, [x9]
  408850:	ldr	w3, [x8, #12]
  408854:	ldr	w4, [x9]
  408858:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40885c:	add	x9, x9, #0x8c4
  408860:	mov	x0, x9
  408864:	bl	401780 <printf@plt>
  408868:	ldp	x29, x30, [sp, #32]
  40886c:	add	sp, sp, #0x30
  408870:	ret
  408874:	sub	sp, sp, #0x40
  408878:	stp	x29, x30, [sp, #48]
  40887c:	add	x29, sp, #0x30
  408880:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408884:	add	x8, x8, #0x8fc
  408888:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40888c:	add	x9, x9, #0x908
  408890:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  408894:	add	x10, x10, #0x914
  408898:	mov	w11, wzr
  40889c:	stur	x0, [x29, #-8]
  4088a0:	stur	w1, [x29, #-12]
  4088a4:	ldur	x12, [x29, #-8]
  4088a8:	ldr	w1, [x12, #12]
  4088ac:	mov	x0, x8
  4088b0:	str	x9, [sp, #24]
  4088b4:	str	x10, [sp, #16]
  4088b8:	str	w11, [sp, #12]
  4088bc:	str	x12, [sp]
  4088c0:	bl	401780 <printf@plt>
  4088c4:	ldr	x8, [sp]
  4088c8:	ldr	w1, [x8, #12]
  4088cc:	ldr	x9, [sp, #24]
  4088d0:	mov	x0, x9
  4088d4:	bl	401780 <printf@plt>
  4088d8:	ldr	x8, [sp]
  4088dc:	ldr	w1, [x8, #12]
  4088e0:	ldr	x9, [sp, #16]
  4088e4:	mov	x0, x9
  4088e8:	bl	401780 <printf@plt>
  4088ec:	ldr	w11, [sp, #12]
  4088f0:	mov	w0, w11
  4088f4:	ldp	x29, x30, [sp, #48]
  4088f8:	add	sp, sp, #0x40
  4088fc:	ret
  408900:	sub	sp, sp, #0x20
  408904:	stp	x29, x30, [sp, #16]
  408908:	add	x29, sp, #0x10
  40890c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408910:	add	x8, x8, #0x920
  408914:	str	x0, [sp, #8]
  408918:	ldr	x9, [sp, #8]
  40891c:	ldr	w1, [x9, #12]
  408920:	mov	x0, x8
  408924:	bl	401780 <printf@plt>
  408928:	ldp	x29, x30, [sp, #16]
  40892c:	add	sp, sp, #0x20
  408930:	ret
  408934:	sub	sp, sp, #0x20
  408938:	stp	x29, x30, [sp, #16]
  40893c:	add	x29, sp, #0x10
  408940:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408944:	add	x8, x8, #0x92c
  408948:	str	x0, [sp, #8]
  40894c:	ldr	x9, [sp, #8]
  408950:	ldr	w1, [x9, #12]
  408954:	mov	x0, x8
  408958:	bl	401780 <printf@plt>
  40895c:	ldp	x29, x30, [sp, #16]
  408960:	add	sp, sp, #0x20
  408964:	ret
  408968:	sub	sp, sp, #0x10
  40896c:	str	x0, [sp, #8]
  408970:	add	sp, sp, #0x10
  408974:	ret
  408978:	sub	sp, sp, #0x10
  40897c:	str	x0, [sp, #8]
  408980:	str	w1, [sp, #4]
  408984:	add	sp, sp, #0x10
  408988:	ret
  40898c:	sub	sp, sp, #0x10
  408990:	mov	w8, wzr
  408994:	str	x0, [sp, #8]
  408998:	mov	w0, w8
  40899c:	add	sp, sp, #0x10
  4089a0:	ret
  4089a4:	sub	sp, sp, #0x10
  4089a8:	mov	w8, wzr
  4089ac:	str	x0, [sp, #8]
  4089b0:	mov	w0, w8
  4089b4:	add	sp, sp, #0x10
  4089b8:	ret
  4089bc:	sub	sp, sp, #0x10
  4089c0:	mov	w8, wzr
  4089c4:	str	x0, [sp, #8]
  4089c8:	mov	w0, w8
  4089cc:	add	sp, sp, #0x10
  4089d0:	ret
  4089d4:	sub	sp, sp, #0x10
  4089d8:	str	x0, [sp, #8]
  4089dc:	str	w1, [sp, #4]
  4089e0:	add	sp, sp, #0x10
  4089e4:	ret
  4089e8:	sub	sp, sp, #0x10
  4089ec:	str	x0, [sp, #8]
  4089f0:	str	w1, [sp, #4]
  4089f4:	str	w2, [sp]
  4089f8:	add	sp, sp, #0x10
  4089fc:	ret
  408a00:	sub	sp, sp, #0x30
  408a04:	stp	x29, x30, [sp, #32]
  408a08:	add	x29, sp, #0x20
  408a0c:	mov	x8, #0x50                  	// #80
  408a10:	stur	x0, [x29, #-8]
  408a14:	str	x1, [sp, #16]
  408a18:	ldur	x9, [x29, #-8]
  408a1c:	mov	x0, x8
  408a20:	str	x9, [sp]
  408a24:	bl	401430 <_Znam@plt>
  408a28:	ldr	x8, [sp]
  408a2c:	str	x0, [x8, #8]
  408a30:	str	wzr, [sp, #12]
  408a34:	ldr	w8, [sp, #12]
  408a38:	cmp	w8, #0xa
  408a3c:	b.ge	408a70 <printf@plt+0x72f0>  // b.tcont
  408a40:	mov	x8, #0x8                   	// #8
  408a44:	ldr	x9, [sp]
  408a48:	ldr	x10, [x9, #8]
  408a4c:	ldrsw	x11, [sp, #12]
  408a50:	mul	x8, x8, x11
  408a54:	add	x8, x10, x8
  408a58:	mov	x10, xzr
  408a5c:	str	x10, [x8]
  408a60:	ldr	w8, [sp, #12]
  408a64:	add	w8, w8, #0x1
  408a68:	str	w8, [sp, #12]
  408a6c:	b	408a34 <printf@plt+0x72b4>
  408a70:	mov	w8, #0xa                   	// #10
  408a74:	ldr	x9, [sp]
  408a78:	str	w8, [x9]
  408a7c:	mov	w8, #0x1                   	// #1
  408a80:	str	w8, [x9, #16]
  408a84:	ldr	x10, [sp, #16]
  408a88:	ldr	x11, [x9, #8]
  408a8c:	str	x10, [x11]
  408a90:	ldp	x29, x30, [sp, #32]
  408a94:	add	sp, sp, #0x30
  408a98:	ret
  408a9c:	sub	sp, sp, #0x40
  408aa0:	stp	x29, x30, [sp, #48]
  408aa4:	add	x29, sp, #0x30
  408aa8:	stur	x0, [x29, #-8]
  408aac:	stur	x1, [x29, #-16]
  408ab0:	ldur	x8, [x29, #-8]
  408ab4:	ldr	w9, [x8, #16]
  408ab8:	add	w9, w9, #0x1
  408abc:	ldr	w10, [x8]
  408ac0:	cmp	w9, w10
  408ac4:	str	x8, [sp, #16]
  408ac8:	b.le	408b40 <printf@plt+0x73c0>
  408acc:	ldr	x8, [sp, #16]
  408ad0:	ldr	x9, [x8, #8]
  408ad4:	str	x9, [sp, #24]
  408ad8:	ldr	w10, [x8]
  408adc:	mov	w11, #0x2                   	// #2
  408ae0:	mul	w10, w10, w11
  408ae4:	str	w10, [x8]
  408ae8:	ldrsw	x9, [x8]
  408aec:	mov	x12, #0x8                   	// #8
  408af0:	mul	x13, x9, x12
  408af4:	umulh	x9, x9, x12
  408af8:	mov	x14, #0xffffffffffffffff    	// #-1
  408afc:	cmp	x9, #0x0
  408b00:	csel	x0, x14, x13, ne  // ne = any
  408b04:	str	x12, [sp, #8]
  408b08:	bl	401430 <_Znam@plt>
  408b0c:	ldr	x8, [sp, #16]
  408b10:	str	x0, [x8, #8]
  408b14:	ldr	x0, [x8, #8]
  408b18:	ldr	x1, [sp, #24]
  408b1c:	ldrsw	x9, [x8, #16]
  408b20:	ldr	x12, [sp, #8]
  408b24:	mul	x2, x12, x9
  408b28:	bl	401450 <memcpy@plt>
  408b2c:	ldr	x8, [sp, #24]
  408b30:	str	x8, [sp]
  408b34:	cbz	x8, 408b40 <printf@plt+0x73c0>
  408b38:	ldr	x0, [sp]
  408b3c:	bl	401650 <_ZdaPv@plt>
  408b40:	ldur	x8, [x29, #-16]
  408b44:	mov	x9, #0x8                   	// #8
  408b48:	ldr	x10, [sp, #16]
  408b4c:	ldr	x11, [x10, #8]
  408b50:	ldrsw	x12, [x10, #16]
  408b54:	mov	w13, w12
  408b58:	add	w13, w13, #0x1
  408b5c:	str	w13, [x10, #16]
  408b60:	mul	x9, x9, x12
  408b64:	add	x9, x11, x9
  408b68:	str	x8, [x9]
  408b6c:	ldp	x29, x30, [sp, #48]
  408b70:	add	sp, sp, #0x40
  408b74:	ret
  408b78:	sub	sp, sp, #0x40
  408b7c:	stp	x29, x30, [sp, #48]
  408b80:	add	x29, sp, #0x30
  408b84:	stur	x0, [x29, #-8]
  408b88:	ldur	x8, [x29, #-8]
  408b8c:	stur	wzr, [x29, #-12]
  408b90:	str	x8, [sp, #24]
  408b94:	ldur	w8, [x29, #-12]
  408b98:	ldr	x9, [sp, #24]
  408b9c:	ldr	w10, [x9, #16]
  408ba0:	cmp	w8, w10
  408ba4:	b.ge	408bf0 <printf@plt+0x7470>  // b.tcont
  408ba8:	mov	x8, #0x8                   	// #8
  408bac:	ldr	x9, [sp, #24]
  408bb0:	ldr	x10, [x9, #8]
  408bb4:	ldursw	x11, [x29, #-12]
  408bb8:	mul	x8, x8, x11
  408bbc:	add	x8, x10, x8
  408bc0:	ldr	x8, [x8]
  408bc4:	str	x8, [sp, #16]
  408bc8:	cbz	x8, 408be0 <printf@plt+0x7460>
  408bcc:	ldr	x8, [sp, #16]
  408bd0:	ldr	x9, [x8]
  408bd4:	ldr	x9, [x9, #16]
  408bd8:	mov	x0, x8
  408bdc:	blr	x9
  408be0:	ldur	w8, [x29, #-12]
  408be4:	add	w8, w8, #0x1
  408be8:	stur	w8, [x29, #-12]
  408bec:	b	408b94 <printf@plt+0x7414>
  408bf0:	ldr	x8, [sp, #24]
  408bf4:	ldr	x9, [x8, #8]
  408bf8:	str	x9, [sp, #8]
  408bfc:	cbz	x9, 408c08 <printf@plt+0x7488>
  408c00:	ldr	x0, [sp, #8]
  408c04:	bl	401650 <_ZdaPv@plt>
  408c08:	ldp	x29, x30, [sp, #48]
  408c0c:	add	sp, sp, #0x40
  408c10:	ret
  408c14:	sub	sp, sp, #0x30
  408c18:	stp	x29, x30, [sp, #32]
  408c1c:	add	x29, sp, #0x20
  408c20:	stur	x0, [x29, #-8]
  408c24:	stur	w1, [x29, #-12]
  408c28:	ldur	x8, [x29, #-8]
  408c2c:	str	wzr, [sp, #16]
  408c30:	str	x8, [sp, #8]
  408c34:	ldr	w8, [sp, #16]
  408c38:	ldr	x9, [sp, #8]
  408c3c:	ldr	w10, [x9, #16]
  408c40:	cmp	w8, w10
  408c44:	b.ge	408c88 <printf@plt+0x7508>  // b.tcont
  408c48:	mov	x8, #0x8                   	// #8
  408c4c:	ldr	x9, [sp, #8]
  408c50:	ldr	x10, [x9, #8]
  408c54:	ldrsw	x11, [sp, #16]
  408c58:	mul	x8, x8, x11
  408c5c:	add	x8, x10, x8
  408c60:	ldr	x8, [x8]
  408c64:	ldur	w1, [x29, #-12]
  408c68:	ldr	x10, [x8]
  408c6c:	ldr	x10, [x10, #112]
  408c70:	mov	x0, x8
  408c74:	blr	x10
  408c78:	ldr	w8, [sp, #16]
  408c7c:	add	w8, w8, #0x1
  408c80:	str	w8, [sp, #16]
  408c84:	b	408c34 <printf@plt+0x74b4>
  408c88:	ldp	x29, x30, [sp, #32]
  408c8c:	add	sp, sp, #0x30
  408c90:	ret
  408c94:	sub	sp, sp, #0x30
  408c98:	stp	x29, x30, [sp, #32]
  408c9c:	add	x29, sp, #0x20
  408ca0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408ca4:	add	x8, x8, #0xb00
  408ca8:	add	x8, x8, #0x10
  408cac:	stur	x0, [x29, #-8]
  408cb0:	str	x1, [sp, #16]
  408cb4:	ldur	x9, [x29, #-8]
  408cb8:	mov	x0, x9
  408cbc:	str	x8, [sp, #8]
  408cc0:	str	x9, [sp]
  408cc4:	bl	408368 <printf@plt+0x6be8>
  408cc8:	ldr	x8, [sp, #8]
  408ccc:	ldr	x9, [sp]
  408cd0:	str	x8, [x9]
  408cd4:	ldr	x10, [sp, #16]
  408cd8:	str	x10, [x9, #16]
  408cdc:	ldr	x10, [x9, #16]
  408ce0:	ldr	w11, [x10, #8]
  408ce4:	str	w11, [x9, #8]
  408ce8:	ldp	x29, x30, [sp, #32]
  408cec:	add	sp, sp, #0x30
  408cf0:	ret
  408cf4:	sub	sp, sp, #0x30
  408cf8:	stp	x29, x30, [sp, #32]
  408cfc:	add	x29, sp, #0x20
  408d00:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408d04:	add	x8, x8, #0xb00
  408d08:	add	x8, x8, #0x10
  408d0c:	stur	x0, [x29, #-8]
  408d10:	ldur	x9, [x29, #-8]
  408d14:	str	x8, [x9]
  408d18:	ldr	x8, [x9, #16]
  408d1c:	str	x9, [sp, #16]
  408d20:	str	x8, [sp, #8]
  408d24:	cbz	x8, 408d3c <printf@plt+0x75bc>
  408d28:	ldr	x8, [sp, #8]
  408d2c:	ldr	x9, [x8]
  408d30:	ldr	x9, [x9, #16]
  408d34:	mov	x0, x8
  408d38:	blr	x9
  408d3c:	ldr	x0, [sp, #16]
  408d40:	bl	4083a8 <printf@plt+0x6c28>
  408d44:	ldp	x29, x30, [sp, #32]
  408d48:	add	sp, sp, #0x30
  408d4c:	ret
  408d50:	sub	sp, sp, #0x10
  408d54:	str	x0, [sp, #8]
  408d58:	brk	#0x1
  408d5c:	sub	sp, sp, #0x40
  408d60:	stp	x29, x30, [sp, #48]
  408d64:	add	x29, sp, #0x30
  408d68:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408d6c:	add	x8, x8, #0x938
  408d70:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  408d74:	add	x9, x9, #0x94c
  408d78:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  408d7c:	add	x10, x10, #0x95f
  408d80:	stur	x0, [x29, #-8]
  408d84:	stur	w1, [x29, #-12]
  408d88:	ldur	x11, [x29, #-8]
  408d8c:	ldr	x12, [x11, #16]
  408d90:	ldur	w1, [x29, #-12]
  408d94:	ldr	x13, [x12]
  408d98:	ldr	x13, [x13, #24]
  408d9c:	mov	x0, x12
  408da0:	str	x8, [sp, #24]
  408da4:	str	x9, [sp, #16]
  408da8:	str	x10, [sp, #8]
  408dac:	str	x11, [sp]
  408db0:	blr	x13
  408db4:	stur	w0, [x29, #-16]
  408db8:	ldr	x8, [sp]
  408dbc:	ldr	w1, [x8, #12]
  408dc0:	ldr	x9, [x8, #16]
  408dc4:	ldr	w2, [x9, #12]
  408dc8:	ldr	x0, [sp, #24]
  408dcc:	bl	401780 <printf@plt>
  408dd0:	ldr	x8, [sp]
  408dd4:	ldr	w1, [x8, #12]
  408dd8:	ldr	x9, [x8, #16]
  408ddc:	ldr	w2, [x9, #12]
  408de0:	ldr	x9, [sp, #16]
  408de4:	mov	x0, x9
  408de8:	bl	401780 <printf@plt>
  408dec:	ldr	x8, [sp]
  408df0:	ldr	w1, [x8, #12]
  408df4:	ldr	x9, [x8, #16]
  408df8:	ldr	w2, [x9, #12]
  408dfc:	ldr	x9, [sp, #8]
  408e00:	mov	x0, x9
  408e04:	bl	401780 <printf@plt>
  408e08:	ldur	w14, [x29, #-16]
  408e0c:	mov	w0, w14
  408e10:	ldp	x29, x30, [sp, #48]
  408e14:	add	sp, sp, #0x40
  408e18:	ret
  408e1c:	sub	sp, sp, #0x30
  408e20:	stp	x29, x30, [sp, #32]
  408e24:	add	x29, sp, #0x20
  408e28:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408e2c:	add	x8, x8, #0x972
  408e30:	stur	x0, [x29, #-8]
  408e34:	ldur	x9, [x29, #-8]
  408e38:	ldr	x10, [x9, #16]
  408e3c:	ldr	x11, [x10]
  408e40:	ldr	x11, [x11, #32]
  408e44:	mov	x0, x10
  408e48:	str	x8, [sp, #16]
  408e4c:	str	x9, [sp, #8]
  408e50:	blr	x11
  408e54:	ldr	x8, [sp, #8]
  408e58:	ldr	w1, [x8, #12]
  408e5c:	ldr	x9, [x8, #16]
  408e60:	ldr	w2, [x9, #12]
  408e64:	ldr	x0, [sp, #16]
  408e68:	bl	401780 <printf@plt>
  408e6c:	ldp	x29, x30, [sp, #32]
  408e70:	add	sp, sp, #0x30
  408e74:	ret
  408e78:	sub	sp, sp, #0x30
  408e7c:	stp	x29, x30, [sp, #32]
  408e80:	add	x29, sp, #0x20
  408e84:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408e88:	add	x8, x8, #0x985
  408e8c:	stur	x0, [x29, #-8]
  408e90:	ldur	x9, [x29, #-8]
  408e94:	ldr	x10, [x9, #16]
  408e98:	ldr	x11, [x10]
  408e9c:	ldr	x11, [x11, #40]
  408ea0:	mov	x0, x10
  408ea4:	str	x8, [sp, #16]
  408ea8:	str	x9, [sp, #8]
  408eac:	blr	x11
  408eb0:	ldr	x8, [sp, #8]
  408eb4:	ldr	w1, [x8, #12]
  408eb8:	ldr	x9, [x8, #16]
  408ebc:	ldr	w2, [x9, #12]
  408ec0:	ldr	x0, [sp, #16]
  408ec4:	bl	401780 <printf@plt>
  408ec8:	ldp	x29, x30, [sp, #32]
  408ecc:	add	sp, sp, #0x30
  408ed0:	ret
  408ed4:	sub	sp, sp, #0x20
  408ed8:	stp	x29, x30, [sp, #16]
  408edc:	add	x29, sp, #0x10
  408ee0:	str	x0, [sp, #8]
  408ee4:	str	w1, [sp, #4]
  408ee8:	ldr	x8, [sp, #8]
  408eec:	ldr	x8, [x8, #16]
  408ef0:	ldr	w1, [sp, #4]
  408ef4:	ldr	x9, [x8]
  408ef8:	ldr	x9, [x9, #112]
  408efc:	mov	x0, x8
  408f00:	blr	x9
  408f04:	ldp	x29, x30, [sp, #16]
  408f08:	add	sp, sp, #0x20
  408f0c:	ret
  408f10:	sub	sp, sp, #0x60
  408f14:	stp	x29, x30, [sp, #80]
  408f18:	add	x29, sp, #0x50
  408f1c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  408f20:	add	x8, x8, #0x999
  408f24:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  408f28:	add	x9, x9, #0x205
  408f2c:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  408f30:	add	x10, x10, #0x9aa
  408f34:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x2e40>
  408f38:	add	x11, x11, #0x9bf
  408f3c:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x2e40>
  408f40:	add	x12, x12, #0x9d6
  408f44:	adrp	x13, 41c000 <_ZdlPvm@@Base+0x2e40>
  408f48:	add	x13, x13, #0x9ed
  408f4c:	mov	w14, wzr
  408f50:	stur	x0, [x29, #-8]
  408f54:	stur	w1, [x29, #-12]
  408f58:	ldur	x15, [x29, #-8]
  408f5c:	ldr	w1, [x15, #12]
  408f60:	mov	x0, x8
  408f64:	stur	x9, [x29, #-24]
  408f68:	stur	x10, [x29, #-32]
  408f6c:	str	x11, [sp, #40]
  408f70:	str	x12, [sp, #32]
  408f74:	str	x13, [sp, #24]
  408f78:	str	w14, [sp, #20]
  408f7c:	str	x15, [sp, #8]
  408f80:	bl	401780 <printf@plt>
  408f84:	ldr	x8, [sp, #8]
  408f88:	ldr	x9, [x8]
  408f8c:	ldr	x9, [x9, #48]
  408f90:	mov	x0, x8
  408f94:	blr	x9
  408f98:	ldur	x0, [x29, #-24]
  408f9c:	bl	401780 <printf@plt>
  408fa0:	ldr	x8, [sp, #8]
  408fa4:	ldr	w1, [x8, #12]
  408fa8:	ldur	x9, [x29, #-32]
  408fac:	mov	x0, x9
  408fb0:	bl	401780 <printf@plt>
  408fb4:	ldr	x8, [sp, #8]
  408fb8:	ldr	w1, [x8, #12]
  408fbc:	ldr	x9, [sp, #40]
  408fc0:	mov	x0, x9
  408fc4:	bl	401780 <printf@plt>
  408fc8:	ldr	x8, [sp, #8]
  408fcc:	ldr	w1, [x8, #12]
  408fd0:	ldr	x9, [sp, #32]
  408fd4:	mov	x0, x9
  408fd8:	bl	401780 <printf@plt>
  408fdc:	ldr	x8, [sp, #8]
  408fe0:	ldr	w1, [x8, #12]
  408fe4:	ldr	x9, [sp, #24]
  408fe8:	mov	x0, x9
  408fec:	bl	401780 <printf@plt>
  408ff0:	ldr	w14, [sp, #20]
  408ff4:	mov	w0, w14
  408ff8:	ldp	x29, x30, [sp, #80]
  408ffc:	add	sp, sp, #0x60
  409000:	ret
  409004:	sub	sp, sp, #0x10
  409008:	str	x0, [sp, #8]
  40900c:	add	sp, sp, #0x10
  409010:	ret
  409014:	sub	sp, sp, #0x10
  409018:	str	x0, [sp, #8]
  40901c:	add	sp, sp, #0x10
  409020:	ret
  409024:	sub	sp, sp, #0x10
  409028:	mov	w8, wzr
  40902c:	str	x0, [sp, #8]
  409030:	mov	w0, w8
  409034:	add	sp, sp, #0x10
  409038:	ret
  40903c:	sub	sp, sp, #0x10
  409040:	mov	w8, #0x1                   	// #1
  409044:	str	x0, [sp, #8]
  409048:	mov	w0, w8
  40904c:	add	sp, sp, #0x10
  409050:	ret
  409054:	sub	sp, sp, #0x30
  409058:	stp	x29, x30, [sp, #32]
  40905c:	add	x29, sp, #0x20
  409060:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  409064:	add	x8, x8, #0xb88
  409068:	add	x8, x8, #0x10
  40906c:	stur	x0, [x29, #-8]
  409070:	str	x1, [sp, #16]
  409074:	ldur	x9, [x29, #-8]
  409078:	mov	x0, x9
  40907c:	str	x8, [sp, #8]
  409080:	str	x9, [sp]
  409084:	bl	409610 <printf@plt+0x7e90>
  409088:	ldr	x8, [sp, #8]
  40908c:	ldr	x9, [sp]
  409090:	str	x8, [x9]
  409094:	ldr	x10, [sp, #16]
  409098:	str	x10, [x9, #16]
  40909c:	ldp	x29, x30, [sp, #32]
  4090a0:	add	sp, sp, #0x30
  4090a4:	ret
  4090a8:	sub	sp, sp, #0x20
  4090ac:	stp	x29, x30, [sp, #16]
  4090b0:	add	x29, sp, #0x10
  4090b4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4090b8:	add	x8, x8, #0xb88
  4090bc:	add	x8, x8, #0x10
  4090c0:	str	x0, [sp, #8]
  4090c4:	ldr	x9, [sp, #8]
  4090c8:	str	x8, [x9]
  4090cc:	ldr	x0, [x9, #16]
  4090d0:	str	x9, [sp]
  4090d4:	bl	401510 <free@plt>
  4090d8:	ldr	x0, [sp]
  4090dc:	bl	409658 <printf@plt+0x7ed8>
  4090e0:	ldp	x29, x30, [sp, #16]
  4090e4:	add	sp, sp, #0x20
  4090e8:	ret
  4090ec:	sub	sp, sp, #0x20
  4090f0:	stp	x29, x30, [sp, #16]
  4090f4:	add	x29, sp, #0x10
  4090f8:	adrp	x8, 409000 <printf@plt+0x7880>
  4090fc:	add	x8, x8, #0xa8
  409100:	str	x0, [sp, #8]
  409104:	ldr	x9, [sp, #8]
  409108:	mov	x0, x9
  40910c:	str	x9, [sp]
  409110:	blr	x8
  409114:	ldr	x0, [sp]
  409118:	bl	419194 <_ZdlPv@@Base>
  40911c:	ldp	x29, x30, [sp, #16]
  409120:	add	sp, sp, #0x20
  409124:	ret
  409128:	sub	sp, sp, #0x30
  40912c:	stp	x29, x30, [sp, #32]
  409130:	add	x29, sp, #0x20
  409134:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409138:	add	x8, x8, #0xa08
  40913c:	stur	x0, [x29, #-8]
  409140:	ldur	x9, [x29, #-8]
  409144:	ldr	x10, [x9, #16]
  409148:	str	x8, [sp, #16]
  40914c:	str	x9, [sp, #8]
  409150:	cbz	x10, 4091d4 <printf@plt+0x7a54>
  409154:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409158:	add	x8, x8, #0xa40
  40915c:	ldr	w9, [x8]
  409160:	cbnz	w9, 40917c <printf@plt+0x79fc>
  409164:	ldr	x8, [sp, #8]
  409168:	ldr	x0, [x8, #16]
  40916c:	ldr	x9, [sp, #16]
  409170:	ldr	x1, [x9]
  409174:	bl	401440 <fputs@plt>
  409178:	b	4091d4 <printf@plt+0x7a54>
  40917c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409180:	add	x8, x8, #0xa40
  409184:	ldr	w9, [x8]
  409188:	cmp	w9, #0x1
  40918c:	b.ne	4091d4 <printf@plt+0x7a54>  // b.any
  409190:	ldr	x8, [sp, #16]
  409194:	ldr	x1, [x8]
  409198:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40919c:	add	x0, x0, #0xa00
  4091a0:	bl	401440 <fputs@plt>
  4091a4:	ldr	x8, [sp, #8]
  4091a8:	ldr	x9, [x8, #16]
  4091ac:	ldr	x10, [sp, #16]
  4091b0:	ldr	x1, [x10]
  4091b4:	mov	x0, x9
  4091b8:	bl	401440 <fputs@plt>
  4091bc:	ldr	x8, [sp, #16]
  4091c0:	ldr	x1, [x8]
  4091c4:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  4091c8:	add	x9, x9, #0xa60
  4091cc:	mov	x0, x9
  4091d0:	bl	401440 <fputs@plt>
  4091d4:	ldp	x29, x30, [sp, #32]
  4091d8:	add	sp, sp, #0x30
  4091dc:	ret
  4091e0:	sub	sp, sp, #0x30
  4091e4:	stp	x29, x30, [sp, #32]
  4091e8:	add	x29, sp, #0x20
  4091ec:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4091f0:	add	x8, x8, #0xc10
  4091f4:	add	x8, x8, #0x10
  4091f8:	stur	x0, [x29, #-8]
  4091fc:	ldur	x9, [x29, #-8]
  409200:	mov	x0, x9
  409204:	str	x8, [sp, #16]
  409208:	str	x9, [sp, #8]
  40920c:	bl	408368 <printf@plt+0x6be8>
  409210:	ldr	x8, [sp, #16]
  409214:	ldr	x9, [sp, #8]
  409218:	str	x8, [x9]
  40921c:	str	wzr, [x9, #16]
  409220:	ldp	x29, x30, [sp, #32]
  409224:	add	sp, sp, #0x30
  409228:	ret
  40922c:	sub	sp, sp, #0x20
  409230:	stp	x29, x30, [sp, #16]
  409234:	add	x29, sp, #0x10
  409238:	str	x0, [sp, #8]
  40923c:	ldr	x8, [sp, #8]
  409240:	ldr	w9, [x8, #16]
  409244:	cbnz	w9, 409254 <printf@plt+0x7ad4>
  409248:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40924c:	add	x0, x0, #0xa08
  409250:	bl	401780 <printf@plt>
  409254:	ldp	x29, x30, [sp, #16]
  409258:	add	sp, sp, #0x20
  40925c:	ret
  409260:	sub	sp, sp, #0x30
  409264:	stp	x29, x30, [sp, #32]
  409268:	add	x29, sp, #0x20
  40926c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  409270:	add	x8, x8, #0xe40
  409274:	stur	x0, [x29, #-8]
  409278:	stur	w1, [x29, #-12]
  40927c:	ldur	x9, [x29, #-8]
  409280:	ldur	w10, [x29, #-12]
  409284:	cmp	w10, #0x0
  409288:	cset	w10, le
  40928c:	str	x8, [sp, #8]
  409290:	str	x9, [sp]
  409294:	tbnz	w10, #0, 4092bc <printf@plt+0x7b3c>
  409298:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40929c:	add	x0, x0, #0xa0b
  4092a0:	ldr	x1, [sp, #8]
  4092a4:	ldr	x2, [sp, #8]
  4092a8:	ldr	x3, [sp, #8]
  4092ac:	bl	416fbc <printf@plt+0x1583c>
  4092b0:	mov	w8, #0x1                   	// #1
  4092b4:	ldr	x9, [sp]
  4092b8:	str	w8, [x9, #16]
  4092bc:	ldp	x29, x30, [sp, #32]
  4092c0:	add	sp, sp, #0x30
  4092c4:	ret
  4092c8:	sub	sp, sp, #0x30
  4092cc:	stp	x29, x30, [sp, #32]
  4092d0:	add	x29, sp, #0x20
  4092d4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  4092d8:	add	x8, x8, #0xc98
  4092dc:	add	x8, x8, #0x10
  4092e0:	mov	w9, #0x8                   	// #8
  4092e4:	stur	x0, [x29, #-8]
  4092e8:	ldur	x10, [x29, #-8]
  4092ec:	mov	x0, x10
  4092f0:	str	x8, [sp, #16]
  4092f4:	str	w9, [sp, #12]
  4092f8:	str	x10, [sp]
  4092fc:	bl	409610 <printf@plt+0x7e90>
  409300:	ldr	x8, [sp, #16]
  409304:	ldr	x10, [sp]
  409308:	str	x8, [x10]
  40930c:	ldr	w9, [sp, #12]
  409310:	str	w9, [x10, #8]
  409314:	ldp	x29, x30, [sp, #32]
  409318:	add	sp, sp, #0x30
  40931c:	ret
  409320:	sub	sp, sp, #0x20
  409324:	stp	x29, x30, [sp, #16]
  409328:	add	x29, sp, #0x10
  40932c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409330:	add	x8, x8, #0xa40
  409334:	str	x0, [sp, #8]
  409338:	ldr	w9, [x8]
  40933c:	cbnz	w9, 40935c <printf@plt+0x7bdc>
  409340:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  409344:	add	x8, x8, #0xe68
  409348:	ldr	w1, [x8]
  40934c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409350:	add	x0, x0, #0xa30
  409354:	bl	401780 <printf@plt>
  409358:	b	40937c <printf@plt+0x7bfc>
  40935c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409360:	add	x8, x8, #0xa40
  409364:	ldr	w9, [x8]
  409368:	cmp	w9, #0x1
  40936c:	b.ne	40937c <printf@plt+0x7bfc>  // b.any
  409370:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409374:	add	x0, x0, #0xa38
  409378:	bl	401780 <printf@plt>
  40937c:	ldp	x29, x30, [sp, #16]
  409380:	add	sp, sp, #0x20
  409384:	ret
  409388:	sub	sp, sp, #0x30
  40938c:	stp	x29, x30, [sp, #32]
  409390:	add	x29, sp, #0x20
  409394:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  409398:	add	x8, x8, #0xd20
  40939c:	add	x8, x8, #0x10
  4093a0:	mov	w9, #0x8                   	// #8
  4093a4:	stur	x0, [x29, #-8]
  4093a8:	ldur	x10, [x29, #-8]
  4093ac:	mov	x0, x10
  4093b0:	str	x8, [sp, #16]
  4093b4:	str	w9, [sp, #12]
  4093b8:	str	x10, [sp]
  4093bc:	bl	409610 <printf@plt+0x7e90>
  4093c0:	ldr	x8, [sp, #16]
  4093c4:	ldr	x10, [sp]
  4093c8:	str	x8, [x10]
  4093cc:	ldr	w9, [sp, #12]
  4093d0:	str	w9, [x10, #8]
  4093d4:	ldp	x29, x30, [sp, #32]
  4093d8:	add	sp, sp, #0x30
  4093dc:	ret
  4093e0:	sub	sp, sp, #0x20
  4093e4:	stp	x29, x30, [sp, #16]
  4093e8:	add	x29, sp, #0x10
  4093ec:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4093f0:	add	x8, x8, #0xa40
  4093f4:	str	x0, [sp, #8]
  4093f8:	ldr	w9, [x8]
  4093fc:	cbnz	w9, 40941c <printf@plt+0x7c9c>
  409400:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  409404:	add	x8, x8, #0xe60
  409408:	ldr	w1, [x8]
  40940c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409410:	add	x0, x0, #0xa30
  409414:	bl	401780 <printf@plt>
  409418:	b	40943c <printf@plt+0x7cbc>
  40941c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409420:	add	x8, x8, #0xa40
  409424:	ldr	w9, [x8]
  409428:	cmp	w9, #0x1
  40942c:	b.ne	40943c <printf@plt+0x7cbc>  // b.any
  409430:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409434:	add	x0, x0, #0xa4e
  409438:	bl	401780 <printf@plt>
  40943c:	ldp	x29, x30, [sp, #16]
  409440:	add	sp, sp, #0x20
  409444:	ret
  409448:	sub	sp, sp, #0x30
  40944c:	stp	x29, x30, [sp, #32]
  409450:	add	x29, sp, #0x20
  409454:	mov	w8, #0x1                   	// #1
  409458:	stur	x0, [x29, #-8]
  40945c:	str	x1, [sp, #16]
  409460:	ldur	x9, [x29, #-8]
  409464:	ldr	x10, [x9, #8]
  409468:	ldr	x10, [x10]
  40946c:	ldr	x11, [x10]
  409470:	ldr	x11, [x11]
  409474:	mov	x0, x10
  409478:	str	w8, [sp, #8]
  40947c:	str	x9, [sp]
  409480:	blr	x11
  409484:	ldr	w8, [sp, #8]
  409488:	str	w8, [sp, #12]
  40948c:	ldr	w8, [sp, #12]
  409490:	ldr	x9, [sp]
  409494:	ldr	w10, [x9, #16]
  409498:	cmp	w8, w10
  40949c:	b.ge	4094f8 <printf@plt+0x7d78>  // b.tcont
  4094a0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4094a4:	add	x8, x8, #0xa10
  4094a8:	ldr	x0, [x8]
  4094ac:	ldr	x2, [sp, #16]
  4094b0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  4094b4:	add	x1, x1, #0xa69
  4094b8:	bl	401490 <fprintf@plt>
  4094bc:	mov	x8, #0x8                   	// #8
  4094c0:	ldr	x9, [sp]
  4094c4:	ldr	x10, [x9, #8]
  4094c8:	ldrsw	x11, [sp, #12]
  4094cc:	mul	x8, x8, x11
  4094d0:	add	x8, x10, x8
  4094d4:	ldr	x8, [x8]
  4094d8:	ldr	x10, [x8]
  4094dc:	ldr	x10, [x10]
  4094e0:	mov	x0, x8
  4094e4:	blr	x10
  4094e8:	ldr	w8, [sp, #12]
  4094ec:	add	w8, w8, #0x1
  4094f0:	str	w8, [sp, #12]
  4094f4:	b	40948c <printf@plt+0x7d0c>
  4094f8:	ldp	x29, x30, [sp, #32]
  4094fc:	add	sp, sp, #0x30
  409500:	ret
  409504:	sub	sp, sp, #0x30
  409508:	stp	x29, x30, [sp, #32]
  40950c:	add	x29, sp, #0x20
  409510:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409514:	add	x8, x8, #0xa10
  409518:	stur	x0, [x29, #-8]
  40951c:	ldur	x9, [x29, #-8]
  409520:	ldr	x0, [x8]
  409524:	ldr	x8, [x9, #16]
  409528:	str	x9, [sp, #16]
  40952c:	str	x0, [sp, #8]
  409530:	cbz	x8, 409544 <printf@plt+0x7dc4>
  409534:	ldr	x8, [sp, #16]
  409538:	ldr	x9, [x8, #16]
  40953c:	str	x9, [sp]
  409540:	b	409550 <printf@plt+0x7dd0>
  409544:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  409548:	add	x8, x8, #0x6fd
  40954c:	str	x8, [sp]
  409550:	ldr	x8, [sp]
  409554:	ldr	x0, [sp, #8]
  409558:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40955c:	add	x1, x1, #0xcc4
  409560:	mov	x2, x8
  409564:	bl	401490 <fprintf@plt>
  409568:	ldp	x29, x30, [sp, #32]
  40956c:	add	sp, sp, #0x30
  409570:	ret
  409574:	sub	sp, sp, #0x20
  409578:	stp	x29, x30, [sp, #16]
  40957c:	add	x29, sp, #0x10
  409580:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409584:	add	x8, x8, #0xa10
  409588:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40958c:	add	x1, x1, #0x117
  409590:	str	x0, [sp, #8]
  409594:	ldr	x0, [x8]
  409598:	bl	401490 <fprintf@plt>
  40959c:	ldp	x29, x30, [sp, #16]
  4095a0:	add	sp, sp, #0x20
  4095a4:	ret
  4095a8:	sub	sp, sp, #0x20
  4095ac:	stp	x29, x30, [sp, #16]
  4095b0:	add	x29, sp, #0x10
  4095b4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4095b8:	add	x8, x8, #0xa10
  4095bc:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  4095c0:	add	x1, x1, #0x3f0
  4095c4:	str	x0, [sp, #8]
  4095c8:	ldr	x0, [x8]
  4095cc:	bl	401490 <fprintf@plt>
  4095d0:	ldp	x29, x30, [sp, #16]
  4095d4:	add	sp, sp, #0x20
  4095d8:	ret
  4095dc:	sub	sp, sp, #0x20
  4095e0:	stp	x29, x30, [sp, #16]
  4095e4:	add	x29, sp, #0x10
  4095e8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4095ec:	add	x8, x8, #0xa10
  4095f0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  4095f4:	add	x1, x1, #0xa6c
  4095f8:	str	x0, [sp, #8]
  4095fc:	ldr	x0, [x8]
  409600:	bl	401490 <fprintf@plt>
  409604:	ldp	x29, x30, [sp, #16]
  409608:	add	sp, sp, #0x20
  40960c:	ret
  409610:	sub	sp, sp, #0x30
  409614:	stp	x29, x30, [sp, #32]
  409618:	add	x29, sp, #0x20
  40961c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  409620:	add	x8, x8, #0xde8
  409624:	add	x8, x8, #0x10
  409628:	stur	x0, [x29, #-8]
  40962c:	ldur	x9, [x29, #-8]
  409630:	mov	x0, x9
  409634:	str	x8, [sp, #16]
  409638:	str	x9, [sp, #8]
  40963c:	bl	408368 <printf@plt+0x6be8>
  409640:	ldr	x8, [sp, #16]
  409644:	ldr	x9, [sp, #8]
  409648:	str	x8, [x9]
  40964c:	ldp	x29, x30, [sp, #32]
  409650:	add	sp, sp, #0x30
  409654:	ret
  409658:	sub	sp, sp, #0x20
  40965c:	stp	x29, x30, [sp, #16]
  409660:	add	x29, sp, #0x10
  409664:	str	x0, [sp, #8]
  409668:	ldr	x0, [sp, #8]
  40966c:	bl	4083a8 <printf@plt+0x6c28>
  409670:	ldp	x29, x30, [sp, #16]
  409674:	add	sp, sp, #0x20
  409678:	ret
  40967c:	sub	sp, sp, #0x10
  409680:	str	x0, [sp, #8]
  409684:	brk	#0x1
  409688:	sub	sp, sp, #0x20
  40968c:	stp	x29, x30, [sp, #16]
  409690:	add	x29, sp, #0x10
  409694:	str	x0, [sp, #8]
  409698:	ldr	x0, [sp, #8]
  40969c:	bl	4083a8 <printf@plt+0x6c28>
  4096a0:	ldp	x29, x30, [sp, #16]
  4096a4:	add	sp, sp, #0x20
  4096a8:	ret
  4096ac:	sub	sp, sp, #0x20
  4096b0:	stp	x29, x30, [sp, #16]
  4096b4:	add	x29, sp, #0x10
  4096b8:	str	x0, [sp, #8]
  4096bc:	ldr	x8, [sp, #8]
  4096c0:	mov	x0, x8
  4096c4:	str	x8, [sp]
  4096c8:	bl	409688 <printf@plt+0x7f08>
  4096cc:	ldr	x0, [sp]
  4096d0:	bl	419194 <_ZdlPv@@Base>
  4096d4:	ldp	x29, x30, [sp, #16]
  4096d8:	add	sp, sp, #0x20
  4096dc:	ret
  4096e0:	sub	sp, sp, #0x20
  4096e4:	stp	x29, x30, [sp, #16]
  4096e8:	add	x29, sp, #0x10
  4096ec:	str	x0, [sp, #8]
  4096f0:	ldr	x0, [sp, #8]
  4096f4:	bl	409658 <printf@plt+0x7ed8>
  4096f8:	ldp	x29, x30, [sp, #16]
  4096fc:	add	sp, sp, #0x20
  409700:	ret
  409704:	sub	sp, sp, #0x20
  409708:	stp	x29, x30, [sp, #16]
  40970c:	add	x29, sp, #0x10
  409710:	str	x0, [sp, #8]
  409714:	ldr	x8, [sp, #8]
  409718:	mov	x0, x8
  40971c:	str	x8, [sp]
  409720:	bl	4096e0 <printf@plt+0x7f60>
  409724:	ldr	x0, [sp]
  409728:	bl	419194 <_ZdlPv@@Base>
  40972c:	ldp	x29, x30, [sp, #16]
  409730:	add	sp, sp, #0x20
  409734:	ret
  409738:	sub	sp, sp, #0x20
  40973c:	stp	x29, x30, [sp, #16]
  409740:	add	x29, sp, #0x10
  409744:	str	x0, [sp, #8]
  409748:	ldr	x0, [sp, #8]
  40974c:	bl	409658 <printf@plt+0x7ed8>
  409750:	ldp	x29, x30, [sp, #16]
  409754:	add	sp, sp, #0x20
  409758:	ret
  40975c:	sub	sp, sp, #0x20
  409760:	stp	x29, x30, [sp, #16]
  409764:	add	x29, sp, #0x10
  409768:	str	x0, [sp, #8]
  40976c:	ldr	x8, [sp, #8]
  409770:	mov	x0, x8
  409774:	str	x8, [sp]
  409778:	bl	409738 <printf@plt+0x7fb8>
  40977c:	ldr	x0, [sp]
  409780:	bl	419194 <_ZdlPv@@Base>
  409784:	ldp	x29, x30, [sp, #16]
  409788:	add	sp, sp, #0x20
  40978c:	ret
  409790:	sub	sp, sp, #0x50
  409794:	stp	x29, x30, [sp, #64]
  409798:	add	x29, sp, #0x40
  40979c:	mov	x8, #0x28                  	// #40
  4097a0:	adrp	x9, 409000 <printf@plt+0x7880>
  4097a4:	add	x9, x9, #0x804
  4097a8:	stur	x0, [x29, #-8]
  4097ac:	stur	x1, [x29, #-16]
  4097b0:	stur	x2, [x29, #-24]
  4097b4:	mov	x0, x8
  4097b8:	str	x9, [sp, #16]
  4097bc:	bl	4190bc <_Znwm@@Base>
  4097c0:	ldur	x1, [x29, #-8]
  4097c4:	ldur	x2, [x29, #-16]
  4097c8:	ldur	x3, [x29, #-24]
  4097cc:	str	x0, [sp, #8]
  4097d0:	ldr	x8, [sp, #16]
  4097d4:	blr	x8
  4097d8:	b	4097dc <printf@plt+0x805c>
  4097dc:	ldr	x0, [sp, #8]
  4097e0:	ldp	x29, x30, [sp, #64]
  4097e4:	add	sp, sp, #0x50
  4097e8:	ret
  4097ec:	str	x0, [sp, #32]
  4097f0:	str	w1, [sp, #28]
  4097f4:	ldr	x0, [sp, #8]
  4097f8:	bl	419194 <_ZdlPv@@Base>
  4097fc:	ldr	x0, [sp, #32]
  409800:	bl	401720 <_Unwind_Resume@plt>
  409804:	sub	sp, sp, #0x40
  409808:	stp	x29, x30, [sp, #48]
  40980c:	add	x29, sp, #0x30
  409810:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  409814:	add	x8, x8, #0xf48
  409818:	add	x8, x8, #0x10
  40981c:	stur	x0, [x29, #-8]
  409820:	stur	x1, [x29, #-16]
  409824:	str	x2, [sp, #24]
  409828:	str	x3, [sp, #16]
  40982c:	ldur	x9, [x29, #-8]
  409830:	mov	x0, x9
  409834:	str	x8, [sp, #8]
  409838:	str	x9, [sp]
  40983c:	bl	408368 <printf@plt+0x6be8>
  409840:	ldr	x8, [sp, #8]
  409844:	ldr	x9, [sp]
  409848:	str	x8, [x9]
  40984c:	ldur	x10, [x29, #-16]
  409850:	str	x10, [x9, #16]
  409854:	ldr	x10, [sp, #24]
  409858:	str	x10, [x9, #24]
  40985c:	ldr	x10, [sp, #16]
  409860:	str	x10, [x9, #32]
  409864:	ldr	x10, [x9, #16]
  409868:	ldr	w11, [x10, #8]
  40986c:	str	w11, [x9, #8]
  409870:	ldp	x29, x30, [sp, #48]
  409874:	add	sp, sp, #0x40
  409878:	ret
  40987c:	sub	sp, sp, #0x40
  409880:	stp	x29, x30, [sp, #48]
  409884:	add	x29, sp, #0x30
  409888:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  40988c:	add	x8, x8, #0xf48
  409890:	add	x8, x8, #0x10
  409894:	stur	x0, [x29, #-8]
  409898:	ldur	x9, [x29, #-8]
  40989c:	str	x8, [x9]
  4098a0:	ldr	x8, [x9, #16]
  4098a4:	stur	x9, [x29, #-16]
  4098a8:	str	x8, [sp, #24]
  4098ac:	cbz	x8, 4098c4 <printf@plt+0x8144>
  4098b0:	ldr	x8, [sp, #24]
  4098b4:	ldr	x9, [x8]
  4098b8:	ldr	x9, [x9, #16]
  4098bc:	mov	x0, x8
  4098c0:	blr	x9
  4098c4:	ldur	x8, [x29, #-16]
  4098c8:	ldr	x9, [x8, #24]
  4098cc:	str	x9, [sp, #16]
  4098d0:	cbz	x9, 4098e8 <printf@plt+0x8168>
  4098d4:	ldr	x8, [sp, #16]
  4098d8:	ldr	x9, [x8]
  4098dc:	ldr	x9, [x9, #16]
  4098e0:	mov	x0, x8
  4098e4:	blr	x9
  4098e8:	ldur	x8, [x29, #-16]
  4098ec:	ldr	x9, [x8, #32]
  4098f0:	str	x9, [sp, #8]
  4098f4:	cbz	x9, 40990c <printf@plt+0x818c>
  4098f8:	ldr	x8, [sp, #8]
  4098fc:	ldr	x9, [x8]
  409900:	ldr	x9, [x9, #16]
  409904:	mov	x0, x8
  409908:	blr	x9
  40990c:	ldur	x0, [x29, #-16]
  409910:	bl	4083a8 <printf@plt+0x6c28>
  409914:	ldp	x29, x30, [sp, #48]
  409918:	add	sp, sp, #0x40
  40991c:	ret
  409920:	sub	sp, sp, #0x20
  409924:	stp	x29, x30, [sp, #16]
  409928:	add	x29, sp, #0x10
  40992c:	adrp	x8, 409000 <printf@plt+0x7880>
  409930:	add	x8, x8, #0x87c
  409934:	str	x0, [sp, #8]
  409938:	ldr	x9, [sp, #8]
  40993c:	mov	x0, x9
  409940:	str	x9, [sp]
  409944:	blr	x8
  409948:	ldr	x0, [sp]
  40994c:	bl	419194 <_ZdlPv@@Base>
  409950:	ldp	x29, x30, [sp, #16]
  409954:	add	sp, sp, #0x20
  409958:	ret
  40995c:	sub	sp, sp, #0x60
  409960:	stp	x29, x30, [sp, #80]
  409964:	add	x29, sp, #0x50
  409968:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  40996c:	add	x8, x8, #0xff8
  409970:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  409974:	add	x9, x9, #0xe40
  409978:	stur	x0, [x29, #-8]
  40997c:	stur	w1, [x29, #-12]
  409980:	ldur	x10, [x29, #-8]
  409984:	ldr	w1, [x10, #12]
  409988:	mov	x0, x8
  40998c:	str	x9, [sp, #40]
  409990:	str	x10, [sp, #32]
  409994:	bl	401780 <printf@plt>
  409998:	ldur	w11, [x29, #-12]
  40999c:	cmp	w11, #0x1
  4099a0:	b.gt	4099b4 <printf@plt+0x8234>
  4099a4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4099a8:	add	x8, x8, #0xa2c
  4099ac:	ldr	w9, [x8]
  4099b0:	cbnz	w9, 4099b8 <printf@plt+0x8238>
  4099b4:	bl	4082dc <printf@plt+0x6b5c>
  4099b8:	ldr	x8, [sp, #32]
  4099bc:	ldr	w1, [x8, #12]
  4099c0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  4099c4:	add	x0, x0, #0xa
  4099c8:	bl	401780 <printf@plt>
  4099cc:	stur	wzr, [x29, #-16]
  4099d0:	mov	w9, #0xffffffff            	// #-1
  4099d4:	stur	w9, [x29, #-20]
  4099d8:	ldr	x8, [sp, #32]
  4099dc:	ldr	x10, [x8, #24]
  4099e0:	cbz	x10, 409a34 <printf@plt+0x82b4>
  4099e4:	ldr	x8, [sp, #32]
  4099e8:	ldr	x9, [x8, #24]
  4099ec:	ldur	w0, [x29, #-12]
  4099f0:	str	x9, [sp, #24]
  4099f4:	bl	407d24 <printf@plt+0x65a4>
  4099f8:	bl	407d60 <printf@plt+0x65e0>
  4099fc:	ldr	x8, [sp, #24]
  409a00:	ldr	x9, [x8]
  409a04:	ldr	x9, [x9, #24]
  409a08:	str	w0, [sp, #20]
  409a0c:	mov	x0, x8
  409a10:	ldr	w1, [sp, #20]
  409a14:	blr	x9
  409a18:	stur	w0, [x29, #-16]
  409a1c:	ldur	w10, [x29, #-16]
  409a20:	cbz	w10, 409a34 <printf@plt+0x82b4>
  409a24:	ldr	x8, [sp, #32]
  409a28:	ldr	x9, [x8, #24]
  409a2c:	ldr	w10, [x9, #12]
  409a30:	stur	w10, [x29, #-20]
  409a34:	ldr	x8, [sp, #32]
  409a38:	ldr	x9, [x8, #32]
  409a3c:	cbz	x9, 409ab8 <printf@plt+0x8338>
  409a40:	ldr	x8, [sp, #32]
  409a44:	ldr	x9, [x8, #32]
  409a48:	ldur	w0, [x29, #-12]
  409a4c:	str	x9, [sp, #8]
  409a50:	bl	407d24 <printf@plt+0x65a4>
  409a54:	ldr	x8, [sp, #8]
  409a58:	ldr	x9, [x8]
  409a5c:	ldr	x9, [x9, #24]
  409a60:	str	w0, [sp, #4]
  409a64:	mov	x0, x8
  409a68:	ldr	w1, [sp, #4]
  409a6c:	blr	x9
  409a70:	stur	w0, [x29, #-24]
  409a74:	ldur	w10, [x29, #-16]
  409a78:	cbz	w10, 409aa0 <printf@plt+0x8320>
  409a7c:	ldur	w8, [x29, #-24]
  409a80:	cbz	w8, 409aa0 <printf@plt+0x8320>
  409a84:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409a88:	add	x0, x0, #0x1c
  409a8c:	ldr	x1, [sp, #40]
  409a90:	ldr	x2, [sp, #40]
  409a94:	ldr	x3, [sp, #40]
  409a98:	bl	416fbc <printf@plt+0x1583c>
  409a9c:	b	409ab8 <printf@plt+0x8338>
  409aa0:	ldr	x8, [sp, #32]
  409aa4:	ldr	x9, [x8, #32]
  409aa8:	ldr	w10, [x9, #12]
  409aac:	stur	w10, [x29, #-20]
  409ab0:	ldur	w10, [x29, #-24]
  409ab4:	stur	w10, [x29, #-16]
  409ab8:	ldr	x8, [sp, #32]
  409abc:	ldr	w1, [x8, #12]
  409ac0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409ac4:	add	x0, x0, #0x37
  409ac8:	bl	401780 <printf@plt>
  409acc:	ldr	x8, [sp, #32]
  409ad0:	ldr	x9, [x8, #16]
  409ad4:	ldur	w1, [x29, #-12]
  409ad8:	ldr	x10, [x9]
  409adc:	ldr	x10, [x10, #24]
  409ae0:	mov	x0, x9
  409ae4:	blr	x10
  409ae8:	stur	w0, [x29, #-28]
  409aec:	ldr	x8, [sp, #32]
  409af0:	ldr	x9, [x8, #16]
  409af4:	ldr	x10, [x9]
  409af8:	ldr	x10, [x10, #32]
  409afc:	mov	x0, x9
  409b00:	blr	x10
  409b04:	ldur	w11, [x29, #-16]
  409b08:	cbz	w11, 409b30 <printf@plt+0x83b0>
  409b0c:	ldur	w8, [x29, #-28]
  409b10:	cbz	w8, 409b30 <printf@plt+0x83b0>
  409b14:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409b18:	add	x0, x0, #0x1c
  409b1c:	ldr	x1, [sp, #40]
  409b20:	ldr	x2, [sp, #40]
  409b24:	ldr	x3, [sp, #40]
  409b28:	bl	416fbc <printf@plt+0x1583c>
  409b2c:	b	409b48 <printf@plt+0x83c8>
  409b30:	ldr	x8, [sp, #32]
  409b34:	ldr	x9, [x8, #16]
  409b38:	ldr	w10, [x9, #12]
  409b3c:	stur	w10, [x29, #-20]
  409b40:	ldur	w10, [x29, #-28]
  409b44:	stur	w10, [x29, #-16]
  409b48:	ldr	x8, [sp, #32]
  409b4c:	ldr	w1, [x8, #12]
  409b50:	ldr	x9, [x8, #16]
  409b54:	ldr	w2, [x9, #12]
  409b58:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409b5c:	add	x0, x0, #0x46
  409b60:	bl	401780 <printf@plt>
  409b64:	ldr	x8, [sp, #32]
  409b68:	ldr	x9, [x8, #24]
  409b6c:	cbz	x9, 409b90 <printf@plt+0x8410>
  409b70:	ldr	x8, [sp, #32]
  409b74:	ldr	x9, [x8, #16]
  409b78:	ldr	w1, [x9, #12]
  409b7c:	ldr	x9, [x8, #24]
  409b80:	ldr	w2, [x9, #12]
  409b84:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409b88:	add	x0, x0, #0x5a
  409b8c:	bl	401780 <printf@plt>
  409b90:	ldr	x8, [sp, #32]
  409b94:	ldr	x9, [x8, #32]
  409b98:	cbz	x9, 409bbc <printf@plt+0x843c>
  409b9c:	ldr	x8, [sp, #32]
  409ba0:	ldr	x9, [x8, #16]
  409ba4:	ldr	w1, [x9, #12]
  409ba8:	ldr	x9, [x8, #32]
  409bac:	ldr	w2, [x9, #12]
  409bb0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409bb4:	add	x0, x0, #0x70
  409bb8:	bl	401780 <printf@plt>
  409bbc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409bc0:	add	x0, x0, #0x87
  409bc4:	bl	401780 <printf@plt>
  409bc8:	ldr	x8, [sp, #32]
  409bcc:	ldr	w1, [x8, #12]
  409bd0:	ldr	x9, [x8, #16]
  409bd4:	ldr	w2, [x9, #12]
  409bd8:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409bdc:	add	x9, x9, #0x8b
  409be0:	mov	x0, x9
  409be4:	bl	401780 <printf@plt>
  409be8:	ldr	x8, [sp, #32]
  409bec:	ldr	x9, [x8, #24]
  409bf0:	cbz	x9, 409c14 <printf@plt+0x8494>
  409bf4:	ldr	x8, [sp, #32]
  409bf8:	ldr	x9, [x8, #16]
  409bfc:	ldr	w1, [x9, #12]
  409c00:	ldr	x9, [x8, #24]
  409c04:	ldr	w2, [x9, #12]
  409c08:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409c0c:	add	x0, x0, #0x70
  409c10:	bl	401780 <printf@plt>
  409c14:	ldr	x8, [sp, #32]
  409c18:	ldr	x9, [x8, #32]
  409c1c:	cbz	x9, 409c40 <printf@plt+0x84c0>
  409c20:	ldr	x8, [sp, #32]
  409c24:	ldr	x9, [x8, #16]
  409c28:	ldr	w1, [x9, #12]
  409c2c:	ldr	x9, [x8, #32]
  409c30:	ldr	w2, [x9, #12]
  409c34:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409c38:	add	x0, x0, #0x5a
  409c3c:	bl	401780 <printf@plt>
  409c40:	ldr	x8, [sp, #32]
  409c44:	ldr	w1, [x8, #12]
  409c48:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409c4c:	add	x0, x0, #0x9e
  409c50:	bl	401780 <printf@plt>
  409c54:	ldr	x8, [sp, #32]
  409c58:	ldr	w1, [x8, #12]
  409c5c:	ldr	x9, [x8, #16]
  409c60:	ldr	w2, [x9, #12]
  409c64:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409c68:	add	x9, x9, #0x8b
  409c6c:	mov	x0, x9
  409c70:	bl	401780 <printf@plt>
  409c74:	ldr	x8, [sp, #32]
  409c78:	ldr	x9, [x8, #32]
  409c7c:	cbz	x9, 409c98 <printf@plt+0x8518>
  409c80:	ldr	x8, [sp, #32]
  409c84:	ldr	x9, [x8, #32]
  409c88:	ldr	w1, [x9, #12]
  409c8c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409c90:	add	x0, x0, #0x48a
  409c94:	bl	401780 <printf@plt>
  409c98:	ldr	x8, [sp, #32]
  409c9c:	ldr	x9, [x8, #24]
  409ca0:	cbz	x9, 409cbc <printf@plt+0x853c>
  409ca4:	ldr	x8, [sp, #32]
  409ca8:	ldr	x9, [x8, #24]
  409cac:	ldr	w1, [x9, #12]
  409cb0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409cb4:	add	x0, x0, #0x48a
  409cb8:	bl	401780 <printf@plt>
  409cbc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  409cc0:	add	x0, x0, #0x46b
  409cc4:	bl	401780 <printf@plt>
  409cc8:	ldur	w8, [x29, #-16]
  409ccc:	cbz	w8, 409ce8 <printf@plt+0x8568>
  409cd0:	ldr	x8, [sp, #32]
  409cd4:	ldr	w1, [x8, #12]
  409cd8:	ldur	w2, [x29, #-20]
  409cdc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409ce0:	add	x0, x0, #0xac
  409ce4:	bl	401780 <printf@plt>
  409ce8:	ldr	x8, [sp, #32]
  409cec:	ldr	x9, [x8, #32]
  409cf0:	cbz	x9, 409d64 <printf@plt+0x85e4>
  409cf4:	ldr	x8, [sp, #32]
  409cf8:	ldr	w1, [x8, #12]
  409cfc:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409d00:	add	x9, x9, #0xea4
  409d04:	ldr	w2, [x9]
  409d08:	ldr	x9, [x8, #32]
  409d0c:	ldr	w3, [x9, #12]
  409d10:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409d14:	add	x9, x9, #0xeac
  409d18:	ldr	w4, [x9]
  409d1c:	ldr	x9, [x8, #16]
  409d20:	ldr	w5, [x9, #12]
  409d24:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409d28:	add	x0, x0, #0xd1
  409d2c:	bl	401780 <printf@plt>
  409d30:	ldr	x8, [sp, #32]
  409d34:	ldr	w1, [x8, #12]
  409d38:	ldr	w2, [x8, #12]
  409d3c:	ldr	x9, [x8, #32]
  409d40:	ldr	w3, [x9, #12]
  409d44:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409d48:	add	x9, x9, #0xeb4
  409d4c:	ldr	w4, [x9]
  409d50:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409d54:	add	x9, x9, #0xf6
  409d58:	mov	x0, x9
  409d5c:	bl	401780 <printf@plt>
  409d60:	b	409d80 <printf@plt+0x8600>
  409d64:	ldr	x8, [sp, #32]
  409d68:	ldr	w1, [x8, #12]
  409d6c:	ldr	x9, [x8, #16]
  409d70:	ldr	w2, [x9, #12]
  409d74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409d78:	add	x0, x0, #0x94c
  409d7c:	bl	401780 <printf@plt>
  409d80:	ldr	x8, [sp, #32]
  409d84:	ldr	x9, [x8, #24]
  409d88:	cbz	x9, 409dfc <printf@plt+0x867c>
  409d8c:	ldr	x8, [sp, #32]
  409d90:	ldr	w1, [x8, #12]
  409d94:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409d98:	add	x9, x9, #0xea8
  409d9c:	ldr	w2, [x9]
  409da0:	ldr	x9, [x8, #24]
  409da4:	ldr	w3, [x9, #12]
  409da8:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409dac:	add	x9, x9, #0xeb0
  409db0:	ldr	w4, [x9]
  409db4:	ldr	x9, [x8, #16]
  409db8:	ldr	w5, [x9, #12]
  409dbc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409dc0:	add	x0, x0, #0x116
  409dc4:	bl	401780 <printf@plt>
  409dc8:	ldr	x8, [sp, #32]
  409dcc:	ldr	w1, [x8, #12]
  409dd0:	ldr	w2, [x8, #12]
  409dd4:	ldr	x9, [x8, #24]
  409dd8:	ldr	w3, [x9, #12]
  409ddc:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  409de0:	add	x9, x9, #0xeb4
  409de4:	ldr	w4, [x9]
  409de8:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409dec:	add	x9, x9, #0x13b
  409df0:	mov	x0, x9
  409df4:	bl	401780 <printf@plt>
  409df8:	b	409e18 <printf@plt+0x8698>
  409dfc:	ldr	x8, [sp, #32]
  409e00:	ldr	w1, [x8, #12]
  409e04:	ldr	x9, [x8, #16]
  409e08:	ldr	w2, [x9, #12]
  409e0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  409e10:	add	x0, x0, #0x95f
  409e14:	bl	401780 <printf@plt>
  409e18:	ldur	w0, [x29, #-16]
  409e1c:	ldp	x29, x30, [sp, #80]
  409e20:	add	sp, sp, #0x60
  409e24:	ret
  409e28:	sub	sp, sp, #0x30
  409e2c:	stp	x29, x30, [sp, #32]
  409e30:	add	x29, sp, #0x20
  409e34:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e38:	add	x8, x8, #0xa40
  409e3c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409e40:	add	x9, x9, #0x169
  409e44:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  409e48:	add	x10, x10, #0x16b
  409e4c:	stur	x0, [x29, #-8]
  409e50:	ldur	x11, [x29, #-8]
  409e54:	ldr	w12, [x8]
  409e58:	str	x9, [sp, #16]
  409e5c:	str	x10, [sp, #8]
  409e60:	str	x11, [sp]
  409e64:	cbnz	w12, 409fe0 <printf@plt+0x8860>
  409e68:	ldr	x8, [sp]
  409e6c:	ldr	w1, [x8, #12]
  409e70:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409e74:	add	x0, x0, #0x15b
  409e78:	bl	401780 <printf@plt>
  409e7c:	ldr	x8, [sp]
  409e80:	ldr	x9, [x8, #32]
  409e84:	cbz	x9, 409ef0 <printf@plt+0x8770>
  409e88:	ldr	x0, [sp, #16]
  409e8c:	bl	401780 <printf@plt>
  409e90:	ldr	x8, [sp]
  409e94:	ldr	w1, [x8, #12]
  409e98:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409e9c:	add	x9, x9, #0x170
  409ea0:	mov	x0, x9
  409ea4:	bl	401780 <printf@plt>
  409ea8:	ldr	x8, [sp]
  409eac:	ldr	w1, [x8, #12]
  409eb0:	ldr	x9, [x8, #32]
  409eb4:	ldr	w2, [x9, #12]
  409eb8:	ldr	x9, [x8, #16]
  409ebc:	ldr	w3, [x9, #12]
  409ec0:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409ec4:	add	x9, x9, #0x17f
  409ec8:	mov	x0, x9
  409ecc:	bl	401780 <printf@plt>
  409ed0:	ldr	x8, [sp]
  409ed4:	ldr	x9, [x8, #32]
  409ed8:	ldr	x10, [x9]
  409edc:	ldr	x10, [x10, #48]
  409ee0:	mov	x0, x9
  409ee4:	blr	x10
  409ee8:	ldr	x0, [sp, #8]
  409eec:	bl	401780 <printf@plt>
  409ef0:	ldr	x8, [sp]
  409ef4:	ldr	x9, [x8, #24]
  409ef8:	cbz	x9, 409f64 <printf@plt+0x87e4>
  409efc:	ldr	x0, [sp, #16]
  409f00:	bl	401780 <printf@plt>
  409f04:	ldr	x8, [sp]
  409f08:	ldr	w1, [x8, #12]
  409f0c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409f10:	add	x9, x9, #0x1a8
  409f14:	mov	x0, x9
  409f18:	bl	401780 <printf@plt>
  409f1c:	ldr	x8, [sp]
  409f20:	ldr	w1, [x8, #12]
  409f24:	ldr	x9, [x8, #16]
  409f28:	ldr	w2, [x9, #12]
  409f2c:	ldr	x9, [x8, #24]
  409f30:	ldr	w3, [x9, #12]
  409f34:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409f38:	add	x9, x9, #0x1b6
  409f3c:	mov	x0, x9
  409f40:	bl	401780 <printf@plt>
  409f44:	ldr	x8, [sp]
  409f48:	ldr	x9, [x8, #24]
  409f4c:	ldr	x10, [x9]
  409f50:	ldr	x10, [x10, #48]
  409f54:	mov	x0, x9
  409f58:	blr	x10
  409f5c:	ldr	x0, [sp, #8]
  409f60:	bl	401780 <printf@plt>
  409f64:	ldr	x8, [sp]
  409f68:	ldr	w1, [x8, #12]
  409f6c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  409f70:	add	x0, x0, #0x1df
  409f74:	bl	401780 <printf@plt>
  409f78:	ldr	x8, [sp, #16]
  409f7c:	mov	x0, x8
  409f80:	bl	401780 <printf@plt>
  409f84:	ldr	x8, [sp]
  409f88:	ldr	w1, [x8, #12]
  409f8c:	ldr	x9, [x8, #16]
  409f90:	ldr	w2, [x9, #12]
  409f94:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409f98:	add	x9, x9, #0x1ed
  409f9c:	mov	x0, x9
  409fa0:	bl	401780 <printf@plt>
  409fa4:	ldr	x8, [sp]
  409fa8:	ldr	x9, [x8, #16]
  409fac:	ldr	x10, [x9]
  409fb0:	ldr	x10, [x10, #48]
  409fb4:	mov	x0, x9
  409fb8:	blr	x10
  409fbc:	ldr	x0, [sp, #8]
  409fc0:	bl	401780 <printf@plt>
  409fc4:	ldr	x8, [sp]
  409fc8:	ldr	w1, [x8, #12]
  409fcc:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  409fd0:	add	x9, x9, #0x20b
  409fd4:	mov	x0, x9
  409fd8:	bl	401780 <printf@plt>
  409fdc:	b	40a11c <printf@plt+0x899c>
  409fe0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409fe4:	add	x8, x8, #0xa40
  409fe8:	ldr	w9, [x8]
  409fec:	cmp	w9, #0x1
  409ff0:	b.ne	40a11c <printf@plt+0x899c>  // b.any
  409ff4:	ldr	x8, [sp]
  409ff8:	ldr	x9, [x8, #24]
  409ffc:	cbz	x9, 40a070 <printf@plt+0x88f0>
  40a000:	ldr	x8, [sp]
  40a004:	ldr	x9, [x8, #32]
  40a008:	cbz	x9, 40a070 <printf@plt+0x88f0>
  40a00c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a010:	add	x0, x0, #0x219
  40a014:	bl	401780 <printf@plt>
  40a018:	ldr	x8, [sp]
  40a01c:	ldr	x9, [x8, #16]
  40a020:	ldr	x10, [x9]
  40a024:	ldr	x10, [x10, #48]
  40a028:	mov	x0, x9
  40a02c:	blr	x10
  40a030:	ldr	x8, [sp]
  40a034:	ldr	x9, [x8, #24]
  40a038:	ldr	x10, [x9]
  40a03c:	ldr	x10, [x10, #48]
  40a040:	mov	x0, x9
  40a044:	blr	x10
  40a048:	ldr	x8, [sp]
  40a04c:	ldr	x9, [x8, #32]
  40a050:	ldr	x10, [x9]
  40a054:	ldr	x10, [x10, #48]
  40a058:	mov	x0, x9
  40a05c:	blr	x10
  40a060:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a064:	add	x0, x0, #0x226
  40a068:	bl	401780 <printf@plt>
  40a06c:	b	40a11c <printf@plt+0x899c>
  40a070:	ldr	x8, [sp]
  40a074:	ldr	x9, [x8, #24]
  40a078:	cbz	x9, 40a0c8 <printf@plt+0x8948>
  40a07c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a080:	add	x0, x0, #0x234
  40a084:	bl	401780 <printf@plt>
  40a088:	ldr	x8, [sp]
  40a08c:	ldr	x9, [x8, #16]
  40a090:	ldr	x10, [x9]
  40a094:	ldr	x10, [x10, #48]
  40a098:	mov	x0, x9
  40a09c:	blr	x10
  40a0a0:	ldr	x8, [sp]
  40a0a4:	ldr	x9, [x8, #24]
  40a0a8:	ldr	x10, [x9]
  40a0ac:	ldr	x10, [x10, #48]
  40a0b0:	mov	x0, x9
  40a0b4:	blr	x10
  40a0b8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40a0bc:	add	x0, x0, #0x6b3
  40a0c0:	bl	401780 <printf@plt>
  40a0c4:	b	40a11c <printf@plt+0x899c>
  40a0c8:	ldr	x8, [sp]
  40a0cc:	ldr	x9, [x8, #32]
  40a0d0:	cbz	x9, 40a11c <printf@plt+0x899c>
  40a0d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a0d8:	add	x0, x0, #0x23d
  40a0dc:	bl	401780 <printf@plt>
  40a0e0:	ldr	x8, [sp]
  40a0e4:	ldr	x9, [x8, #16]
  40a0e8:	ldr	x10, [x9]
  40a0ec:	ldr	x10, [x10, #48]
  40a0f0:	mov	x0, x9
  40a0f4:	blr	x10
  40a0f8:	ldr	x8, [sp]
  40a0fc:	ldr	x9, [x8, #32]
  40a100:	ldr	x10, [x9]
  40a104:	ldr	x10, [x10, #48]
  40a108:	mov	x0, x9
  40a10c:	blr	x10
  40a110:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40a114:	add	x0, x0, #0x58a
  40a118:	bl	401780 <printf@plt>
  40a11c:	ldp	x29, x30, [sp, #32]
  40a120:	add	sp, sp, #0x30
  40a124:	ret
  40a128:	sub	sp, sp, #0x30
  40a12c:	stp	x29, x30, [sp, #32]
  40a130:	add	x29, sp, #0x20
  40a134:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a138:	add	x8, x8, #0xa10
  40a13c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40a140:	add	x1, x1, #0xcba
  40a144:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40a148:	add	x9, x9, #0x352
  40a14c:	stur	x0, [x29, #-8]
  40a150:	ldur	x10, [x29, #-8]
  40a154:	ldr	x0, [x8]
  40a158:	str	x8, [sp, #16]
  40a15c:	str	x9, [sp, #8]
  40a160:	str	x10, [sp]
  40a164:	bl	401490 <fprintf@plt>
  40a168:	ldr	x8, [sp]
  40a16c:	ldr	x9, [x8, #16]
  40a170:	ldr	x10, [x9]
  40a174:	ldr	x10, [x10]
  40a178:	mov	x0, x9
  40a17c:	blr	x10
  40a180:	ldr	x8, [sp, #16]
  40a184:	ldr	x0, [x8]
  40a188:	ldr	x1, [sp, #8]
  40a18c:	bl	401490 <fprintf@plt>
  40a190:	ldr	x8, [sp]
  40a194:	ldr	x9, [x8, #24]
  40a198:	cbz	x9, 40a1d8 <printf@plt+0x8a58>
  40a19c:	ldr	x8, [sp, #16]
  40a1a0:	ldr	x0, [x8]
  40a1a4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a1a8:	add	x1, x1, #0x245
  40a1ac:	bl	401490 <fprintf@plt>
  40a1b0:	ldr	x8, [sp]
  40a1b4:	ldr	x9, [x8, #24]
  40a1b8:	ldr	x10, [x9]
  40a1bc:	ldr	x10, [x10]
  40a1c0:	mov	x0, x9
  40a1c4:	blr	x10
  40a1c8:	ldr	x8, [sp, #16]
  40a1cc:	ldr	x0, [x8]
  40a1d0:	ldr	x1, [sp, #8]
  40a1d4:	bl	401490 <fprintf@plt>
  40a1d8:	ldr	x8, [sp]
  40a1dc:	ldr	x9, [x8, #32]
  40a1e0:	cbz	x9, 40a220 <printf@plt+0x8aa0>
  40a1e4:	ldr	x8, [sp, #16]
  40a1e8:	ldr	x0, [x8]
  40a1ec:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a1f0:	add	x1, x1, #0x24e
  40a1f4:	bl	401490 <fprintf@plt>
  40a1f8:	ldr	x8, [sp]
  40a1fc:	ldr	x9, [x8, #32]
  40a200:	ldr	x10, [x9]
  40a204:	ldr	x10, [x10]
  40a208:	mov	x0, x9
  40a20c:	blr	x10
  40a210:	ldr	x8, [sp, #16]
  40a214:	ldr	x0, [x8]
  40a218:	ldr	x1, [sp, #8]
  40a21c:	bl	401490 <fprintf@plt>
  40a220:	ldp	x29, x30, [sp, #32]
  40a224:	add	sp, sp, #0x30
  40a228:	ret
  40a22c:	sub	sp, sp, #0x30
  40a230:	stp	x29, x30, [sp, #32]
  40a234:	add	x29, sp, #0x20
  40a238:	stur	x0, [x29, #-8]
  40a23c:	stur	w1, [x29, #-12]
  40a240:	ldur	x8, [x29, #-8]
  40a244:	ldr	x9, [x8, #32]
  40a248:	str	x8, [sp, #8]
  40a24c:	cbz	x9, 40a270 <printf@plt+0x8af0>
  40a250:	ldr	x8, [sp, #8]
  40a254:	ldr	x9, [x8, #32]
  40a258:	ldur	w10, [x29, #-12]
  40a25c:	add	w1, w10, #0x1
  40a260:	ldr	x11, [x9]
  40a264:	ldr	x11, [x11, #112]
  40a268:	mov	x0, x9
  40a26c:	blr	x11
  40a270:	ldr	x8, [sp, #8]
  40a274:	ldr	x9, [x8, #24]
  40a278:	cbz	x9, 40a29c <printf@plt+0x8b1c>
  40a27c:	ldr	x8, [sp, #8]
  40a280:	ldr	x9, [x8, #24]
  40a284:	ldur	w10, [x29, #-12]
  40a288:	add	w1, w10, #0x1
  40a28c:	ldr	x11, [x9]
  40a290:	ldr	x11, [x11, #112]
  40a294:	mov	x0, x9
  40a298:	blr	x11
  40a29c:	ldr	x8, [sp, #8]
  40a2a0:	ldr	x9, [x8, #16]
  40a2a4:	ldur	w10, [x29, #-12]
  40a2a8:	add	w1, w10, #0x1
  40a2ac:	ldr	x11, [x9]
  40a2b0:	ldr	x11, [x11, #112]
  40a2b4:	mov	x0, x9
  40a2b8:	blr	x11
  40a2bc:	ldp	x29, x30, [sp, #32]
  40a2c0:	add	sp, sp, #0x30
  40a2c4:	ret
  40a2c8:	sub	sp, sp, #0x10
  40a2cc:	mov	x8, xzr
  40a2d0:	str	x0, [sp, #8]
  40a2d4:	mov	x0, x8
  40a2d8:	add	sp, sp, #0x10
  40a2dc:	ret
  40a2e0:	sub	sp, sp, #0x10
  40a2e4:	str	x0, [sp, #8]
  40a2e8:	ldr	x0, [sp, #8]
  40a2ec:	add	sp, sp, #0x10
  40a2f0:	ret
  40a2f4:	sub	sp, sp, #0x50
  40a2f8:	stp	x29, x30, [sp, #64]
  40a2fc:	add	x29, sp, #0x40
  40a300:	stur	x0, [x29, #-8]
  40a304:	stur	x1, [x29, #-16]
  40a308:	ldur	x8, [x29, #-8]
  40a30c:	ldur	x9, [x29, #-16]
  40a310:	ldr	x10, [x9]
  40a314:	ldr	x10, [x10, #56]
  40a318:	mov	x0, x9
  40a31c:	str	x8, [sp, #24]
  40a320:	blr	x10
  40a324:	stur	x0, [x29, #-24]
  40a328:	ldur	x8, [x29, #-24]
  40a32c:	cbnz	x8, 40a344 <printf@plt+0x8bc4>
  40a330:	ldr	x8, [sp, #24]
  40a334:	add	x0, x8, #0x18
  40a338:	ldur	x1, [x29, #-16]
  40a33c:	bl	408a9c <printf@plt+0x731c>
  40a340:	b	40a3e0 <printf@plt+0x8c60>
  40a344:	stur	wzr, [x29, #-28]
  40a348:	ldur	w8, [x29, #-28]
  40a34c:	ldur	x9, [x29, #-24]
  40a350:	ldr	w10, [x9, #40]
  40a354:	cmp	w8, w10
  40a358:	b.ge	40a3b8 <printf@plt+0x8c38>  // b.tcont
  40a35c:	ldr	x8, [sp, #24]
  40a360:	add	x0, x8, #0x18
  40a364:	ldur	x9, [x29, #-24]
  40a368:	mov	x10, #0x8                   	// #8
  40a36c:	ldr	x9, [x9, #32]
  40a370:	ldursw	x11, [x29, #-28]
  40a374:	mul	x11, x10, x11
  40a378:	add	x9, x9, x11
  40a37c:	ldr	x1, [x9]
  40a380:	str	x10, [sp, #16]
  40a384:	bl	408a9c <printf@plt+0x731c>
  40a388:	ldur	x8, [x29, #-24]
  40a38c:	ldr	x8, [x8, #32]
  40a390:	ldursw	x9, [x29, #-28]
  40a394:	ldr	x10, [sp, #16]
  40a398:	mul	x9, x10, x9
  40a39c:	add	x8, x8, x9
  40a3a0:	mov	x9, xzr
  40a3a4:	str	x9, [x8]
  40a3a8:	ldur	w8, [x29, #-28]
  40a3ac:	add	w8, w8, #0x1
  40a3b0:	stur	w8, [x29, #-28]
  40a3b4:	b	40a348 <printf@plt+0x8bc8>
  40a3b8:	ldur	x8, [x29, #-24]
  40a3bc:	str	wzr, [x8, #40]
  40a3c0:	ldur	x8, [x29, #-24]
  40a3c4:	str	x8, [sp, #8]
  40a3c8:	cbz	x8, 40a3e0 <printf@plt+0x8c60>
  40a3cc:	ldr	x8, [sp, #8]
  40a3d0:	ldr	x9, [x8]
  40a3d4:	ldr	x9, [x9, #16]
  40a3d8:	mov	x0, x8
  40a3dc:	blr	x9
  40a3e0:	ldp	x29, x30, [sp, #64]
  40a3e4:	add	sp, sp, #0x50
  40a3e8:	ret
  40a3ec:	sub	sp, sp, #0x70
  40a3f0:	stp	x29, x30, [sp, #96]
  40a3f4:	add	x29, sp, #0x60
  40a3f8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a3fc:	add	x8, x8, #0x258
  40a400:	add	x8, x8, #0x10
  40a404:	stur	x0, [x29, #-8]
  40a408:	stur	x1, [x29, #-16]
  40a40c:	ldur	x9, [x29, #-8]
  40a410:	mov	x0, x9
  40a414:	str	x8, [sp, #40]
  40a418:	str	x9, [sp, #32]
  40a41c:	bl	408368 <printf@plt+0x6be8>
  40a420:	ldr	x8, [sp, #40]
  40a424:	ldr	x9, [sp, #32]
  40a428:	str	x8, [x9]
  40a42c:	add	x10, x9, #0x18
  40a430:	ldur	x1, [x29, #-16]
  40a434:	mov	x0, x10
  40a438:	str	x10, [sp, #24]
  40a43c:	bl	408a00 <printf@plt+0x7280>
  40a440:	b	40a444 <printf@plt+0x8cc4>
  40a444:	mov	w8, #0xffffffff            	// #-1
  40a448:	ldr	x9, [sp, #32]
  40a44c:	str	w8, [x9, #48]
  40a450:	ldur	x10, [x29, #-16]
  40a454:	ldr	x11, [x10]
  40a458:	ldr	x11, [x11, #56]
  40a45c:	mov	x0, x10
  40a460:	blr	x11
  40a464:	str	x0, [sp, #16]
  40a468:	b	40a46c <printf@plt+0x8cec>
  40a46c:	ldr	x8, [sp, #16]
  40a470:	stur	x8, [x29, #-40]
  40a474:	ldur	x9, [x29, #-40]
  40a478:	cbz	x9, 40a554 <printf@plt+0x8dd4>
  40a47c:	ldur	x8, [x29, #-40]
  40a480:	ldr	x8, [x8, #32]
  40a484:	ldr	x8, [x8]
  40a488:	ldr	x9, [sp, #32]
  40a48c:	ldr	x10, [x9, #32]
  40a490:	str	x8, [x10]
  40a494:	mov	w11, #0x1                   	// #1
  40a498:	stur	w11, [x29, #-44]
  40a49c:	ldur	w8, [x29, #-44]
  40a4a0:	ldur	x9, [x29, #-40]
  40a4a4:	ldr	w10, [x9, #40]
  40a4a8:	cmp	w8, w10
  40a4ac:	b.ge	40a52c <printf@plt+0x8dac>  // b.tcont
  40a4b0:	ldr	x8, [sp, #32]
  40a4b4:	add	x0, x8, #0x18
  40a4b8:	ldur	x9, [x29, #-40]
  40a4bc:	mov	x10, #0x8                   	// #8
  40a4c0:	ldr	x9, [x9, #32]
  40a4c4:	ldursw	x11, [x29, #-44]
  40a4c8:	mul	x10, x10, x11
  40a4cc:	add	x9, x9, x10
  40a4d0:	ldr	x1, [x9]
  40a4d4:	bl	408a9c <printf@plt+0x731c>
  40a4d8:	b	40a4dc <printf@plt+0x8d5c>
  40a4dc:	ldur	x8, [x29, #-40]
  40a4e0:	mov	x9, #0x8                   	// #8
  40a4e4:	ldr	x8, [x8, #32]
  40a4e8:	ldursw	x10, [x29, #-44]
  40a4ec:	mul	x9, x9, x10
  40a4f0:	add	x8, x8, x9
  40a4f4:	mov	x9, xzr
  40a4f8:	str	x9, [x8]
  40a4fc:	ldur	w8, [x29, #-44]
  40a500:	add	w8, w8, #0x1
  40a504:	stur	w8, [x29, #-44]
  40a508:	b	40a49c <printf@plt+0x8d1c>
  40a50c:	stur	x0, [x29, #-24]
  40a510:	stur	w1, [x29, #-28]
  40a514:	b	40a560 <printf@plt+0x8de0>
  40a518:	stur	x0, [x29, #-24]
  40a51c:	stur	w1, [x29, #-28]
  40a520:	ldr	x0, [sp, #24]
  40a524:	bl	408b78 <printf@plt+0x73f8>
  40a528:	b	40a560 <printf@plt+0x8de0>
  40a52c:	ldur	x8, [x29, #-40]
  40a530:	str	wzr, [x8, #40]
  40a534:	ldur	x8, [x29, #-40]
  40a538:	str	x8, [sp, #8]
  40a53c:	cbz	x8, 40a554 <printf@plt+0x8dd4>
  40a540:	ldr	x8, [sp, #8]
  40a544:	ldr	x9, [x8]
  40a548:	ldr	x9, [x9, #16]
  40a54c:	mov	x0, x8
  40a550:	blr	x9
  40a554:	ldp	x29, x30, [sp, #96]
  40a558:	add	sp, sp, #0x70
  40a55c:	ret
  40a560:	ldr	x0, [sp, #32]
  40a564:	bl	4083a8 <printf@plt+0x6c28>
  40a568:	ldur	x0, [x29, #-24]
  40a56c:	bl	401720 <_Unwind_Resume@plt>
  40a570:	sub	sp, sp, #0x60
  40a574:	stp	x29, x30, [sp, #80]
  40a578:	add	x29, sp, #0x50
  40a57c:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  40a580:	add	x8, x8, #0x46b
  40a584:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40a588:	add	x9, x9, #0xe40
  40a58c:	stur	x0, [x29, #-8]
  40a590:	stur	w1, [x29, #-12]
  40a594:	ldur	x10, [x29, #-8]
  40a598:	ldur	w11, [x29, #-12]
  40a59c:	str	w11, [x10, #48]
  40a5a0:	stur	wzr, [x29, #-16]
  40a5a4:	str	x8, [sp, #24]
  40a5a8:	str	x9, [sp, #16]
  40a5ac:	str	x10, [sp, #8]
  40a5b0:	ldur	w8, [x29, #-16]
  40a5b4:	ldr	x9, [sp, #8]
  40a5b8:	ldr	w10, [x9, #40]
  40a5bc:	cmp	w8, w10
  40a5c0:	b.ge	40a738 <printf@plt+0x8fb8>  // b.tcont
  40a5c4:	mov	x8, #0x8                   	// #8
  40a5c8:	ldr	x9, [sp, #8]
  40a5cc:	ldr	x10, [x9, #32]
  40a5d0:	ldursw	x11, [x29, #-16]
  40a5d4:	mul	x8, x8, x11
  40a5d8:	add	x8, x10, x8
  40a5dc:	ldr	x8, [x8]
  40a5e0:	ldr	w12, [x8, #8]
  40a5e4:	stur	w12, [x29, #-20]
  40a5e8:	ldur	w12, [x29, #-20]
  40a5ec:	cmp	w12, #0x2
  40a5f0:	b.ne	40a694 <printf@plt+0x8f14>  // b.any
  40a5f4:	ldur	w8, [x29, #-16]
  40a5f8:	cbz	w8, 40a670 <printf@plt+0x8ef0>
  40a5fc:	mov	x8, #0x8                   	// #8
  40a600:	ldr	x9, [sp, #8]
  40a604:	ldr	x10, [x9, #32]
  40a608:	ldur	w11, [x29, #-16]
  40a60c:	subs	w11, w11, #0x1
  40a610:	mov	w0, w11
  40a614:	sxtw	x12, w0
  40a618:	mul	x8, x8, x12
  40a61c:	add	x8, x10, x8
  40a620:	ldr	x8, [x8]
  40a624:	ldr	w11, [x8, #8]
  40a628:	stur	w11, [x29, #-24]
  40a62c:	cmp	w11, #0x2
  40a630:	b.eq	40a670 <printf@plt+0x8ef0>  // b.none
  40a634:	ldur	w8, [x29, #-24]
  40a638:	cmp	w8, #0x1
  40a63c:	b.eq	40a670 <printf@plt+0x8ef0>  // b.none
  40a640:	ldur	w8, [x29, #-24]
  40a644:	cmp	w8, #0x3
  40a648:	b.eq	40a670 <printf@plt+0x8ef0>  // b.none
  40a64c:	ldur	w8, [x29, #-24]
  40a650:	cmp	w8, #0x4
  40a654:	b.eq	40a670 <printf@plt+0x8ef0>  // b.none
  40a658:	ldur	w8, [x29, #-24]
  40a65c:	cmp	w8, #0x8
  40a660:	b.eq	40a670 <printf@plt+0x8ef0>  // b.none
  40a664:	ldur	w8, [x29, #-24]
  40a668:	cmp	w8, #0x6
  40a66c:	b.ne	40a690 <printf@plt+0x8f10>  // b.any
  40a670:	mov	x8, #0x8                   	// #8
  40a674:	ldr	x9, [sp, #8]
  40a678:	ldr	x10, [x9, #32]
  40a67c:	ldursw	x11, [x29, #-16]
  40a680:	mul	x8, x8, x11
  40a684:	add	x8, x10, x8
  40a688:	ldr	x8, [x8]
  40a68c:	str	wzr, [x8, #8]
  40a690:	b	40a728 <printf@plt+0x8fa8>
  40a694:	ldur	w8, [x29, #-20]
  40a698:	cmp	w8, #0x3
  40a69c:	b.eq	40a6b8 <printf@plt+0x8f38>  // b.none
  40a6a0:	ldur	w8, [x29, #-20]
  40a6a4:	cmp	w8, #0x5
  40a6a8:	b.eq	40a6b8 <printf@plt+0x8f38>  // b.none
  40a6ac:	ldur	w8, [x29, #-20]
  40a6b0:	cmp	w8, #0x6
  40a6b4:	b.ne	40a728 <printf@plt+0x8fa8>  // b.any
  40a6b8:	ldur	w8, [x29, #-16]
  40a6bc:	cmp	w8, #0x0
  40a6c0:	cset	w8, le
  40a6c4:	tbnz	w8, #0, 40a728 <printf@plt+0x8fa8>
  40a6c8:	mov	x8, #0x8                   	// #8
  40a6cc:	ldr	x9, [sp, #8]
  40a6d0:	ldr	x10, [x9, #32]
  40a6d4:	ldur	w11, [x29, #-16]
  40a6d8:	subs	w11, w11, #0x1
  40a6dc:	mov	w0, w11
  40a6e0:	sxtw	x12, w0
  40a6e4:	mul	x8, x8, x12
  40a6e8:	add	x8, x10, x8
  40a6ec:	ldr	x8, [x8]
  40a6f0:	ldr	w11, [x8, #8]
  40a6f4:	cmp	w11, #0x2
  40a6f8:	b.ne	40a728 <printf@plt+0x8fa8>  // b.any
  40a6fc:	mov	x8, #0x8                   	// #8
  40a700:	ldr	x9, [sp, #8]
  40a704:	ldr	x10, [x9, #32]
  40a708:	ldur	w11, [x29, #-16]
  40a70c:	subs	w11, w11, #0x1
  40a710:	mov	w0, w11
  40a714:	sxtw	x12, w0
  40a718:	mul	x8, x8, x12
  40a71c:	add	x8, x10, x8
  40a720:	ldr	x8, [x8]
  40a724:	str	wzr, [x8, #8]
  40a728:	ldur	w8, [x29, #-16]
  40a72c:	add	w8, w8, #0x1
  40a730:	stur	w8, [x29, #-16]
  40a734:	b	40a5b0 <printf@plt+0x8e30>
  40a738:	stur	wzr, [x29, #-16]
  40a73c:	ldur	w8, [x29, #-16]
  40a740:	ldr	x9, [sp, #8]
  40a744:	ldr	w10, [x9, #40]
  40a748:	cmp	w8, w10
  40a74c:	b.ge	40a858 <printf@plt+0x90d8>  // b.tcont
  40a750:	stur	wzr, [x29, #-28]
  40a754:	ldur	w8, [x29, #-16]
  40a758:	subs	w8, w8, #0x1
  40a75c:	cmp	w8, #0x0
  40a760:	cset	w8, lt  // lt = tstop
  40a764:	tbnz	w8, #0, 40a7b0 <printf@plt+0x9030>
  40a768:	mov	x8, #0x8                   	// #8
  40a76c:	ldr	x9, [sp, #8]
  40a770:	ldr	x10, [x9, #32]
  40a774:	ldur	w11, [x29, #-16]
  40a778:	subs	w11, w11, #0x1
  40a77c:	mov	w0, w11
  40a780:	sxtw	x12, w0
  40a784:	mul	x8, x8, x12
  40a788:	add	x8, x10, x8
  40a78c:	ldr	x8, [x8]
  40a790:	ldr	x10, [x8]
  40a794:	ldr	x10, [x10, #88]
  40a798:	mov	x0, x8
  40a79c:	blr	x10
  40a7a0:	cbz	w0, 40a7b0 <printf@plt+0x9030>
  40a7a4:	ldur	w8, [x29, #-28]
  40a7a8:	orr	w8, w8, #0x1
  40a7ac:	stur	w8, [x29, #-28]
  40a7b0:	ldur	w8, [x29, #-16]
  40a7b4:	add	w8, w8, #0x1
  40a7b8:	ldr	x9, [sp, #8]
  40a7bc:	ldr	w10, [x9, #40]
  40a7c0:	cmp	w8, w10
  40a7c4:	b.ge	40a810 <printf@plt+0x9090>  // b.tcont
  40a7c8:	mov	x8, #0x8                   	// #8
  40a7cc:	ldr	x9, [sp, #8]
  40a7d0:	ldr	x10, [x9, #32]
  40a7d4:	ldur	w11, [x29, #-16]
  40a7d8:	add	w11, w11, #0x1
  40a7dc:	mov	w0, w11
  40a7e0:	sxtw	x12, w0
  40a7e4:	mul	x8, x8, x12
  40a7e8:	add	x8, x10, x8
  40a7ec:	ldr	x8, [x8]
  40a7f0:	ldr	x10, [x8]
  40a7f4:	ldr	x10, [x10, #80]
  40a7f8:	mov	x0, x8
  40a7fc:	blr	x10
  40a800:	cbz	w0, 40a810 <printf@plt+0x9090>
  40a804:	ldur	w8, [x29, #-28]
  40a808:	orr	w8, w8, #0x2
  40a80c:	stur	w8, [x29, #-28]
  40a810:	ldur	w8, [x29, #-28]
  40a814:	cbz	w8, 40a848 <printf@plt+0x90c8>
  40a818:	mov	x8, #0x8                   	// #8
  40a81c:	ldr	x9, [sp, #8]
  40a820:	ldr	x10, [x9, #32]
  40a824:	ldursw	x11, [x29, #-16]
  40a828:	mul	x8, x8, x11
  40a82c:	add	x8, x10, x8
  40a830:	ldr	x8, [x8]
  40a834:	ldur	w1, [x29, #-28]
  40a838:	ldr	x10, [x8]
  40a83c:	ldr	x10, [x10, #104]
  40a840:	mov	x0, x8
  40a844:	blr	x10
  40a848:	ldur	w8, [x29, #-16]
  40a84c:	add	w8, w8, #0x1
  40a850:	stur	w8, [x29, #-16]
  40a854:	b	40a73c <printf@plt+0x8fbc>
  40a858:	ldur	w8, [x29, #-12]
  40a85c:	mov	w9, #0x1                   	// #1
  40a860:	cmp	w8, #0x1
  40a864:	cset	w8, le
  40a868:	and	w8, w8, #0x1
  40a86c:	ldr	x10, [sp, #8]
  40a870:	str	w8, [x10, #16]
  40a874:	stur	wzr, [x29, #-32]
  40a878:	stur	w9, [x29, #-16]
  40a87c:	ldur	w8, [x29, #-16]
  40a880:	ldr	x9, [sp, #8]
  40a884:	ldr	w10, [x9, #40]
  40a888:	cmp	w8, w10
  40a88c:	b.ge	40a8f8 <printf@plt+0x9178>  // b.tcont
  40a890:	ldr	x8, [sp, #8]
  40a894:	ldr	w0, [x8, #16]
  40a898:	mov	x9, #0x8                   	// #8
  40a89c:	ldr	x10, [x8, #32]
  40a8a0:	ldur	w11, [x29, #-16]
  40a8a4:	subs	w11, w11, #0x1
  40a8a8:	mov	w1, w11
  40a8ac:	sxtw	x12, w1
  40a8b0:	mul	x12, x9, x12
  40a8b4:	add	x10, x10, x12
  40a8b8:	ldr	x10, [x10]
  40a8bc:	ldr	w1, [x10, #8]
  40a8c0:	ldr	x10, [x8, #32]
  40a8c4:	ldursw	x12, [x29, #-16]
  40a8c8:	mul	x9, x9, x12
  40a8cc:	add	x9, x10, x9
  40a8d0:	ldr	x9, [x9]
  40a8d4:	ldr	w2, [x9, #8]
  40a8d8:	bl	40ad38 <printf@plt+0x95b8>
  40a8dc:	ldur	w11, [x29, #-32]
  40a8e0:	add	w11, w11, w0
  40a8e4:	stur	w11, [x29, #-32]
  40a8e8:	ldur	w8, [x29, #-16]
  40a8ec:	add	w8, w8, #0x1
  40a8f0:	stur	w8, [x29, #-16]
  40a8f4:	b	40a87c <printf@plt+0x90fc>
  40a8f8:	stur	wzr, [x29, #-36]
  40a8fc:	stur	wzr, [x29, #-16]
  40a900:	ldur	w8, [x29, #-16]
  40a904:	ldr	x9, [sp, #8]
  40a908:	ldr	w10, [x9, #40]
  40a90c:	cmp	w8, w10
  40a910:	b.ge	40a9d4 <printf@plt+0x9254>  // b.tcont
  40a914:	mov	x8, #0x8                   	// #8
  40a918:	ldr	x9, [sp, #8]
  40a91c:	ldr	x10, [x9, #32]
  40a920:	ldursw	x11, [x29, #-16]
  40a924:	mul	x8, x8, x11
  40a928:	add	x8, x10, x8
  40a92c:	ldr	x8, [x8]
  40a930:	ldr	x10, [x8]
  40a934:	ldr	x10, [x10, #64]
  40a938:	mov	x0, x8
  40a93c:	blr	x10
  40a940:	cbnz	w0, 40a9c4 <printf@plt+0x9244>
  40a944:	mov	x8, #0x8                   	// #8
  40a948:	ldr	x9, [sp, #8]
  40a94c:	ldr	x10, [x9, #32]
  40a950:	ldursw	x11, [x29, #-16]
  40a954:	mul	x8, x8, x11
  40a958:	add	x8, x10, x8
  40a95c:	ldr	x8, [x8]
  40a960:	ldur	w1, [x29, #-12]
  40a964:	ldr	x10, [x8]
  40a968:	ldr	x10, [x10, #24]
  40a96c:	mov	x0, x8
  40a970:	blr	x10
  40a974:	str	w0, [sp, #40]
  40a978:	ldr	w12, [sp, #40]
  40a97c:	cbz	w12, 40a9c4 <printf@plt+0x9244>
  40a980:	ldur	w8, [x29, #-36]
  40a984:	cbz	w8, 40a9a4 <printf@plt+0x9224>
  40a988:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a98c:	add	x0, x0, #0x1c
  40a990:	ldr	x1, [sp, #16]
  40a994:	ldr	x2, [sp, #16]
  40a998:	ldr	x3, [sp, #16]
  40a99c:	bl	416fbc <printf@plt+0x1583c>
  40a9a0:	b	40a9c4 <printf@plt+0x9244>
  40a9a4:	ldur	w1, [x29, #-16]
  40a9a8:	ldr	x0, [sp, #8]
  40a9ac:	bl	40af34 <printf@plt+0x97b4>
  40a9b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a9b4:	add	x0, x0, #0x308
  40a9b8:	bl	401780 <printf@plt>
  40a9bc:	ldr	w8, [sp, #40]
  40a9c0:	stur	w8, [x29, #-36]
  40a9c4:	ldur	w8, [x29, #-16]
  40a9c8:	add	w8, w8, #0x1
  40a9cc:	stur	w8, [x29, #-16]
  40a9d0:	b	40a900 <printf@plt+0x9180>
  40a9d4:	ldr	x8, [sp, #8]
  40a9d8:	ldr	w1, [x8, #12]
  40a9dc:	ldur	w2, [x29, #-32]
  40a9e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40a9e4:	add	x0, x0, #0x31e
  40a9e8:	bl	401780 <printf@plt>
  40a9ec:	stur	wzr, [x29, #-16]
  40a9f0:	ldur	w8, [x29, #-16]
  40a9f4:	ldr	x9, [sp, #8]
  40a9f8:	ldr	w10, [x9, #40]
  40a9fc:	cmp	w8, w10
  40aa00:	b.ge	40aa70 <printf@plt+0x92f0>  // b.tcont
  40aa04:	mov	x8, #0x8                   	// #8
  40aa08:	ldr	x9, [sp, #8]
  40aa0c:	ldr	x10, [x9, #32]
  40aa10:	ldursw	x11, [x29, #-16]
  40aa14:	mul	x8, x8, x11
  40aa18:	add	x8, x10, x8
  40aa1c:	ldr	x8, [x8]
  40aa20:	ldr	x10, [x8]
  40aa24:	ldr	x10, [x10, #64]
  40aa28:	mov	x0, x8
  40aa2c:	blr	x10
  40aa30:	cbnz	w0, 40aa60 <printf@plt+0x92e0>
  40aa34:	mov	x8, #0x8                   	// #8
  40aa38:	ldr	x9, [sp, #8]
  40aa3c:	ldr	x10, [x9, #32]
  40aa40:	ldursw	x11, [x29, #-16]
  40aa44:	mul	x8, x8, x11
  40aa48:	add	x8, x10, x8
  40aa4c:	ldr	x8, [x8]
  40aa50:	ldr	w1, [x8, #12]
  40aa54:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40aa58:	add	x0, x0, #0x32b
  40aa5c:	bl	401780 <printf@plt>
  40aa60:	ldur	w8, [x29, #-16]
  40aa64:	add	w8, w8, #0x1
  40aa68:	stur	w8, [x29, #-16]
  40aa6c:	b	40a9f0 <printf@plt+0x9270>
  40aa70:	ldr	x0, [sp, #24]
  40aa74:	bl	401780 <printf@plt>
  40aa78:	ldr	x8, [sp, #8]
  40aa7c:	ldr	w1, [x8, #12]
  40aa80:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40aa84:	add	x9, x9, #0x335
  40aa88:	mov	x0, x9
  40aa8c:	bl	401780 <printf@plt>
  40aa90:	stur	wzr, [x29, #-16]
  40aa94:	ldur	w8, [x29, #-16]
  40aa98:	ldr	x9, [sp, #8]
  40aa9c:	ldr	w10, [x9, #40]
  40aaa0:	cmp	w8, w10
  40aaa4:	b.ge	40ab14 <printf@plt+0x9394>  // b.tcont
  40aaa8:	mov	x8, #0x8                   	// #8
  40aaac:	ldr	x9, [sp, #8]
  40aab0:	ldr	x10, [x9, #32]
  40aab4:	ldursw	x11, [x29, #-16]
  40aab8:	mul	x8, x8, x11
  40aabc:	add	x8, x10, x8
  40aac0:	ldr	x8, [x8]
  40aac4:	ldr	x10, [x8]
  40aac8:	ldr	x10, [x10, #64]
  40aacc:	mov	x0, x8
  40aad0:	blr	x10
  40aad4:	cbnz	w0, 40ab04 <printf@plt+0x9384>
  40aad8:	mov	x8, #0x8                   	// #8
  40aadc:	ldr	x9, [sp, #8]
  40aae0:	ldr	x10, [x9, #32]
  40aae4:	ldursw	x11, [x29, #-16]
  40aae8:	mul	x8, x8, x11
  40aaec:	add	x8, x10, x8
  40aaf0:	ldr	x8, [x8]
  40aaf4:	ldr	w1, [x8, #12]
  40aaf8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40aafc:	add	x0, x0, #0x340
  40ab00:	bl	401780 <printf@plt>
  40ab04:	ldur	w8, [x29, #-16]
  40ab08:	add	w8, w8, #0x1
  40ab0c:	stur	w8, [x29, #-16]
  40ab10:	b	40aa94 <printf@plt+0x9314>
  40ab14:	ldr	x0, [sp, #24]
  40ab18:	bl	401780 <printf@plt>
  40ab1c:	ldr	x8, [sp, #8]
  40ab20:	ldr	w1, [x8, #12]
  40ab24:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ab28:	add	x9, x9, #0x34b
  40ab2c:	mov	x0, x9
  40ab30:	bl	401780 <printf@plt>
  40ab34:	stur	wzr, [x29, #-16]
  40ab38:	ldur	w8, [x29, #-16]
  40ab3c:	ldr	x9, [sp, #8]
  40ab40:	ldr	w10, [x9, #40]
  40ab44:	cmp	w8, w10
  40ab48:	b.ge	40abb8 <printf@plt+0x9438>  // b.tcont
  40ab4c:	mov	x8, #0x8                   	// #8
  40ab50:	ldr	x9, [sp, #8]
  40ab54:	ldr	x10, [x9, #32]
  40ab58:	ldursw	x11, [x29, #-16]
  40ab5c:	mul	x8, x8, x11
  40ab60:	add	x8, x10, x8
  40ab64:	ldr	x8, [x8]
  40ab68:	ldr	x10, [x8]
  40ab6c:	ldr	x10, [x10, #64]
  40ab70:	mov	x0, x8
  40ab74:	blr	x10
  40ab78:	cbnz	w0, 40aba8 <printf@plt+0x9428>
  40ab7c:	mov	x8, #0x8                   	// #8
  40ab80:	ldr	x9, [sp, #8]
  40ab84:	ldr	x10, [x9, #32]
  40ab88:	ldursw	x11, [x29, #-16]
  40ab8c:	mul	x8, x8, x11
  40ab90:	add	x8, x10, x8
  40ab94:	ldr	x8, [x8]
  40ab98:	ldr	w1, [x8, #12]
  40ab9c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40aba0:	add	x0, x0, #0x356
  40aba4:	bl	401780 <printf@plt>
  40aba8:	ldur	w8, [x29, #-16]
  40abac:	add	w8, w8, #0x1
  40abb0:	stur	w8, [x29, #-16]
  40abb4:	b	40ab38 <printf@plt+0x93b8>
  40abb8:	ldr	x0, [sp, #24]
  40abbc:	bl	401780 <printf@plt>
  40abc0:	str	wzr, [sp, #36]
  40abc4:	stur	wzr, [x29, #-16]
  40abc8:	ldur	w8, [x29, #-16]
  40abcc:	ldr	x9, [sp, #8]
  40abd0:	ldr	w10, [x9, #40]
  40abd4:	mov	w11, #0x0                   	// #0
  40abd8:	cmp	w8, w10
  40abdc:	str	w11, [sp, #4]
  40abe0:	b.ge	40abf8 <printf@plt+0x9478>  // b.tcont
  40abe4:	ldr	w8, [sp, #36]
  40abe8:	cmp	w8, #0x0
  40abec:	cset	w8, ne  // ne = any
  40abf0:	eor	w8, w8, #0x1
  40abf4:	str	w8, [sp, #4]
  40abf8:	ldr	w8, [sp, #4]
  40abfc:	tbnz	w8, #0, 40ac04 <printf@plt+0x9484>
  40ac00:	b	40ac44 <printf@plt+0x94c4>
  40ac04:	mov	x8, #0x8                   	// #8
  40ac08:	ldr	x9, [sp, #8]
  40ac0c:	ldr	x10, [x9, #32]
  40ac10:	ldursw	x11, [x29, #-16]
  40ac14:	mul	x8, x8, x11
  40ac18:	add	x8, x10, x8
  40ac1c:	ldr	x8, [x8]
  40ac20:	ldr	x10, [x8]
  40ac24:	ldr	x10, [x10, #64]
  40ac28:	mov	x0, x8
  40ac2c:	blr	x10
  40ac30:	str	w0, [sp, #36]
  40ac34:	ldur	w8, [x29, #-16]
  40ac38:	add	w8, w8, #0x1
  40ac3c:	stur	w8, [x29, #-16]
  40ac40:	b	40abc8 <printf@plt+0x9448>
  40ac44:	ldr	w8, [sp, #36]
  40ac48:	cbz	w8, 40ad28 <printf@plt+0x95a8>
  40ac4c:	ldr	x8, [sp, #8]
  40ac50:	ldr	w1, [x8, #12]
  40ac54:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ac58:	add	x0, x0, #0x361
  40ac5c:	bl	401780 <printf@plt>
  40ac60:	stur	wzr, [x29, #-16]
  40ac64:	ldur	w8, [x29, #-16]
  40ac68:	ldr	x9, [sp, #8]
  40ac6c:	ldr	w10, [x9, #40]
  40ac70:	cmp	w8, w10
  40ac74:	b.ge	40ace4 <printf@plt+0x9564>  // b.tcont
  40ac78:	mov	x8, #0x8                   	// #8
  40ac7c:	ldr	x9, [sp, #8]
  40ac80:	ldr	x10, [x9, #32]
  40ac84:	ldursw	x11, [x29, #-16]
  40ac88:	mul	x8, x8, x11
  40ac8c:	add	x8, x10, x8
  40ac90:	ldr	x8, [x8]
  40ac94:	ldr	x10, [x8]
  40ac98:	ldr	x10, [x10, #64]
  40ac9c:	mov	x0, x8
  40aca0:	blr	x10
  40aca4:	cbz	w0, 40acd4 <printf@plt+0x9554>
  40aca8:	mov	x8, #0x8                   	// #8
  40acac:	ldr	x9, [sp, #8]
  40acb0:	ldr	x10, [x9, #32]
  40acb4:	ldursw	x11, [x29, #-16]
  40acb8:	mul	x8, x8, x11
  40acbc:	add	x8, x10, x8
  40acc0:	ldr	x8, [x8]
  40acc4:	ldr	x10, [x8]
  40acc8:	ldr	x10, [x10, #48]
  40accc:	mov	x0, x8
  40acd0:	blr	x10
  40acd4:	ldur	w8, [x29, #-16]
  40acd8:	add	w8, w8, #0x1
  40acdc:	stur	w8, [x29, #-16]
  40ace0:	b	40ac64 <printf@plt+0x94e4>
  40ace4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  40ace8:	add	x0, x0, #0x205
  40acec:	bl	401780 <printf@plt>
  40acf0:	ldr	x8, [sp, #8]
  40acf4:	ldr	w1, [x8, #12]
  40acf8:	ldr	w2, [x8, #12]
  40acfc:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ad00:	add	x9, x9, #0x372
  40ad04:	mov	x0, x9
  40ad08:	bl	401780 <printf@plt>
  40ad0c:	ldr	x8, [sp, #8]
  40ad10:	ldr	w1, [x8, #12]
  40ad14:	ldr	w2, [x8, #12]
  40ad18:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ad1c:	add	x9, x9, #0x38e
  40ad20:	mov	x0, x9
  40ad24:	bl	401780 <printf@plt>
  40ad28:	ldur	w0, [x29, #-36]
  40ad2c:	ldp	x29, x30, [sp, #80]
  40ad30:	add	sp, sp, #0x60
  40ad34:	ret
  40ad38:	sub	sp, sp, #0x30
  40ad3c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ad40:	add	x8, x8, #0xe60
  40ad44:	str	w0, [sp, #40]
  40ad48:	str	w1, [sp, #36]
  40ad4c:	str	w2, [sp, #32]
  40ad50:	ldr	w9, [sp, #36]
  40ad54:	cmp	w9, #0x8
  40ad58:	str	x8, [sp, #24]
  40ad5c:	b.eq	40ad6c <printf@plt+0x95ec>  // b.none
  40ad60:	ldr	w8, [sp, #32]
  40ad64:	cmp	w8, #0x8
  40ad68:	b.ne	40ad74 <printf@plt+0x95f4>  // b.any
  40ad6c:	str	wzr, [sp, #44]
  40ad70:	b	40af28 <printf@plt+0x97a8>
  40ad74:	ldr	w8, [sp, #36]
  40ad78:	cmp	w8, #0x6
  40ad7c:	b.ne	40adac <printf@plt+0x962c>  // b.any
  40ad80:	ldr	w8, [sp, #40]
  40ad84:	cbz	w8, 40ad94 <printf@plt+0x9614>
  40ad88:	mov	w8, wzr
  40ad8c:	str	w8, [sp, #20]
  40ad90:	b	40ada0 <printf@plt+0x9620>
  40ad94:	ldr	x8, [sp, #24]
  40ad98:	ldr	w9, [x8]
  40ad9c:	str	w9, [sp, #20]
  40ada0:	ldr	w8, [sp, #20]
  40ada4:	str	w8, [sp, #44]
  40ada8:	b	40af28 <printf@plt+0x97a8>
  40adac:	ldr	w8, [sp, #36]
  40adb0:	cmp	w8, #0x4
  40adb4:	b.eq	40adc4 <printf@plt+0x9644>  // b.none
  40adb8:	ldr	w8, [sp, #32]
  40adbc:	cmp	w8, #0x5
  40adc0:	b.ne	40adcc <printf@plt+0x964c>  // b.any
  40adc4:	str	wzr, [sp, #44]
  40adc8:	b	40af28 <printf@plt+0x97a8>
  40adcc:	ldr	w8, [sp, #32]
  40add0:	cmp	w8, #0x2
  40add4:	b.eq	40ade4 <printf@plt+0x9664>  // b.none
  40add8:	ldr	w8, [sp, #36]
  40addc:	cmp	w8, #0x2
  40ade0:	b.ne	40ae14 <printf@plt+0x9694>  // b.any
  40ade4:	ldr	w8, [sp, #40]
  40ade8:	cbz	w8, 40adf8 <printf@plt+0x9678>
  40adec:	mov	w8, wzr
  40adf0:	str	w8, [sp, #16]
  40adf4:	b	40ae08 <printf@plt+0x9688>
  40adf8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40adfc:	add	x8, x8, #0xe64
  40ae00:	ldr	w9, [x8]
  40ae04:	str	w9, [sp, #16]
  40ae08:	ldr	w8, [sp, #16]
  40ae0c:	str	w8, [sp, #44]
  40ae10:	b	40af28 <printf@plt+0x97a8>
  40ae14:	ldr	w8, [sp, #32]
  40ae18:	cmp	w8, #0x3
  40ae1c:	b.ne	40ae64 <printf@plt+0x96e4>  // b.any
  40ae20:	ldr	w8, [sp, #36]
  40ae24:	cmp	w8, #0x3
  40ae28:	b.ne	40ae34 <printf@plt+0x96b4>  // b.any
  40ae2c:	str	wzr, [sp, #44]
  40ae30:	b	40af28 <printf@plt+0x97a8>
  40ae34:	ldr	w8, [sp, #40]
  40ae38:	cbz	w8, 40ae48 <printf@plt+0x96c8>
  40ae3c:	mov	w8, wzr
  40ae40:	str	w8, [sp, #12]
  40ae44:	b	40ae58 <printf@plt+0x96d8>
  40ae48:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ae4c:	add	x8, x8, #0xe68
  40ae50:	ldr	w9, [x8]
  40ae54:	str	w9, [sp, #12]
  40ae58:	ldr	w8, [sp, #12]
  40ae5c:	str	w8, [sp, #44]
  40ae60:	b	40af28 <printf@plt+0x97a8>
  40ae64:	ldr	w8, [sp, #36]
  40ae68:	cmp	w8, #0x3
  40ae6c:	b.ne	40aea0 <printf@plt+0x9720>  // b.any
  40ae70:	ldr	w8, [sp, #40]
  40ae74:	cbz	w8, 40ae84 <printf@plt+0x9704>
  40ae78:	mov	w8, wzr
  40ae7c:	str	w8, [sp, #8]
  40ae80:	b	40ae94 <printf@plt+0x9714>
  40ae84:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ae88:	add	x8, x8, #0xe68
  40ae8c:	ldr	w9, [x8]
  40ae90:	str	w9, [sp, #8]
  40ae94:	ldr	w8, [sp, #8]
  40ae98:	str	w8, [sp, #44]
  40ae9c:	b	40af28 <printf@plt+0x97a8>
  40aea0:	ldr	w8, [sp, #32]
  40aea4:	cmp	w8, #0x1
  40aea8:	b.ne	40aebc <printf@plt+0x973c>  // b.any
  40aeac:	ldr	x8, [sp, #24]
  40aeb0:	ldr	w9, [x8]
  40aeb4:	str	w9, [sp, #44]
  40aeb8:	b	40af28 <printf@plt+0x97a8>
  40aebc:	ldr	w8, [sp, #36]
  40aec0:	cmp	w8, #0x7
  40aec4:	b.eq	40aed4 <printf@plt+0x9754>  // b.none
  40aec8:	ldr	w8, [sp, #32]
  40aecc:	cmp	w8, #0x7
  40aed0:	b.ne	40af00 <printf@plt+0x9780>  // b.any
  40aed4:	ldr	w8, [sp, #40]
  40aed8:	cbz	w8, 40aee8 <printf@plt+0x9768>
  40aedc:	mov	w8, wzr
  40aee0:	str	w8, [sp, #4]
  40aee4:	b	40aef4 <printf@plt+0x9774>
  40aee8:	ldr	x8, [sp, #24]
  40aeec:	ldr	w9, [x8]
  40aef0:	str	w9, [sp, #4]
  40aef4:	ldr	w8, [sp, #4]
  40aef8:	str	w8, [sp, #44]
  40aefc:	b	40af28 <printf@plt+0x97a8>
  40af00:	ldr	w8, [sp, #36]
  40af04:	cmp	w8, #0x1
  40af08:	b.ne	40af24 <printf@plt+0x97a4>  // b.any
  40af0c:	ldr	w8, [sp, #32]
  40af10:	cbnz	w8, 40af24 <printf@plt+0x97a4>
  40af14:	ldr	x8, [sp, #24]
  40af18:	ldr	w9, [x8]
  40af1c:	str	w9, [sp, #44]
  40af20:	b	40af28 <printf@plt+0x97a8>
  40af24:	str	wzr, [sp, #44]
  40af28:	ldr	w0, [sp, #44]
  40af2c:	add	sp, sp, #0x30
  40af30:	ret
  40af34:	sub	sp, sp, #0x40
  40af38:	stp	x29, x30, [sp, #48]
  40af3c:	add	x29, sp, #0x30
  40af40:	mov	w8, #0x1                   	// #1
  40af44:	stur	x0, [x29, #-8]
  40af48:	stur	w1, [x29, #-12]
  40af4c:	ldur	x9, [x29, #-8]
  40af50:	stur	wzr, [x29, #-16]
  40af54:	stur	w8, [x29, #-20]
  40af58:	str	x9, [sp, #16]
  40af5c:	ldur	w8, [x29, #-20]
  40af60:	ldur	w9, [x29, #-12]
  40af64:	add	w9, w9, #0x1
  40af68:	mov	w10, #0x0                   	// #0
  40af6c:	cmp	w8, w9
  40af70:	str	w10, [sp, #12]
  40af74:	b.ge	40af90 <printf@plt+0x9810>  // b.tcont
  40af78:	ldur	w8, [x29, #-20]
  40af7c:	ldr	x9, [sp, #16]
  40af80:	ldr	w10, [x9, #40]
  40af84:	cmp	w8, w10
  40af88:	cset	w8, lt  // lt = tstop
  40af8c:	str	w8, [sp, #12]
  40af90:	ldr	w8, [sp, #12]
  40af94:	tbnz	w8, #0, 40af9c <printf@plt+0x981c>
  40af98:	b	40b004 <printf@plt+0x9884>
  40af9c:	ldr	x8, [sp, #16]
  40afa0:	ldr	w0, [x8, #16]
  40afa4:	mov	x9, #0x8                   	// #8
  40afa8:	ldr	x10, [x8, #32]
  40afac:	ldur	w11, [x29, #-20]
  40afb0:	subs	w11, w11, #0x1
  40afb4:	mov	w1, w11
  40afb8:	sxtw	x12, w1
  40afbc:	mul	x12, x9, x12
  40afc0:	add	x10, x10, x12
  40afc4:	ldr	x10, [x10]
  40afc8:	ldr	w1, [x10, #8]
  40afcc:	ldr	x10, [x8, #32]
  40afd0:	ldursw	x12, [x29, #-20]
  40afd4:	mul	x9, x9, x12
  40afd8:	add	x9, x10, x9
  40afdc:	ldr	x9, [x9]
  40afe0:	ldr	w2, [x9, #8]
  40afe4:	bl	40ad38 <printf@plt+0x95b8>
  40afe8:	ldur	w11, [x29, #-16]
  40afec:	add	w11, w11, w0
  40aff0:	stur	w11, [x29, #-16]
  40aff4:	ldur	w8, [x29, #-20]
  40aff8:	add	w8, w8, #0x1
  40affc:	stur	w8, [x29, #-20]
  40b000:	b	40af5c <printf@plt+0x97dc>
  40b004:	ldur	w1, [x29, #-16]
  40b008:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b00c:	add	x0, x0, #0x3ac
  40b010:	bl	401780 <printf@plt>
  40b014:	stur	wzr, [x29, #-20]
  40b018:	ldur	w8, [x29, #-20]
  40b01c:	ldur	w9, [x29, #-12]
  40b020:	cmp	w8, w9
  40b024:	b.ge	40b094 <printf@plt+0x9914>  // b.tcont
  40b028:	mov	x8, #0x8                   	// #8
  40b02c:	ldr	x9, [sp, #16]
  40b030:	ldr	x10, [x9, #32]
  40b034:	ldursw	x11, [x29, #-20]
  40b038:	mul	x8, x8, x11
  40b03c:	add	x8, x10, x8
  40b040:	ldr	x8, [x8]
  40b044:	ldr	x10, [x8]
  40b048:	ldr	x10, [x10, #64]
  40b04c:	mov	x0, x8
  40b050:	blr	x10
  40b054:	cbnz	w0, 40b084 <printf@plt+0x9904>
  40b058:	mov	x8, #0x8                   	// #8
  40b05c:	ldr	x9, [sp, #16]
  40b060:	ldr	x10, [x9, #32]
  40b064:	ldursw	x11, [x29, #-20]
  40b068:	mul	x8, x8, x11
  40b06c:	add	x8, x10, x8
  40b070:	ldr	x8, [x8]
  40b074:	ldr	w1, [x8, #12]
  40b078:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b07c:	add	x0, x0, #0x32b
  40b080:	bl	401780 <printf@plt>
  40b084:	ldur	w8, [x29, #-20]
  40b088:	add	w8, w8, #0x1
  40b08c:	stur	w8, [x29, #-20]
  40b090:	b	40b018 <printf@plt+0x9898>
  40b094:	str	wzr, [sp, #24]
  40b098:	stur	wzr, [x29, #-20]
  40b09c:	ldur	w8, [x29, #-20]
  40b0a0:	ldur	w9, [x29, #-12]
  40b0a4:	mov	w10, #0x0                   	// #0
  40b0a8:	cmp	w8, w9
  40b0ac:	str	w10, [sp, #8]
  40b0b0:	b.ge	40b0c8 <printf@plt+0x9948>  // b.tcont
  40b0b4:	ldr	w8, [sp, #24]
  40b0b8:	cmp	w8, #0x0
  40b0bc:	cset	w8, ne  // ne = any
  40b0c0:	eor	w8, w8, #0x1
  40b0c4:	str	w8, [sp, #8]
  40b0c8:	ldr	w8, [sp, #8]
  40b0cc:	tbnz	w8, #0, 40b0d4 <printf@plt+0x9954>
  40b0d0:	b	40b114 <printf@plt+0x9994>
  40b0d4:	mov	x8, #0x8                   	// #8
  40b0d8:	ldr	x9, [sp, #16]
  40b0dc:	ldr	x10, [x9, #32]
  40b0e0:	ldursw	x11, [x29, #-20]
  40b0e4:	mul	x8, x8, x11
  40b0e8:	add	x8, x10, x8
  40b0ec:	ldr	x8, [x8]
  40b0f0:	ldr	x10, [x8]
  40b0f4:	ldr	x10, [x10, #64]
  40b0f8:	mov	x0, x8
  40b0fc:	blr	x10
  40b100:	str	w0, [sp, #24]
  40b104:	ldur	w8, [x29, #-20]
  40b108:	add	w8, w8, #0x1
  40b10c:	stur	w8, [x29, #-20]
  40b110:	b	40b09c <printf@plt+0x991c>
  40b114:	ldr	w8, [sp, #24]
  40b118:	cbz	w8, 40b1b4 <printf@plt+0x9a34>
  40b11c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b120:	add	x0, x0, #0x36a
  40b124:	bl	401780 <printf@plt>
  40b128:	stur	wzr, [x29, #-20]
  40b12c:	ldur	w8, [x29, #-20]
  40b130:	ldur	w9, [x29, #-12]
  40b134:	cmp	w8, w9
  40b138:	b.ge	40b1a8 <printf@plt+0x9a28>  // b.tcont
  40b13c:	mov	x8, #0x8                   	// #8
  40b140:	ldr	x9, [sp, #16]
  40b144:	ldr	x10, [x9, #32]
  40b148:	ldursw	x11, [x29, #-20]
  40b14c:	mul	x8, x8, x11
  40b150:	add	x8, x10, x8
  40b154:	ldr	x8, [x8]
  40b158:	ldr	x10, [x8]
  40b15c:	ldr	x10, [x10, #64]
  40b160:	mov	x0, x8
  40b164:	blr	x10
  40b168:	cbz	w0, 40b198 <printf@plt+0x9a18>
  40b16c:	mov	x8, #0x8                   	// #8
  40b170:	ldr	x9, [sp, #16]
  40b174:	ldr	x10, [x9, #32]
  40b178:	ldursw	x11, [x29, #-20]
  40b17c:	mul	x8, x8, x11
  40b180:	add	x8, x10, x8
  40b184:	ldr	x8, [x8]
  40b188:	ldr	x10, [x8]
  40b18c:	ldr	x10, [x10, #48]
  40b190:	mov	x0, x8
  40b194:	blr	x10
  40b198:	ldur	w8, [x29, #-20]
  40b19c:	add	w8, w8, #0x1
  40b1a0:	stur	w8, [x29, #-20]
  40b1a4:	b	40b12c <printf@plt+0x99ac>
  40b1a8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b1ac:	add	x0, x0, #0x16b
  40b1b0:	bl	401780 <printf@plt>
  40b1b4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40b1b8:	add	x0, x0, #0x46b
  40b1bc:	bl	401780 <printf@plt>
  40b1c0:	ldp	x29, x30, [sp, #48]
  40b1c4:	add	sp, sp, #0x40
  40b1c8:	ret
  40b1cc:	sub	sp, sp, #0x30
  40b1d0:	stp	x29, x30, [sp, #32]
  40b1d4:	add	x29, sp, #0x20
  40b1d8:	stur	x0, [x29, #-8]
  40b1dc:	ldur	x8, [x29, #-8]
  40b1e0:	mov	x9, #0x8                   	// #8
  40b1e4:	ldr	x10, [x8, #32]
  40b1e8:	ldr	w11, [x8, #40]
  40b1ec:	subs	w11, w11, #0x1
  40b1f0:	mov	w0, w11
  40b1f4:	sxtw	x12, w0
  40b1f8:	mul	x9, x9, x12
  40b1fc:	add	x9, x10, x9
  40b200:	ldr	x9, [x9]
  40b204:	ldr	x10, [x9]
  40b208:	ldr	x10, [x10, #64]
  40b20c:	mov	x0, x9
  40b210:	str	x8, [sp, #16]
  40b214:	blr	x10
  40b218:	cbz	w0, 40b258 <printf@plt+0x9ad8>
  40b21c:	mov	x8, #0x8                   	// #8
  40b220:	ldr	x9, [sp, #16]
  40b224:	ldr	x10, [x9, #32]
  40b228:	ldr	w11, [x9, #40]
  40b22c:	subs	w11, w11, #0x1
  40b230:	mov	w0, w11
  40b234:	sxtw	x12, w0
  40b238:	mul	x8, x8, x12
  40b23c:	add	x8, x10, x8
  40b240:	ldr	x8, [x8]
  40b244:	ldr	w1, [x9, #48]
  40b248:	ldr	x10, [x8]
  40b24c:	ldr	x10, [x10, #24]
  40b250:	mov	x0, x8
  40b254:	blr	x10
  40b258:	mov	x8, #0x8                   	// #8
  40b25c:	ldr	x9, [sp, #16]
  40b260:	ldr	x10, [x9, #32]
  40b264:	ldr	w11, [x9, #40]
  40b268:	subs	w11, w11, #0x1
  40b26c:	mov	w0, w11
  40b270:	sxtw	x12, w0
  40b274:	mul	x12, x8, x12
  40b278:	add	x10, x10, x12
  40b27c:	ldr	x10, [x10]
  40b280:	ldr	x12, [x10]
  40b284:	ldr	x12, [x12, #32]
  40b288:	mov	x0, x10
  40b28c:	str	x8, [sp, #8]
  40b290:	blr	x12
  40b294:	ldr	x8, [sp, #16]
  40b298:	ldr	w1, [x8, #12]
  40b29c:	ldr	x9, [x8, #32]
  40b2a0:	ldr	w11, [x8, #40]
  40b2a4:	subs	w11, w11, #0x1
  40b2a8:	mov	w0, w11
  40b2ac:	sxtw	x10, w0
  40b2b0:	ldr	x12, [sp, #8]
  40b2b4:	mul	x10, x12, x10
  40b2b8:	add	x9, x9, x10
  40b2bc:	ldr	x9, [x9]
  40b2c0:	ldr	w2, [x9, #12]
  40b2c4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40b2c8:	add	x0, x0, #0x972
  40b2cc:	bl	401780 <printf@plt>
  40b2d0:	ldp	x29, x30, [sp, #32]
  40b2d4:	add	sp, sp, #0x30
  40b2d8:	ret
  40b2dc:	sub	sp, sp, #0x30
  40b2e0:	stp	x29, x30, [sp, #32]
  40b2e4:	add	x29, sp, #0x20
  40b2e8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b2ec:	add	x8, x8, #0xa40
  40b2f0:	stur	x0, [x29, #-8]
  40b2f4:	ldur	x9, [x29, #-8]
  40b2f8:	ldr	w10, [x8]
  40b2fc:	cmp	w10, #0x1
  40b300:	str	x8, [sp, #8]
  40b304:	str	x9, [sp]
  40b308:	b.ne	40b318 <printf@plt+0x9b98>  // b.any
  40b30c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b310:	add	x0, x0, #0x3ba
  40b314:	bl	401780 <printf@plt>
  40b318:	stur	wzr, [x29, #-12]
  40b31c:	ldur	w8, [x29, #-12]
  40b320:	ldr	x9, [sp]
  40b324:	ldr	w10, [x9, #40]
  40b328:	cmp	w8, w10
  40b32c:	b.ge	40b3f8 <printf@plt+0x9c78>  // b.tcont
  40b330:	ldr	x8, [sp, #8]
  40b334:	ldr	w9, [x8]
  40b338:	cbnz	w9, 40b3bc <printf@plt+0x9c3c>
  40b33c:	ldur	w8, [x29, #-12]
  40b340:	cmp	w8, #0x0
  40b344:	cset	w8, le
  40b348:	tbnz	w8, #0, 40b3bc <printf@plt+0x9c3c>
  40b34c:	ldr	x8, [sp]
  40b350:	ldr	w0, [x8, #16]
  40b354:	mov	x9, #0x8                   	// #8
  40b358:	ldr	x10, [x8, #32]
  40b35c:	ldur	w11, [x29, #-12]
  40b360:	subs	w11, w11, #0x1
  40b364:	mov	w1, w11
  40b368:	sxtw	x12, w1
  40b36c:	mul	x12, x9, x12
  40b370:	add	x10, x10, x12
  40b374:	ldr	x10, [x10]
  40b378:	ldr	w1, [x10, #8]
  40b37c:	ldr	x10, [x8, #32]
  40b380:	ldursw	x12, [x29, #-12]
  40b384:	mul	x9, x9, x12
  40b388:	add	x9, x10, x9
  40b38c:	ldr	x9, [x9]
  40b390:	ldr	w2, [x9, #8]
  40b394:	bl	40ad38 <printf@plt+0x95b8>
  40b398:	str	w0, [sp, #16]
  40b39c:	ldr	w11, [sp, #16]
  40b3a0:	cmp	w11, #0x0
  40b3a4:	cset	w11, le
  40b3a8:	tbnz	w11, #0, 40b3bc <printf@plt+0x9c3c>
  40b3ac:	ldr	w1, [sp, #16]
  40b3b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40b3b4:	add	x0, x0, #0xa30
  40b3b8:	bl	401780 <printf@plt>
  40b3bc:	mov	x8, #0x8                   	// #8
  40b3c0:	ldr	x9, [sp]
  40b3c4:	ldr	x10, [x9, #32]
  40b3c8:	ldursw	x11, [x29, #-12]
  40b3cc:	mul	x8, x8, x11
  40b3d0:	add	x8, x10, x8
  40b3d4:	ldr	x8, [x8]
  40b3d8:	ldr	x10, [x8]
  40b3dc:	ldr	x10, [x10, #48]
  40b3e0:	mov	x0, x8
  40b3e4:	blr	x10
  40b3e8:	ldur	w8, [x29, #-12]
  40b3ec:	add	w8, w8, #0x1
  40b3f0:	stur	w8, [x29, #-12]
  40b3f4:	b	40b31c <printf@plt+0x9b9c>
  40b3f8:	ldr	x8, [sp, #8]
  40b3fc:	ldr	w9, [x8]
  40b400:	cmp	w9, #0x1
  40b404:	b.ne	40b414 <printf@plt+0x9c94>  // b.any
  40b408:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40b40c:	add	x0, x0, #0xca8
  40b410:	bl	401780 <printf@plt>
  40b414:	ldp	x29, x30, [sp, #32]
  40b418:	add	sp, sp, #0x30
  40b41c:	ret
  40b420:	sub	sp, sp, #0x30
  40b424:	stp	x29, x30, [sp, #32]
  40b428:	add	x29, sp, #0x20
  40b42c:	stur	x0, [x29, #-8]
  40b430:	stur	w1, [x29, #-12]
  40b434:	str	w2, [sp, #16]
  40b438:	ldur	x8, [x29, #-8]
  40b43c:	str	wzr, [sp, #12]
  40b440:	str	x8, [sp]
  40b444:	ldr	w8, [sp, #12]
  40b448:	ldr	x9, [sp]
  40b44c:	ldr	w10, [x9, #40]
  40b450:	cmp	w8, w10
  40b454:	b.ge	40b49c <printf@plt+0x9d1c>  // b.tcont
  40b458:	mov	x8, #0x8                   	// #8
  40b45c:	ldr	x9, [sp]
  40b460:	ldr	x10, [x9, #32]
  40b464:	ldrsw	x11, [sp, #12]
  40b468:	mul	x8, x8, x11
  40b46c:	add	x8, x10, x8
  40b470:	ldr	x8, [x8]
  40b474:	ldur	w1, [x29, #-12]
  40b478:	ldr	w2, [sp, #16]
  40b47c:	ldr	x10, [x8]
  40b480:	ldr	x10, [x10, #96]
  40b484:	mov	x0, x8
  40b488:	blr	x10
  40b48c:	ldr	w8, [sp, #12]
  40b490:	add	w8, w8, #0x1
  40b494:	str	w8, [sp, #12]
  40b498:	b	40b444 <printf@plt+0x9cc4>
  40b49c:	ldp	x29, x30, [sp, #32]
  40b4a0:	add	sp, sp, #0x30
  40b4a4:	ret
  40b4a8:	sub	sp, sp, #0x20
  40b4ac:	stp	x29, x30, [sp, #16]
  40b4b0:	add	x29, sp, #0x10
  40b4b4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  40b4b8:	add	x1, x1, #0x734
  40b4bc:	str	x0, [sp, #8]
  40b4c0:	ldr	x8, [sp, #8]
  40b4c4:	add	x0, x8, #0x18
  40b4c8:	bl	409448 <printf@plt+0x7cc8>
  40b4cc:	ldp	x29, x30, [sp, #16]
  40b4d0:	add	sp, sp, #0x20
  40b4d4:	ret
  40b4d8:	sub	sp, sp, #0x20
  40b4dc:	stp	x29, x30, [sp, #16]
  40b4e0:	add	x29, sp, #0x10
  40b4e4:	str	x0, [sp, #8]
  40b4e8:	str	w1, [sp, #4]
  40b4ec:	ldr	x8, [sp, #8]
  40b4f0:	add	x0, x8, #0x18
  40b4f4:	ldr	w1, [sp, #4]
  40b4f8:	bl	408c14 <printf@plt+0x7494>
  40b4fc:	ldp	x29, x30, [sp, #16]
  40b500:	add	sp, sp, #0x20
  40b504:	ret
  40b508:	sub	sp, sp, #0x20
  40b50c:	stp	x29, x30, [sp, #16]
  40b510:	add	x29, sp, #0x10
  40b514:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b518:	add	x8, x8, #0x258
  40b51c:	add	x8, x8, #0x10
  40b520:	str	x0, [sp, #8]
  40b524:	ldr	x9, [sp, #8]
  40b528:	str	x8, [x9]
  40b52c:	add	x0, x9, #0x18
  40b530:	str	x9, [sp]
  40b534:	bl	408b78 <printf@plt+0x73f8>
  40b538:	ldr	x0, [sp]
  40b53c:	bl	4083a8 <printf@plt+0x6c28>
  40b540:	ldp	x29, x30, [sp, #16]
  40b544:	add	sp, sp, #0x20
  40b548:	ret
  40b54c:	sub	sp, sp, #0x20
  40b550:	stp	x29, x30, [sp, #16]
  40b554:	add	x29, sp, #0x10
  40b558:	str	x0, [sp, #8]
  40b55c:	ldr	x8, [sp, #8]
  40b560:	mov	x0, x8
  40b564:	str	x8, [sp]
  40b568:	bl	40b508 <printf@plt+0x9d88>
  40b56c:	ldr	x0, [sp]
  40b570:	bl	419194 <_ZdlPv@@Base>
  40b574:	ldp	x29, x30, [sp, #16]
  40b578:	add	sp, sp, #0x20
  40b57c:	ret
  40b580:	sub	sp, sp, #0x40
  40b584:	stp	x29, x30, [sp, #48]
  40b588:	add	x29, sp, #0x30
  40b58c:	mov	x8, #0x28                  	// #40
  40b590:	mov	w9, wzr
  40b594:	adrp	x10, 40b000 <printf@plt+0x9880>
  40b598:	add	x10, x10, #0x670
  40b59c:	stur	x0, [x29, #-8]
  40b5a0:	stur	x1, [x29, #-16]
  40b5a4:	mov	x0, x8
  40b5a8:	str	w9, [sp, #16]
  40b5ac:	str	x10, [sp, #8]
  40b5b0:	bl	4190bc <_Znwm@@Base>
  40b5b4:	ldur	x2, [x29, #-8]
  40b5b8:	ldur	x3, [x29, #-16]
  40b5bc:	str	x0, [sp]
  40b5c0:	ldr	w1, [sp, #16]
  40b5c4:	ldr	x8, [sp, #8]
  40b5c8:	blr	x8
  40b5cc:	b	40b5d0 <printf@plt+0x9e50>
  40b5d0:	ldr	x0, [sp]
  40b5d4:	ldp	x29, x30, [sp, #48]
  40b5d8:	add	sp, sp, #0x40
  40b5dc:	ret
  40b5e0:	str	x0, [sp, #24]
  40b5e4:	str	w1, [sp, #20]
  40b5e8:	ldr	x0, [sp]
  40b5ec:	bl	419194 <_ZdlPv@@Base>
  40b5f0:	ldr	x0, [sp, #24]
  40b5f4:	bl	401720 <_Unwind_Resume@plt>
  40b5f8:	sub	sp, sp, #0x40
  40b5fc:	stp	x29, x30, [sp, #48]
  40b600:	add	x29, sp, #0x30
  40b604:	mov	x8, #0x28                  	// #40
  40b608:	mov	w9, #0x1                   	// #1
  40b60c:	adrp	x10, 40b000 <printf@plt+0x9880>
  40b610:	add	x10, x10, #0x670
  40b614:	stur	x0, [x29, #-8]
  40b618:	stur	x1, [x29, #-16]
  40b61c:	mov	x0, x8
  40b620:	str	w9, [sp, #16]
  40b624:	str	x10, [sp, #8]
  40b628:	bl	4190bc <_Znwm@@Base>
  40b62c:	ldur	x2, [x29, #-8]
  40b630:	ldur	x3, [x29, #-16]
  40b634:	str	x0, [sp]
  40b638:	ldr	w1, [sp, #16]
  40b63c:	ldr	x8, [sp, #8]
  40b640:	blr	x8
  40b644:	b	40b648 <printf@plt+0x9ec8>
  40b648:	ldr	x0, [sp]
  40b64c:	ldp	x29, x30, [sp, #48]
  40b650:	add	sp, sp, #0x40
  40b654:	ret
  40b658:	str	x0, [sp, #24]
  40b65c:	str	w1, [sp, #20]
  40b660:	ldr	x0, [sp]
  40b664:	bl	419194 <_ZdlPv@@Base>
  40b668:	ldr	x0, [sp, #24]
  40b66c:	bl	401720 <_Unwind_Resume@plt>
  40b670:	sub	sp, sp, #0x50
  40b674:	stp	x29, x30, [sp, #64]
  40b678:	add	x29, sp, #0x40
  40b67c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b680:	add	x8, x8, #0x3c8
  40b684:	add	x8, x8, #0x10
  40b688:	mov	w9, #0x7                   	// #7
  40b68c:	stur	x0, [x29, #-8]
  40b690:	stur	w1, [x29, #-12]
  40b694:	stur	x2, [x29, #-24]
  40b698:	str	x3, [sp, #32]
  40b69c:	ldur	x10, [x29, #-8]
  40b6a0:	mov	x0, x10
  40b6a4:	str	x8, [sp, #24]
  40b6a8:	str	w9, [sp, #20]
  40b6ac:	str	x10, [sp, #8]
  40b6b0:	bl	408368 <printf@plt+0x6be8>
  40b6b4:	ldr	x8, [sp, #24]
  40b6b8:	ldr	x10, [sp, #8]
  40b6bc:	str	x8, [x10]
  40b6c0:	ldur	w9, [x29, #-12]
  40b6c4:	str	w9, [x10, #16]
  40b6c8:	ldur	x11, [x29, #-24]
  40b6cc:	str	x11, [x10, #24]
  40b6d0:	ldr	x11, [sp, #32]
  40b6d4:	str	x11, [x10, #32]
  40b6d8:	ldr	w9, [sp, #20]
  40b6dc:	str	w9, [x10, #8]
  40b6e0:	ldp	x29, x30, [sp, #64]
  40b6e4:	add	sp, sp, #0x50
  40b6e8:	ret
  40b6ec:	sub	sp, sp, #0x30
  40b6f0:	stp	x29, x30, [sp, #32]
  40b6f4:	add	x29, sp, #0x20
  40b6f8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b6fc:	add	x8, x8, #0x3c8
  40b700:	add	x8, x8, #0x10
  40b704:	stur	x0, [x29, #-8]
  40b708:	ldur	x9, [x29, #-8]
  40b70c:	str	x8, [x9]
  40b710:	ldr	x8, [x9, #24]
  40b714:	str	x9, [sp, #16]
  40b718:	str	x8, [sp, #8]
  40b71c:	cbz	x8, 40b734 <printf@plt+0x9fb4>
  40b720:	ldr	x8, [sp, #8]
  40b724:	ldr	x9, [x8]
  40b728:	ldr	x9, [x9, #16]
  40b72c:	mov	x0, x8
  40b730:	blr	x9
  40b734:	ldr	x8, [sp, #16]
  40b738:	ldr	x9, [x8, #32]
  40b73c:	str	x9, [sp]
  40b740:	cbz	x9, 40b758 <printf@plt+0x9fd8>
  40b744:	ldr	x8, [sp]
  40b748:	ldr	x9, [x8]
  40b74c:	ldr	x9, [x9, #16]
  40b750:	mov	x0, x8
  40b754:	blr	x9
  40b758:	ldr	x0, [sp, #16]
  40b75c:	bl	4083a8 <printf@plt+0x6c28>
  40b760:	ldp	x29, x30, [sp, #32]
  40b764:	add	sp, sp, #0x30
  40b768:	ret
  40b76c:	sub	sp, sp, #0x20
  40b770:	stp	x29, x30, [sp, #16]
  40b774:	add	x29, sp, #0x10
  40b778:	adrp	x8, 40b000 <printf@plt+0x9880>
  40b77c:	add	x8, x8, #0x6ec
  40b780:	str	x0, [sp, #8]
  40b784:	ldr	x9, [sp, #8]
  40b788:	mov	x0, x9
  40b78c:	str	x9, [sp]
  40b790:	blr	x8
  40b794:	ldr	x0, [sp]
  40b798:	bl	419194 <_ZdlPv@@Base>
  40b79c:	ldp	x29, x30, [sp, #16]
  40b7a0:	add	sp, sp, #0x20
  40b7a4:	ret
  40b7a8:	sub	sp, sp, #0x70
  40b7ac:	stp	x29, x30, [sp, #96]
  40b7b0:	add	x29, sp, #0x60
  40b7b4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40b7b8:	add	x8, x8, #0xe40
  40b7bc:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40b7c0:	add	x9, x9, #0xe8c
  40b7c4:	stur	x0, [x29, #-8]
  40b7c8:	stur	w1, [x29, #-12]
  40b7cc:	ldur	x10, [x29, #-8]
  40b7d0:	ldr	w11, [x10, #16]
  40b7d4:	stur	x8, [x29, #-32]
  40b7d8:	stur	x9, [x29, #-40]
  40b7dc:	str	x10, [sp, #48]
  40b7e0:	cbz	w11, 40b820 <printf@plt+0xa0a0>
  40b7e4:	ldur	w0, [x29, #-12]
  40b7e8:	bl	407d24 <printf@plt+0x65a4>
  40b7ec:	stur	w0, [x29, #-12]
  40b7f0:	ldr	x8, [sp, #48]
  40b7f4:	ldr	w1, [x8, #12]
  40b7f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40b7fc:	add	x0, x0, #0xff8
  40b800:	bl	401780 <printf@plt>
  40b804:	bl	4082dc <printf@plt+0x6b5c>
  40b808:	ldr	x8, [sp, #48]
  40b80c:	ldr	w1, [x8, #12]
  40b810:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b814:	add	x9, x9, #0xa
  40b818:	mov	x0, x9
  40b81c:	bl	401780 <printf@plt>
  40b820:	stur	wzr, [x29, #-16]
  40b824:	ldr	x8, [sp, #48]
  40b828:	ldr	x9, [x8, #24]
  40b82c:	ldur	w1, [x29, #-12]
  40b830:	ldr	x10, [x9]
  40b834:	ldr	x10, [x10, #24]
  40b838:	mov	x0, x9
  40b83c:	blr	x10
  40b840:	stur	w0, [x29, #-20]
  40b844:	ldur	w11, [x29, #-20]
  40b848:	cbz	w11, 40b85c <printf@plt+0xa0dc>
  40b84c:	ldr	x8, [sp, #48]
  40b850:	ldr	x9, [x8, #24]
  40b854:	ldr	w10, [x9, #12]
  40b858:	stur	w10, [x29, #-16]
  40b85c:	ldr	x8, [sp, #48]
  40b860:	ldr	x9, [x8, #32]
  40b864:	ldur	w0, [x29, #-12]
  40b868:	str	x9, [sp, #40]
  40b86c:	bl	407d60 <printf@plt+0x65e0>
  40b870:	ldr	x8, [sp, #40]
  40b874:	ldr	x9, [x8]
  40b878:	ldr	x9, [x9, #24]
  40b87c:	str	w0, [sp, #36]
  40b880:	mov	x0, x8
  40b884:	ldr	w1, [sp, #36]
  40b888:	blr	x9
  40b88c:	stur	w0, [x29, #-24]
  40b890:	ldur	w10, [x29, #-24]
  40b894:	cbz	w10, 40b8bc <printf@plt+0xa13c>
  40b898:	ldur	w8, [x29, #-20]
  40b89c:	cbz	w8, 40b8bc <printf@plt+0xa13c>
  40b8a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b8a4:	add	x0, x0, #0x1c
  40b8a8:	ldur	x1, [x29, #-32]
  40b8ac:	ldur	x2, [x29, #-32]
  40b8b0:	ldur	x3, [x29, #-32]
  40b8b4:	bl	416fbc <printf@plt+0x1583c>
  40b8b8:	b	40b8d4 <printf@plt+0xa154>
  40b8bc:	ldr	x8, [sp, #48]
  40b8c0:	ldr	x9, [x8, #32]
  40b8c4:	ldr	w10, [x9, #12]
  40b8c8:	stur	w10, [x29, #-16]
  40b8cc:	ldur	w10, [x29, #-24]
  40b8d0:	stur	w10, [x29, #-20]
  40b8d4:	ldr	x8, [sp, #48]
  40b8d8:	ldr	w9, [x8, #16]
  40b8dc:	cbz	w9, 40b8f4 <printf@plt+0xa174>
  40b8e0:	ldr	x8, [sp, #48]
  40b8e4:	ldr	w1, [x8, #12]
  40b8e8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b8ec:	add	x0, x0, #0x37
  40b8f0:	bl	401780 <printf@plt>
  40b8f4:	ldr	x8, [sp, #48]
  40b8f8:	ldr	w1, [x8, #12]
  40b8fc:	ldr	x9, [x8, #24]
  40b900:	ldr	w2, [x9, #12]
  40b904:	ldr	x9, [x8, #32]
  40b908:	ldr	w3, [x9, #12]
  40b90c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b910:	add	x0, x0, #0x478
  40b914:	bl	401780 <printf@plt>
  40b918:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b91c:	add	x8, x8, #0xa28
  40b920:	ldr	w10, [x8]
  40b924:	cbnz	w10, 40b940 <printf@plt+0xa1c0>
  40b928:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b92c:	add	x8, x8, #0xa08
  40b930:	ldr	x1, [x8]
  40b934:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b938:	add	x0, x0, #0x495
  40b93c:	bl	401440 <fputs@plt>
  40b940:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40b944:	add	x8, x8, #0xe58
  40b948:	ldr	w9, [x8]
  40b94c:	mov	w10, #0x2                   	// #2
  40b950:	mul	w9, w9, w10
  40b954:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40b958:	add	x8, x8, #0xaec
  40b95c:	ldr	w11, [x8]
  40b960:	mul	w10, w11, w10
  40b964:	add	w1, w9, w10
  40b968:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b96c:	add	x0, x0, #0x4a6
  40b970:	bl	401780 <printf@plt>
  40b974:	ldr	x8, [sp, #48]
  40b978:	ldr	w1, [x8, #12]
  40b97c:	ldr	w9, [x8, #16]
  40b980:	str	w1, [sp, #32]
  40b984:	cbz	w9, 40b99c <printf@plt+0xa21c>
  40b988:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40b98c:	add	x8, x8, #0xe70
  40b990:	ldr	w9, [x8]
  40b994:	str	w9, [sp, #28]
  40b998:	b	40b9ac <printf@plt+0xa22c>
  40b99c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40b9a0:	add	x8, x8, #0xe6c
  40b9a4:	ldr	w9, [x8]
  40b9a8:	str	w9, [sp, #28]
  40b9ac:	ldr	w8, [sp, #28]
  40b9b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40b9b4:	add	x0, x0, #0x4ad
  40b9b8:	ldr	w1, [sp, #32]
  40b9bc:	mov	w2, w8
  40b9c0:	bl	401780 <printf@plt>
  40b9c4:	ldr	x9, [sp, #48]
  40b9c8:	ldr	w1, [x9, #12]
  40b9cc:	ldr	w8, [x9, #16]
  40b9d0:	str	w1, [sp, #24]
  40b9d4:	cbz	w8, 40b9ec <printf@plt+0xa26c>
  40b9d8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40b9dc:	add	x8, x8, #0xe78
  40b9e0:	ldr	w9, [x8]
  40b9e4:	str	w9, [sp, #20]
  40b9e8:	b	40b9fc <printf@plt+0xa27c>
  40b9ec:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40b9f0:	add	x8, x8, #0xe74
  40b9f4:	ldr	w9, [x8]
  40b9f8:	str	w9, [sp, #20]
  40b9fc:	ldr	w8, [sp, #20]
  40ba00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ba04:	add	x0, x0, #0x4bb
  40ba08:	ldr	w1, [sp, #24]
  40ba0c:	mov	w2, w8
  40ba10:	bl	401780 <printf@plt>
  40ba14:	ldr	x9, [sp, #48]
  40ba18:	ldr	w1, [x9, #12]
  40ba1c:	ldr	x10, [x9, #24]
  40ba20:	ldr	w2, [x10, #12]
  40ba24:	ldr	w3, [x9, #12]
  40ba28:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  40ba2c:	add	x10, x10, #0xe7c
  40ba30:	ldr	w4, [x10]
  40ba34:	ldur	x11, [x29, #-40]
  40ba38:	ldr	w5, [x11]
  40ba3c:	ldr	w8, [x11]
  40ba40:	ldr	w12, [x9, #16]
  40ba44:	mov	w13, #0x3                   	// #3
  40ba48:	mov	w14, #0x1                   	// #1
  40ba4c:	cmp	w12, #0x0
  40ba50:	csel	w12, w14, w13, ne  // ne = any
  40ba54:	mul	w6, w8, w12
  40ba58:	adrp	x15, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ba5c:	add	x15, x15, #0x4c9
  40ba60:	mov	x0, x15
  40ba64:	str	x10, [sp, #8]
  40ba68:	str	w13, [sp, #4]
  40ba6c:	str	w14, [sp]
  40ba70:	bl	401780 <printf@plt>
  40ba74:	ldr	x9, [sp, #48]
  40ba78:	ldr	w1, [x9, #12]
  40ba7c:	ldr	x10, [x9, #32]
  40ba80:	ldr	w2, [x10, #12]
  40ba84:	ldr	w3, [x9, #12]
  40ba88:	ldr	x10, [sp, #8]
  40ba8c:	ldr	w4, [x10]
  40ba90:	ldur	x11, [x29, #-40]
  40ba94:	ldr	w5, [x11]
  40ba98:	ldr	w8, [x11]
  40ba9c:	ldr	w12, [x9, #16]
  40baa0:	cmp	w12, #0x0
  40baa4:	ldr	w12, [sp]
  40baa8:	ldr	w13, [sp, #4]
  40baac:	csel	w14, w12, w13, ne  // ne = any
  40bab0:	mul	w6, w8, w14
  40bab4:	adrp	x15, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bab8:	add	x15, x15, #0x4fb
  40babc:	mov	x0, x15
  40bac0:	bl	401780 <printf@plt>
  40bac4:	ldr	x9, [sp, #48]
  40bac8:	ldr	w1, [x9, #12]
  40bacc:	ldr	w2, [x9, #12]
  40bad0:	ldr	x10, [x9, #24]
  40bad4:	ldr	w3, [x10, #12]
  40bad8:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  40badc:	add	x10, x10, #0x52d
  40bae0:	mov	x0, x10
  40bae4:	bl	401780 <printf@plt>
  40bae8:	ldr	x9, [sp, #48]
  40baec:	ldr	w1, [x9, #12]
  40baf0:	ldr	w2, [x9, #12]
  40baf4:	ldr	x10, [x9, #32]
  40baf8:	ldr	w3, [x10, #12]
  40bafc:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bb00:	add	x10, x10, #0x549
  40bb04:	mov	x0, x10
  40bb08:	bl	401780 <printf@plt>
  40bb0c:	ldur	w8, [x29, #-20]
  40bb10:	cbz	w8, 40bb2c <printf@plt+0xa3ac>
  40bb14:	ldr	x8, [sp, #48]
  40bb18:	ldr	w1, [x8, #12]
  40bb1c:	ldur	w2, [x29, #-16]
  40bb20:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bb24:	add	x0, x0, #0x565
  40bb28:	bl	401780 <printf@plt>
  40bb2c:	ldur	w0, [x29, #-20]
  40bb30:	ldp	x29, x30, [sp, #96]
  40bb34:	add	sp, sp, #0x70
  40bb38:	ret
  40bb3c:	sub	sp, sp, #0x60
  40bb40:	stp	x29, x30, [sp, #80]
  40bb44:	add	x29, sp, #0x50
  40bb48:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bb4c:	add	x8, x8, #0xa40
  40bb50:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40bb54:	add	x9, x9, #0xe58
  40bb58:	stur	x0, [x29, #-8]
  40bb5c:	ldur	x10, [x29, #-8]
  40bb60:	ldr	w11, [x8]
  40bb64:	stur	x9, [x29, #-16]
  40bb68:	stur	x10, [x29, #-24]
  40bb6c:	cbnz	w11, 40bd90 <printf@plt+0xa610>
  40bb70:	ldur	x8, [x29, #-24]
  40bb74:	ldr	w9, [x8, #16]
  40bb78:	cbz	w9, 40bb90 <printf@plt+0xa410>
  40bb7c:	ldur	x8, [x29, #-24]
  40bb80:	ldr	w1, [x8, #12]
  40bb84:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bb88:	add	x0, x0, #0x15b
  40bb8c:	bl	401780 <printf@plt>
  40bb90:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bb94:	add	x8, x8, #0x169
  40bb98:	mov	x0, x8
  40bb9c:	stur	x8, [x29, #-32]
  40bba0:	bl	401780 <printf@plt>
  40bba4:	ldur	x8, [x29, #-24]
  40bba8:	ldr	w1, [x8, #12]
  40bbac:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bbb0:	add	x9, x9, #0x170
  40bbb4:	mov	x0, x9
  40bbb8:	bl	401780 <printf@plt>
  40bbbc:	ldur	x8, [x29, #-24]
  40bbc0:	ldr	w1, [x8, #12]
  40bbc4:	ldr	x9, [x8, #24]
  40bbc8:	ldr	w2, [x9, #12]
  40bbcc:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bbd0:	add	x9, x9, #0x587
  40bbd4:	mov	x0, x9
  40bbd8:	str	x9, [sp, #40]
  40bbdc:	bl	401780 <printf@plt>
  40bbe0:	ldur	x8, [x29, #-24]
  40bbe4:	ldr	x9, [x8, #24]
  40bbe8:	ldr	x10, [x9]
  40bbec:	ldr	x10, [x10, #48]
  40bbf0:	mov	x0, x9
  40bbf4:	blr	x10
  40bbf8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bbfc:	add	x8, x8, #0x16b
  40bc00:	mov	x0, x8
  40bc04:	str	x8, [sp, #32]
  40bc08:	bl	401780 <printf@plt>
  40bc0c:	ldur	x8, [x29, #-32]
  40bc10:	mov	x0, x8
  40bc14:	bl	401780 <printf@plt>
  40bc18:	ldur	x8, [x29, #-24]
  40bc1c:	ldr	w1, [x8, #12]
  40bc20:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bc24:	add	x9, x9, #0x1a8
  40bc28:	mov	x0, x9
  40bc2c:	bl	401780 <printf@plt>
  40bc30:	ldur	x8, [x29, #-24]
  40bc34:	ldr	w1, [x8, #12]
  40bc38:	ldr	x9, [x8, #32]
  40bc3c:	ldr	w2, [x9, #12]
  40bc40:	ldr	x9, [sp, #40]
  40bc44:	mov	x0, x9
  40bc48:	bl	401780 <printf@plt>
  40bc4c:	ldur	x8, [x29, #-24]
  40bc50:	ldr	x9, [x8, #32]
  40bc54:	ldr	x10, [x9]
  40bc58:	ldr	x10, [x10, #48]
  40bc5c:	mov	x0, x9
  40bc60:	blr	x10
  40bc64:	ldr	x0, [sp, #32]
  40bc68:	bl	401780 <printf@plt>
  40bc6c:	ldur	x8, [x29, #-24]
  40bc70:	ldr	w11, [x8, #16]
  40bc74:	cbz	w11, 40bc8c <printf@plt+0xa50c>
  40bc78:	ldur	x8, [x29, #-24]
  40bc7c:	ldr	w1, [x8, #12]
  40bc80:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bc84:	add	x0, x0, #0x1df
  40bc88:	bl	401780 <printf@plt>
  40bc8c:	ldur	x8, [x29, #-16]
  40bc90:	ldr	w1, [x8]
  40bc94:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40bc98:	add	x9, x9, #0xa30
  40bc9c:	mov	x0, x9
  40bca0:	str	x9, [sp, #24]
  40bca4:	bl	401780 <printf@plt>
  40bca8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40bcac:	add	x8, x8, #0xe7c
  40bcb0:	ldr	w1, [x8]
  40bcb4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bcb8:	add	x9, x9, #0x5a2
  40bcbc:	mov	x0, x9
  40bcc0:	str	x8, [sp, #16]
  40bcc4:	bl	401780 <printf@plt>
  40bcc8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bccc:	add	x8, x8, #0xa28
  40bcd0:	ldr	w10, [x8]
  40bcd4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bcd8:	add	x9, x9, #0x5b0
  40bcdc:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bce0:	add	x11, x11, #0x5ab
  40bce4:	cmp	w10, #0x0
  40bce8:	csel	x9, x11, x9, ne  // ne = any
  40bcec:	adrp	x11, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bcf0:	add	x11, x11, #0xa08
  40bcf4:	ldr	x1, [x11]
  40bcf8:	mov	x0, x9
  40bcfc:	str	x8, [sp, #8]
  40bd00:	str	x11, [sp]
  40bd04:	bl	401440 <fputs@plt>
  40bd08:	ldur	x8, [x29, #-24]
  40bd0c:	ldr	w1, [x8, #12]
  40bd10:	ldur	x9, [x29, #-16]
  40bd14:	ldr	w10, [x9]
  40bd18:	mov	w12, #0x2                   	// #2
  40bd1c:	mul	w2, w12, w10
  40bd20:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bd24:	add	x11, x11, #0x5b4
  40bd28:	mov	x0, x11
  40bd2c:	bl	401780 <printf@plt>
  40bd30:	ldr	x8, [sp, #8]
  40bd34:	ldr	w10, [x8]
  40bd38:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  40bd3c:	add	x9, x9, #0x4d9
  40bd40:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  40bd44:	add	x11, x11, #0x4cf
  40bd48:	cmp	w10, #0x0
  40bd4c:	csel	x9, x11, x9, ne  // ne = any
  40bd50:	ldr	x11, [sp]
  40bd54:	ldr	x1, [x11]
  40bd58:	mov	x0, x9
  40bd5c:	bl	401440 <fputs@plt>
  40bd60:	ldr	x8, [sp, #16]
  40bd64:	ldr	w1, [x8]
  40bd68:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bd6c:	add	x9, x9, #0x5c2
  40bd70:	mov	x0, x9
  40bd74:	bl	401780 <printf@plt>
  40bd78:	ldur	x8, [x29, #-16]
  40bd7c:	ldr	w1, [x8]
  40bd80:	ldr	x9, [sp, #24]
  40bd84:	mov	x0, x9
  40bd88:	bl	401780 <printf@plt>
  40bd8c:	b	40bdec <printf@plt+0xa66c>
  40bd90:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd94:	add	x8, x8, #0xa40
  40bd98:	ldr	w9, [x8]
  40bd9c:	cmp	w9, #0x1
  40bda0:	b.ne	40bdec <printf@plt+0xa66c>  // b.any
  40bda4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bda8:	add	x0, x0, #0x5ca
  40bdac:	bl	401780 <printf@plt>
  40bdb0:	ldur	x8, [x29, #-24]
  40bdb4:	ldr	x9, [x8, #24]
  40bdb8:	ldr	x10, [x9]
  40bdbc:	ldr	x10, [x10, #48]
  40bdc0:	mov	x0, x9
  40bdc4:	blr	x10
  40bdc8:	ldur	x8, [x29, #-24]
  40bdcc:	ldr	x9, [x8, #32]
  40bdd0:	ldr	x10, [x9]
  40bdd4:	ldr	x10, [x10, #48]
  40bdd8:	mov	x0, x9
  40bddc:	blr	x10
  40bde0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40bde4:	add	x0, x0, #0x5d2
  40bde8:	bl	401780 <printf@plt>
  40bdec:	ldp	x29, x30, [sp, #80]
  40bdf0:	add	sp, sp, #0x60
  40bdf4:	ret
  40bdf8:	sub	sp, sp, #0x30
  40bdfc:	stp	x29, x30, [sp, #32]
  40be00:	add	x29, sp, #0x20
  40be04:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be08:	add	x8, x8, #0xa10
  40be0c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40be10:	add	x1, x1, #0xcba
  40be14:	stur	x0, [x29, #-8]
  40be18:	ldur	x9, [x29, #-8]
  40be1c:	ldr	x0, [x8]
  40be20:	str	x8, [sp, #16]
  40be24:	str	x9, [sp, #8]
  40be28:	bl	401490 <fprintf@plt>
  40be2c:	ldr	x8, [sp, #8]
  40be30:	ldr	x9, [x8, #24]
  40be34:	ldr	x10, [x9]
  40be38:	ldr	x10, [x10]
  40be3c:	mov	x0, x9
  40be40:	blr	x10
  40be44:	ldr	x8, [sp, #8]
  40be48:	ldr	w11, [x8, #16]
  40be4c:	cbz	w11, 40be68 <printf@plt+0xa6e8>
  40be50:	ldr	x8, [sp, #16]
  40be54:	ldr	x0, [x8]
  40be58:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40be5c:	add	x1, x1, #0x5db
  40be60:	bl	401490 <fprintf@plt>
  40be64:	b	40be7c <printf@plt+0xa6fc>
  40be68:	ldr	x8, [sp, #16]
  40be6c:	ldr	x0, [x8]
  40be70:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40be74:	add	x1, x1, #0x5eb
  40be78:	bl	401490 <fprintf@plt>
  40be7c:	ldr	x8, [sp, #8]
  40be80:	ldr	x9, [x8, #32]
  40be84:	ldr	x10, [x9]
  40be88:	ldr	x10, [x10]
  40be8c:	mov	x0, x9
  40be90:	blr	x10
  40be94:	ldr	x8, [sp, #16]
  40be98:	ldr	x0, [x8]
  40be9c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  40bea0:	add	x1, x1, #0x352
  40bea4:	bl	401490 <fprintf@plt>
  40bea8:	ldp	x29, x30, [sp, #32]
  40beac:	add	sp, sp, #0x30
  40beb0:	ret
  40beb4:	sub	sp, sp, #0x30
  40beb8:	stp	x29, x30, [sp, #32]
  40bebc:	add	x29, sp, #0x20
  40bec0:	stur	x0, [x29, #-8]
  40bec4:	stur	w1, [x29, #-12]
  40bec8:	ldur	x8, [x29, #-8]
  40becc:	ldr	x9, [x8, #24]
  40bed0:	ldur	w10, [x29, #-12]
  40bed4:	add	w1, w10, #0x1
  40bed8:	ldr	x11, [x9]
  40bedc:	ldr	x11, [x11, #112]
  40bee0:	mov	x0, x9
  40bee4:	str	x8, [sp, #8]
  40bee8:	blr	x11
  40beec:	ldr	x8, [sp, #8]
  40bef0:	ldr	x9, [x8, #32]
  40bef4:	ldur	w10, [x29, #-12]
  40bef8:	add	w1, w10, #0x1
  40befc:	ldr	x11, [x9]
  40bf00:	ldr	x11, [x11, #112]
  40bf04:	mov	x0, x9
  40bf08:	blr	x11
  40bf0c:	ldp	x29, x30, [sp, #32]
  40bf10:	add	sp, sp, #0x30
  40bf14:	ret
  40bf18:	sub	sp, sp, #0x30
  40bf1c:	stp	x29, x30, [sp, #32]
  40bf20:	add	x29, sp, #0x20
  40bf24:	adrp	x8, 437000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf28:	add	x8, x8, #0x138
  40bf2c:	mov	x9, #0x12f0                	// #4848
  40bf30:	add	x9, x8, x9
  40bf34:	str	x0, [sp, #16]
  40bf38:	str	x8, [sp, #8]
  40bf3c:	str	x9, [sp]
  40bf40:	ldr	x8, [sp, #8]
  40bf44:	ldr	x9, [sp]
  40bf48:	cmp	x8, x9
  40bf4c:	b.cs	40bf84 <printf@plt+0xa804>  // b.hs, b.nlast
  40bf50:	ldr	x8, [sp, #8]
  40bf54:	ldr	x0, [x8]
  40bf58:	ldr	x1, [sp, #16]
  40bf5c:	bl	401680 <strcmp@plt>
  40bf60:	cbnz	w0, 40bf74 <printf@plt+0xa7f4>
  40bf64:	ldr	x8, [sp, #8]
  40bf68:	ldr	x8, [x8, #8]
  40bf6c:	stur	x8, [x29, #-8]
  40bf70:	b	40bf8c <printf@plt+0xa80c>
  40bf74:	ldr	x8, [sp, #8]
  40bf78:	add	x8, x8, #0x10
  40bf7c:	str	x8, [sp, #8]
  40bf80:	b	40bf40 <printf@plt+0xa7c0>
  40bf84:	mov	x8, xzr
  40bf88:	stur	x8, [x29, #-8]
  40bf8c:	ldur	x0, [x29, #-8]
  40bf90:	ldp	x29, x30, [sp, #32]
  40bf94:	add	sp, sp, #0x30
  40bf98:	ret
  40bf9c:	sub	sp, sp, #0x10
  40bfa0:	str	x0, [sp, #8]
  40bfa4:	ldr	x8, [sp, #8]
  40bfa8:	str	wzr, [x8]
  40bfac:	str	wzr, [x8, #4]
  40bfb0:	add	sp, sp, #0x10
  40bfb4:	ret
  40bfb8:	sub	sp, sp, #0x10
  40bfbc:	mov	x8, xzr
  40bfc0:	str	x0, [sp, #8]
  40bfc4:	ldr	x9, [sp, #8]
  40bfc8:	str	x8, [x9]
  40bfcc:	str	x8, [x9, #8]
  40bfd0:	add	sp, sp, #0x10
  40bfd4:	ret
  40bfd8:	sub	sp, sp, #0x50
  40bfdc:	stp	x29, x30, [sp, #64]
  40bfe0:	add	x29, sp, #0x40
  40bfe4:	mov	w8, #0x11                  	// #17
  40bfe8:	mov	x9, #0x110                 	// #272
  40bfec:	stur	x0, [x29, #-8]
  40bff0:	ldur	x10, [x29, #-8]
  40bff4:	str	w8, [x10, #8]
  40bff8:	mov	x0, x9
  40bffc:	str	x10, [sp, #32]
  40c000:	bl	401430 <_Znam@plt>
  40c004:	add	x9, x0, #0x110
  40c008:	mov	x10, x0
  40c00c:	str	x0, [sp, #24]
  40c010:	str	x9, [sp, #16]
  40c014:	str	x10, [sp, #8]
  40c018:	ldr	x8, [sp, #8]
  40c01c:	mov	x0, x8
  40c020:	adrp	x9, 40b000 <printf@plt+0x9880>
  40c024:	add	x9, x9, #0xfb8
  40c028:	str	x8, [sp]
  40c02c:	blr	x9
  40c030:	b	40c034 <printf@plt+0xa8b4>
  40c034:	ldr	x8, [sp]
  40c038:	add	x9, x8, #0x10
  40c03c:	ldr	x10, [sp, #16]
  40c040:	cmp	x9, x10
  40c044:	str	x9, [sp, #8]
  40c048:	b.ne	40c018 <printf@plt+0xa898>  // b.any
  40c04c:	ldr	x8, [sp, #24]
  40c050:	ldr	x9, [sp, #32]
  40c054:	str	x8, [x9]
  40c058:	str	wzr, [x9, #12]
  40c05c:	ldp	x29, x30, [sp, #64]
  40c060:	add	sp, sp, #0x50
  40c064:	ret
  40c068:	stur	x0, [x29, #-16]
  40c06c:	stur	w1, [x29, #-20]
  40c070:	ldr	x0, [sp, #24]
  40c074:	bl	401650 <_ZdaPv@plt>
  40c078:	ldur	x0, [x29, #-16]
  40c07c:	bl	401720 <_Unwind_Resume@plt>
  40c080:	sub	sp, sp, #0x30
  40c084:	stp	x29, x30, [sp, #32]
  40c088:	add	x29, sp, #0x20
  40c08c:	stur	x0, [x29, #-8]
  40c090:	ldur	x8, [x29, #-8]
  40c094:	stur	wzr, [x29, #-12]
  40c098:	str	x8, [sp, #8]
  40c09c:	ldur	w8, [x29, #-12]
  40c0a0:	ldr	x9, [sp, #8]
  40c0a4:	ldr	w10, [x9, #8]
  40c0a8:	cmp	w8, w10
  40c0ac:	b.cs	40c0e4 <printf@plt+0xa964>  // b.hs, b.nlast
  40c0b0:	ldr	x8, [sp, #8]
  40c0b4:	ldr	x9, [x8]
  40c0b8:	ldur	w10, [x29, #-12]
  40c0bc:	mov	w11, w10
  40c0c0:	mov	x12, #0x10                  	// #16
  40c0c4:	mul	x11, x12, x11
  40c0c8:	add	x9, x9, x11
  40c0cc:	ldr	x0, [x9]
  40c0d0:	bl	401510 <free@plt>
  40c0d4:	ldur	w8, [x29, #-12]
  40c0d8:	add	w8, w8, #0x1
  40c0dc:	stur	w8, [x29, #-12]
  40c0e0:	b	40c09c <printf@plt+0xa91c>
  40c0e4:	ldr	x8, [sp, #8]
  40c0e8:	ldr	x9, [x8]
  40c0ec:	str	x9, [sp]
  40c0f0:	cbz	x9, 40c0fc <printf@plt+0xa97c>
  40c0f4:	ldr	x0, [sp]
  40c0f8:	bl	401650 <_ZdaPv@plt>
  40c0fc:	ldp	x29, x30, [sp, #32]
  40c100:	add	sp, sp, #0x30
  40c104:	ret
  40c108:	sub	sp, sp, #0xc0
  40c10c:	stp	x29, x30, [sp, #176]
  40c110:	add	x29, sp, #0xb0
  40c114:	mov	w8, #0x1df                 	// #479
  40c118:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40c11c:	add	x9, x9, #0x523
  40c120:	stur	x0, [x29, #-16]
  40c124:	stur	x1, [x29, #-24]
  40c128:	stur	x2, [x29, #-32]
  40c12c:	ldur	x10, [x29, #-16]
  40c130:	ldur	x11, [x29, #-24]
  40c134:	cmp	x11, #0x0
  40c138:	cset	w12, ne  // ne = any
  40c13c:	and	w0, w12, #0x1
  40c140:	mov	w1, w8
  40c144:	mov	x2, x9
  40c148:	str	x10, [sp, #72]
  40c14c:	bl	403a74 <printf@plt+0x22f4>
  40c150:	ldur	x0, [x29, #-24]
  40c154:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  40c158:	stur	x0, [x29, #-40]
  40c15c:	ldur	x9, [x29, #-40]
  40c160:	ldr	x10, [sp, #72]
  40c164:	ldr	w8, [x10, #8]
  40c168:	mov	w11, w8
  40c16c:	udiv	x13, x9, x11
  40c170:	mul	x11, x13, x11
  40c174:	subs	x9, x9, x11
  40c178:	stur	w9, [x29, #-44]
  40c17c:	ldr	x8, [sp, #72]
  40c180:	ldr	x9, [x8]
  40c184:	ldur	w10, [x29, #-44]
  40c188:	mov	w11, w10
  40c18c:	mov	x12, #0x10                  	// #16
  40c190:	mul	x11, x12, x11
  40c194:	add	x9, x9, x11
  40c198:	ldr	x9, [x9]
  40c19c:	cbz	x9, 40c244 <printf@plt+0xaac4>
  40c1a0:	ldr	x8, [sp, #72]
  40c1a4:	ldr	x9, [x8]
  40c1a8:	ldur	w10, [x29, #-44]
  40c1ac:	mov	w11, w10
  40c1b0:	mov	x12, #0x10                  	// #16
  40c1b4:	mul	x11, x12, x11
  40c1b8:	add	x9, x9, x11
  40c1bc:	ldr	x0, [x9]
  40c1c0:	ldur	x1, [x29, #-24]
  40c1c4:	bl	401680 <strcmp@plt>
  40c1c8:	cbnz	w0, 40c210 <printf@plt+0xaa90>
  40c1cc:	ldur	x8, [x29, #-32]
  40c1d0:	ldr	x9, [sp, #72]
  40c1d4:	ldr	x10, [x9]
  40c1d8:	ldur	w11, [x29, #-44]
  40c1dc:	mov	w12, w11
  40c1e0:	mov	x13, #0x10                  	// #16
  40c1e4:	mul	x12, x13, x12
  40c1e8:	add	x10, x10, x12
  40c1ec:	str	x8, [x10, #8]
  40c1f0:	ldr	x8, [x9]
  40c1f4:	ldur	w11, [x29, #-44]
  40c1f8:	mov	w10, w11
  40c1fc:	mul	x10, x13, x10
  40c200:	add	x8, x8, x10
  40c204:	ldr	x8, [x8]
  40c208:	stur	x8, [x29, #-8]
  40c20c:	b	40c5c8 <printf@plt+0xae48>
  40c210:	ldur	w8, [x29, #-44]
  40c214:	cbnz	w8, 40c22c <printf@plt+0xaaac>
  40c218:	ldr	x8, [sp, #72]
  40c21c:	ldr	w9, [x8, #8]
  40c220:	subs	w9, w9, #0x1
  40c224:	str	w9, [sp, #68]
  40c228:	b	40c238 <printf@plt+0xaab8>
  40c22c:	ldur	w8, [x29, #-44]
  40c230:	subs	w8, w8, #0x1
  40c234:	str	w8, [sp, #68]
  40c238:	ldr	w8, [sp, #68]
  40c23c:	stur	w8, [x29, #-44]
  40c240:	b	40c17c <printf@plt+0xa9fc>
  40c244:	ldur	x8, [x29, #-32]
  40c248:	cbnz	x8, 40c258 <printf@plt+0xaad8>
  40c24c:	mov	x8, xzr
  40c250:	stur	x8, [x29, #-8]
  40c254:	b	40c5c8 <printf@plt+0xae48>
  40c258:	ldr	x8, [sp, #72]
  40c25c:	ldr	w9, [x8, #12]
  40c260:	mov	w10, #0x4                   	// #4
  40c264:	mul	w9, w9, w10
  40c268:	ldr	w10, [x8, #8]
  40c26c:	mov	w11, #0x1                   	// #1
  40c270:	mul	w10, w10, w11
  40c274:	cmp	w9, w10
  40c278:	b.cc	40c554 <printf@plt+0xadd4>  // b.lo, b.ul, b.last
  40c27c:	ldr	x8, [sp, #72]
  40c280:	ldr	x9, [x8]
  40c284:	stur	x9, [x29, #-56]
  40c288:	ldr	w10, [x8, #8]
  40c28c:	stur	w10, [x29, #-60]
  40c290:	ldr	w0, [x8, #8]
  40c294:	bl	4192a0 <_ZdlPvm@@Base+0xe0>
  40c298:	ldr	x8, [sp, #72]
  40c29c:	str	w0, [x8, #8]
  40c2a0:	ldr	w10, [x8, #8]
  40c2a4:	mov	w9, w10
  40c2a8:	mov	x11, #0x10                  	// #16
  40c2ac:	mul	x12, x9, x11
  40c2b0:	umulh	x11, x9, x11
  40c2b4:	mov	x13, #0xffffffffffffffff    	// #-1
  40c2b8:	cmp	x11, #0x0
  40c2bc:	csel	x0, x13, x12, ne  // ne = any
  40c2c0:	str	x9, [sp, #56]
  40c2c4:	bl	401430 <_Znam@plt>
  40c2c8:	ldr	x8, [sp, #56]
  40c2cc:	str	x0, [sp, #48]
  40c2d0:	cbz	x8, 40c324 <printf@plt+0xaba4>
  40c2d4:	mov	x8, #0x10                  	// #16
  40c2d8:	ldr	x9, [sp, #56]
  40c2dc:	mul	x8, x8, x9
  40c2e0:	ldr	x10, [sp, #48]
  40c2e4:	add	x8, x10, x8
  40c2e8:	str	x8, [sp, #40]
  40c2ec:	str	x10, [sp, #32]
  40c2f0:	ldr	x8, [sp, #32]
  40c2f4:	mov	x0, x8
  40c2f8:	adrp	x9, 40b000 <printf@plt+0x9880>
  40c2fc:	add	x9, x9, #0xfb8
  40c300:	str	x8, [sp, #24]
  40c304:	blr	x9
  40c308:	b	40c30c <printf@plt+0xab8c>
  40c30c:	ldr	x8, [sp, #24]
  40c310:	add	x9, x8, #0x10
  40c314:	ldr	x10, [sp, #40]
  40c318:	cmp	x9, x10
  40c31c:	str	x9, [sp, #32]
  40c320:	b.ne	40c2f0 <printf@plt+0xab70>  // b.any
  40c324:	ldr	x8, [sp, #48]
  40c328:	ldr	x9, [sp, #72]
  40c32c:	str	x8, [x9]
  40c330:	stur	wzr, [x29, #-80]
  40c334:	ldur	w8, [x29, #-80]
  40c338:	ldur	w9, [x29, #-60]
  40c33c:	cmp	w8, w9
  40c340:	b.cs	40c4c8 <printf@plt+0xad48>  // b.hs, b.nlast
  40c344:	ldur	x8, [x29, #-56]
  40c348:	ldur	w9, [x29, #-80]
  40c34c:	mov	w10, w9
  40c350:	mov	x11, #0x10                  	// #16
  40c354:	mul	x10, x11, x10
  40c358:	add	x8, x8, x10
  40c35c:	ldr	x8, [x8]
  40c360:	cbz	x8, 40c4b8 <printf@plt+0xad38>
  40c364:	ldur	x8, [x29, #-56]
  40c368:	ldur	w9, [x29, #-80]
  40c36c:	mov	w10, w9
  40c370:	mov	x11, #0x10                  	// #16
  40c374:	mul	x10, x11, x10
  40c378:	add	x8, x8, x10
  40c37c:	ldr	x8, [x8, #8]
  40c380:	cbnz	x8, 40c3bc <printf@plt+0xac3c>
  40c384:	ldur	x8, [x29, #-56]
  40c388:	ldur	w9, [x29, #-80]
  40c38c:	mov	w10, w9
  40c390:	mov	x11, #0x10                  	// #16
  40c394:	mul	x10, x11, x10
  40c398:	add	x8, x8, x10
  40c39c:	ldr	x0, [x8]
  40c3a0:	bl	401510 <free@plt>
  40c3a4:	b	40c4b8 <printf@plt+0xad38>
  40c3a8:	stur	x0, [x29, #-72]
  40c3ac:	stur	w1, [x29, #-76]
  40c3b0:	ldr	x0, [sp, #48]
  40c3b4:	bl	401650 <_ZdaPv@plt>
  40c3b8:	b	40c5d8 <printf@plt+0xae58>
  40c3bc:	ldur	x8, [x29, #-56]
  40c3c0:	ldur	w9, [x29, #-80]
  40c3c4:	mov	w10, w9
  40c3c8:	mov	x11, #0x10                  	// #16
  40c3cc:	mul	x10, x11, x10
  40c3d0:	add	x8, x8, x10
  40c3d4:	ldr	x0, [x8]
  40c3d8:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  40c3dc:	ldr	x8, [sp, #72]
  40c3e0:	ldr	w9, [x8, #8]
  40c3e4:	mov	w10, w9
  40c3e8:	udiv	x11, x0, x10
  40c3ec:	mul	x10, x11, x10
  40c3f0:	subs	x10, x0, x10
  40c3f4:	stur	w10, [x29, #-84]
  40c3f8:	ldr	x8, [sp, #72]
  40c3fc:	ldr	x9, [x8]
  40c400:	ldur	w10, [x29, #-84]
  40c404:	mov	w11, w10
  40c408:	mov	x12, #0x10                  	// #16
  40c40c:	mul	x11, x12, x11
  40c410:	add	x9, x9, x11
  40c414:	ldr	x9, [x9]
  40c418:	cbz	x9, 40c450 <printf@plt+0xacd0>
  40c41c:	ldur	w8, [x29, #-84]
  40c420:	cbnz	w8, 40c438 <printf@plt+0xacb8>
  40c424:	ldr	x8, [sp, #72]
  40c428:	ldr	w9, [x8, #8]
  40c42c:	subs	w9, w9, #0x1
  40c430:	str	w9, [sp, #20]
  40c434:	b	40c444 <printf@plt+0xacc4>
  40c438:	ldur	w8, [x29, #-84]
  40c43c:	subs	w8, w8, #0x1
  40c440:	str	w8, [sp, #20]
  40c444:	ldr	w8, [sp, #20]
  40c448:	stur	w8, [x29, #-84]
  40c44c:	b	40c3f8 <printf@plt+0xac78>
  40c450:	ldur	x8, [x29, #-56]
  40c454:	ldur	w9, [x29, #-80]
  40c458:	mov	w10, w9
  40c45c:	mov	x11, #0x10                  	// #16
  40c460:	mul	x10, x11, x10
  40c464:	add	x8, x8, x10
  40c468:	ldr	x8, [x8]
  40c46c:	ldr	x10, [sp, #72]
  40c470:	ldr	x12, [x10]
  40c474:	ldur	w9, [x29, #-84]
  40c478:	mov	w13, w9
  40c47c:	mul	x13, x11, x13
  40c480:	add	x12, x12, x13
  40c484:	str	x8, [x12]
  40c488:	ldur	x8, [x29, #-56]
  40c48c:	ldur	w9, [x29, #-80]
  40c490:	mov	w12, w9
  40c494:	mul	x12, x11, x12
  40c498:	add	x8, x8, x12
  40c49c:	ldr	x8, [x8, #8]
  40c4a0:	ldr	x12, [x10]
  40c4a4:	ldur	w9, [x29, #-84]
  40c4a8:	mov	w13, w9
  40c4ac:	mul	x11, x11, x13
  40c4b0:	add	x11, x12, x11
  40c4b4:	str	x8, [x11, #8]
  40c4b8:	ldur	w8, [x29, #-80]
  40c4bc:	add	w8, w8, #0x1
  40c4c0:	stur	w8, [x29, #-80]
  40c4c4:	b	40c334 <printf@plt+0xabb4>
  40c4c8:	ldur	x8, [x29, #-40]
  40c4cc:	ldr	x9, [sp, #72]
  40c4d0:	ldr	w10, [x9, #8]
  40c4d4:	mov	w11, w10
  40c4d8:	udiv	x12, x8, x11
  40c4dc:	mul	x11, x12, x11
  40c4e0:	subs	x8, x8, x11
  40c4e4:	stur	w8, [x29, #-44]
  40c4e8:	ldr	x8, [sp, #72]
  40c4ec:	ldr	x9, [x8]
  40c4f0:	ldur	w10, [x29, #-44]
  40c4f4:	mov	w11, w10
  40c4f8:	mov	x12, #0x10                  	// #16
  40c4fc:	mul	x11, x12, x11
  40c500:	add	x9, x9, x11
  40c504:	ldr	x9, [x9]
  40c508:	cbz	x9, 40c540 <printf@plt+0xadc0>
  40c50c:	ldur	w8, [x29, #-44]
  40c510:	cbnz	w8, 40c528 <printf@plt+0xada8>
  40c514:	ldr	x8, [sp, #72]
  40c518:	ldr	w9, [x8, #8]
  40c51c:	subs	w9, w9, #0x1
  40c520:	str	w9, [sp, #16]
  40c524:	b	40c534 <printf@plt+0xadb4>
  40c528:	ldur	w8, [x29, #-44]
  40c52c:	subs	w8, w8, #0x1
  40c530:	str	w8, [sp, #16]
  40c534:	ldr	w8, [sp, #16]
  40c538:	stur	w8, [x29, #-44]
  40c53c:	b	40c4e8 <printf@plt+0xad68>
  40c540:	ldur	x8, [x29, #-56]
  40c544:	str	x8, [sp, #8]
  40c548:	cbz	x8, 40c554 <printf@plt+0xadd4>
  40c54c:	ldr	x0, [sp, #8]
  40c550:	bl	401650 <_ZdaPv@plt>
  40c554:	ldur	x0, [x29, #-24]
  40c558:	bl	401480 <strlen@plt>
  40c55c:	add	x0, x0, #0x1
  40c560:	bl	4016b0 <malloc@plt>
  40c564:	str	x0, [sp, #80]
  40c568:	ldr	x0, [sp, #80]
  40c56c:	ldur	x1, [x29, #-24]
  40c570:	bl	401550 <strcpy@plt>
  40c574:	ldr	x8, [sp, #80]
  40c578:	ldr	x9, [sp, #72]
  40c57c:	ldr	x10, [x9]
  40c580:	ldur	w11, [x29, #-44]
  40c584:	mov	w12, w11
  40c588:	mov	x13, #0x10                  	// #16
  40c58c:	mul	x12, x13, x12
  40c590:	add	x10, x10, x12
  40c594:	str	x8, [x10]
  40c598:	ldur	x8, [x29, #-32]
  40c59c:	ldr	x10, [x9]
  40c5a0:	ldur	w11, [x29, #-44]
  40c5a4:	mov	w12, w11
  40c5a8:	mul	x12, x13, x12
  40c5ac:	add	x10, x10, x12
  40c5b0:	str	x8, [x10, #8]
  40c5b4:	ldr	w11, [x9, #12]
  40c5b8:	add	w11, w11, #0x1
  40c5bc:	str	w11, [x9, #12]
  40c5c0:	ldr	x8, [sp, #80]
  40c5c4:	stur	x8, [x29, #-8]
  40c5c8:	ldur	x0, [x29, #-8]
  40c5cc:	ldp	x29, x30, [sp, #176]
  40c5d0:	add	sp, sp, #0xc0
  40c5d4:	ret
  40c5d8:	ldur	x0, [x29, #-72]
  40c5dc:	bl	401720 <_Unwind_Resume@plt>
  40c5e0:	sub	sp, sp, #0x40
  40c5e4:	stp	x29, x30, [sp, #48]
  40c5e8:	add	x29, sp, #0x30
  40c5ec:	mov	w8, #0x1df                 	// #479
  40c5f0:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x4e40>
  40c5f4:	add	x2, x2, #0x523
  40c5f8:	stur	x0, [x29, #-16]
  40c5fc:	str	x1, [sp, #24]
  40c600:	ldur	x9, [x29, #-16]
  40c604:	ldr	x10, [sp, #24]
  40c608:	cmp	x10, #0x0
  40c60c:	cset	w11, ne  // ne = any
  40c610:	and	w0, w11, #0x1
  40c614:	mov	w1, w8
  40c618:	str	x9, [sp, #8]
  40c61c:	bl	403a74 <printf@plt+0x22f4>
  40c620:	ldr	x0, [sp, #24]
  40c624:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  40c628:	ldr	x9, [sp, #8]
  40c62c:	ldr	w8, [x9, #8]
  40c630:	mov	w10, w8
  40c634:	udiv	x12, x0, x10
  40c638:	mul	x10, x12, x10
  40c63c:	subs	x10, x0, x10
  40c640:	str	w10, [sp, #20]
  40c644:	ldr	x8, [sp, #8]
  40c648:	ldr	x9, [x8]
  40c64c:	ldr	w10, [sp, #20]
  40c650:	mov	w11, w10
  40c654:	mov	x12, #0x10                  	// #16
  40c658:	mul	x11, x12, x11
  40c65c:	add	x9, x9, x11
  40c660:	ldr	x9, [x9]
  40c664:	cbz	x9, 40c6f0 <printf@plt+0xaf70>
  40c668:	ldr	x8, [sp, #8]
  40c66c:	ldr	x9, [x8]
  40c670:	ldr	w10, [sp, #20]
  40c674:	mov	w11, w10
  40c678:	mov	x12, #0x10                  	// #16
  40c67c:	mul	x11, x12, x11
  40c680:	add	x9, x9, x11
  40c684:	ldr	x0, [x9]
  40c688:	ldr	x1, [sp, #24]
  40c68c:	bl	401680 <strcmp@plt>
  40c690:	cbnz	w0, 40c6bc <printf@plt+0xaf3c>
  40c694:	ldr	x8, [sp, #8]
  40c698:	ldr	x9, [x8]
  40c69c:	ldr	w10, [sp, #20]
  40c6a0:	mov	w11, w10
  40c6a4:	mov	x12, #0x10                  	// #16
  40c6a8:	mul	x11, x12, x11
  40c6ac:	add	x9, x9, x11
  40c6b0:	ldr	x9, [x9, #8]
  40c6b4:	stur	x9, [x29, #-8]
  40c6b8:	b	40c6f8 <printf@plt+0xaf78>
  40c6bc:	ldr	w8, [sp, #20]
  40c6c0:	cbnz	w8, 40c6d8 <printf@plt+0xaf58>
  40c6c4:	ldr	x8, [sp, #8]
  40c6c8:	ldr	w9, [x8, #8]
  40c6cc:	subs	w9, w9, #0x1
  40c6d0:	str	w9, [sp, #4]
  40c6d4:	b	40c6e4 <printf@plt+0xaf64>
  40c6d8:	ldr	w8, [sp, #20]
  40c6dc:	subs	w8, w8, #0x1
  40c6e0:	str	w8, [sp, #4]
  40c6e4:	ldr	w8, [sp, #4]
  40c6e8:	str	w8, [sp, #20]
  40c6ec:	b	40c644 <printf@plt+0xaec4>
  40c6f0:	mov	x8, xzr
  40c6f4:	stur	x8, [x29, #-8]
  40c6f8:	ldur	x0, [x29, #-8]
  40c6fc:	ldp	x29, x30, [sp, #48]
  40c700:	add	sp, sp, #0x40
  40c704:	ret
  40c708:	sub	sp, sp, #0x50
  40c70c:	stp	x29, x30, [sp, #64]
  40c710:	add	x29, sp, #0x40
  40c714:	mov	w8, #0x1df                 	// #479
  40c718:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x4e40>
  40c71c:	add	x2, x2, #0x523
  40c720:	stur	x0, [x29, #-16]
  40c724:	stur	x1, [x29, #-24]
  40c728:	ldur	x9, [x29, #-16]
  40c72c:	ldur	x10, [x29, #-24]
  40c730:	ldr	x10, [x10]
  40c734:	str	x10, [sp, #32]
  40c738:	ldr	x10, [sp, #32]
  40c73c:	cmp	x10, #0x0
  40c740:	cset	w11, ne  // ne = any
  40c744:	and	w0, w11, #0x1
  40c748:	mov	w1, w8
  40c74c:	str	x9, [sp, #16]
  40c750:	bl	403a74 <printf@plt+0x22f4>
  40c754:	ldr	x0, [sp, #32]
  40c758:	bl	4191f0 <_ZdlPvm@@Base+0x30>
  40c75c:	ldr	x9, [sp, #16]
  40c760:	ldr	w8, [x9, #8]
  40c764:	mov	w10, w8
  40c768:	udiv	x12, x0, x10
  40c76c:	mul	x10, x12, x10
  40c770:	subs	x10, x0, x10
  40c774:	str	w10, [sp, #28]
  40c778:	ldr	x8, [sp, #16]
  40c77c:	ldr	x9, [x8]
  40c780:	ldr	w10, [sp, #28]
  40c784:	mov	w11, w10
  40c788:	mov	x12, #0x10                  	// #16
  40c78c:	mul	x11, x12, x11
  40c790:	add	x9, x9, x11
  40c794:	ldr	x9, [x9]
  40c798:	cbz	x9, 40c844 <printf@plt+0xb0c4>
  40c79c:	ldr	x8, [sp, #16]
  40c7a0:	ldr	x9, [x8]
  40c7a4:	ldr	w10, [sp, #28]
  40c7a8:	mov	w11, w10
  40c7ac:	mov	x12, #0x10                  	// #16
  40c7b0:	mul	x11, x12, x11
  40c7b4:	add	x9, x9, x11
  40c7b8:	ldr	x0, [x9]
  40c7bc:	ldr	x1, [sp, #32]
  40c7c0:	bl	401680 <strcmp@plt>
  40c7c4:	cbnz	w0, 40c810 <printf@plt+0xb090>
  40c7c8:	ldr	x8, [sp, #16]
  40c7cc:	ldr	x9, [x8]
  40c7d0:	ldr	w10, [sp, #28]
  40c7d4:	mov	w11, w10
  40c7d8:	mov	x12, #0x10                  	// #16
  40c7dc:	mul	x11, x12, x11
  40c7e0:	add	x9, x9, x11
  40c7e4:	ldr	x9, [x9]
  40c7e8:	ldur	x11, [x29, #-24]
  40c7ec:	str	x9, [x11]
  40c7f0:	ldr	x9, [x8]
  40c7f4:	ldr	w10, [sp, #28]
  40c7f8:	mov	w11, w10
  40c7fc:	mul	x11, x12, x11
  40c800:	add	x9, x9, x11
  40c804:	ldr	x9, [x9, #8]
  40c808:	stur	x9, [x29, #-8]
  40c80c:	b	40c84c <printf@plt+0xb0cc>
  40c810:	ldr	w8, [sp, #28]
  40c814:	cbnz	w8, 40c82c <printf@plt+0xb0ac>
  40c818:	ldr	x8, [sp, #16]
  40c81c:	ldr	w9, [x8, #8]
  40c820:	subs	w9, w9, #0x1
  40c824:	str	w9, [sp, #12]
  40c828:	b	40c838 <printf@plt+0xb0b8>
  40c82c:	ldr	w8, [sp, #28]
  40c830:	subs	w8, w8, #0x1
  40c834:	str	w8, [sp, #12]
  40c838:	ldr	w8, [sp, #12]
  40c83c:	str	w8, [sp, #28]
  40c840:	b	40c778 <printf@plt+0xaff8>
  40c844:	mov	x8, xzr
  40c848:	stur	x8, [x29, #-8]
  40c84c:	ldur	x0, [x29, #-8]
  40c850:	ldp	x29, x30, [sp, #64]
  40c854:	add	sp, sp, #0x50
  40c858:	ret
  40c85c:	sub	sp, sp, #0x10
  40c860:	str	x0, [sp, #8]
  40c864:	str	x1, [sp]
  40c868:	ldr	x8, [sp, #8]
  40c86c:	ldr	x9, [sp]
  40c870:	str	x9, [x8]
  40c874:	str	wzr, [x8, #8]
  40c878:	add	sp, sp, #0x10
  40c87c:	ret
  40c880:	sub	sp, sp, #0x40
  40c884:	str	x0, [sp, #48]
  40c888:	str	x1, [sp, #40]
  40c88c:	str	x2, [sp, #32]
  40c890:	ldr	x8, [sp, #48]
  40c894:	ldr	x9, [x8]
  40c898:	ldr	w10, [x9, #8]
  40c89c:	str	w10, [sp, #28]
  40c8a0:	ldr	x9, [x8]
  40c8a4:	ldr	x9, [x9]
  40c8a8:	str	x9, [sp, #16]
  40c8ac:	str	x8, [sp, #8]
  40c8b0:	ldr	x8, [sp, #8]
  40c8b4:	ldr	w9, [x8, #8]
  40c8b8:	ldr	w10, [sp, #28]
  40c8bc:	cmp	w9, w10
  40c8c0:	b.cs	40c95c <printf@plt+0xb1dc>  // b.hs, b.nlast
  40c8c4:	ldr	x8, [sp, #16]
  40c8c8:	ldr	x9, [sp, #8]
  40c8cc:	ldr	w10, [x9, #8]
  40c8d0:	mov	w11, w10
  40c8d4:	mov	x12, #0x10                  	// #16
  40c8d8:	mul	x11, x12, x11
  40c8dc:	add	x8, x8, x11
  40c8e0:	ldr	x8, [x8]
  40c8e4:	cbz	x8, 40c948 <printf@plt+0xb1c8>
  40c8e8:	ldr	x8, [sp, #16]
  40c8ec:	ldr	x9, [sp, #8]
  40c8f0:	ldr	w10, [x9, #8]
  40c8f4:	mov	w11, w10
  40c8f8:	mov	x12, #0x10                  	// #16
  40c8fc:	mul	x11, x12, x11
  40c900:	add	x8, x8, x11
  40c904:	ldr	x8, [x8]
  40c908:	ldr	x11, [sp, #40]
  40c90c:	str	x8, [x11]
  40c910:	ldr	x8, [sp, #16]
  40c914:	ldr	w10, [x9, #8]
  40c918:	mov	w11, w10
  40c91c:	mul	x11, x12, x11
  40c920:	add	x8, x8, x11
  40c924:	ldr	x8, [x8, #8]
  40c928:	ldr	x11, [sp, #32]
  40c92c:	str	x8, [x11]
  40c930:	ldr	w10, [x9, #8]
  40c934:	mov	w13, #0x1                   	// #1
  40c938:	add	w10, w10, #0x1
  40c93c:	str	w10, [x9, #8]
  40c940:	str	w13, [sp, #60]
  40c944:	b	40c960 <printf@plt+0xb1e0>
  40c948:	ldr	x8, [sp, #8]
  40c94c:	ldr	w9, [x8, #8]
  40c950:	add	w9, w9, #0x1
  40c954:	str	w9, [x8, #8]
  40c958:	b	40c8b0 <printf@plt+0xb130>
  40c95c:	str	wzr, [sp, #60]
  40c960:	ldr	w0, [sp, #60]
  40c964:	add	sp, sp, #0x40
  40c968:	ret
  40c96c:	sub	sp, sp, #0x60
  40c970:	stp	x29, x30, [sp, #80]
  40c974:	add	x29, sp, #0x50
  40c978:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40c97c:	add	x0, x0, #0xd13
  40c980:	mov	w8, #0x2                   	// #2
  40c984:	mov	w9, #0xffffffff            	// #-1
  40c988:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  40c98c:	add	x10, x10, #0xced
  40c990:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x3e40>
  40c994:	add	x11, x11, #0xc6a
  40c998:	mov	w12, #0x3                   	// #3
  40c99c:	adrp	x13, 41e000 <_ZdlPvm@@Base+0x4e40>
  40c9a0:	add	x13, x13, #0x3df
  40c9a4:	adrp	x14, 41e000 <_ZdlPvm@@Base+0x4e40>
  40c9a8:	add	x14, x14, #0x3e2
  40c9ac:	mov	w15, #0x5                   	// #5
  40c9b0:	adrp	x16, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40c9b4:	add	x16, x16, #0xb04
  40c9b8:	mov	w17, #0x4                   	// #4
  40c9bc:	mov	w18, #0x6                   	// #6
  40c9c0:	mov	w1, w8
  40c9c4:	mov	w2, w9
  40c9c8:	stur	w8, [x29, #-8]
  40c9cc:	stur	w9, [x29, #-12]
  40c9d0:	stur	x10, [x29, #-24]
  40c9d4:	stur	x11, [x29, #-32]
  40c9d8:	stur	w12, [x29, #-36]
  40c9dc:	str	x13, [sp, #32]
  40c9e0:	str	x14, [sp, #24]
  40c9e4:	str	w15, [sp, #20]
  40c9e8:	str	x16, [sp, #8]
  40c9ec:	str	w17, [sp, #4]
  40c9f0:	str	w18, [sp]
  40c9f4:	bl	40cae4 <printf@plt+0xb364>
  40c9f8:	ldur	x0, [x29, #-24]
  40c9fc:	ldur	w1, [x29, #-8]
  40ca00:	ldur	w2, [x29, #-12]
  40ca04:	bl	40cae4 <printf@plt+0xb364>
  40ca08:	ldur	x0, [x29, #-32]
  40ca0c:	ldur	w1, [x29, #-36]
  40ca10:	ldur	w2, [x29, #-12]
  40ca14:	bl	40cae4 <printf@plt+0xb364>
  40ca18:	ldr	x0, [sp, #32]
  40ca1c:	ldur	w1, [x29, #-36]
  40ca20:	ldur	w2, [x29, #-12]
  40ca24:	bl	40cae4 <printf@plt+0xb364>
  40ca28:	ldr	x0, [sp, #24]
  40ca2c:	ldur	w1, [x29, #-36]
  40ca30:	ldur	w2, [x29, #-12]
  40ca34:	bl	40cae4 <printf@plt+0xb364>
  40ca38:	ldr	w8, [sp, #20]
  40ca3c:	ldr	x10, [sp, #8]
  40ca40:	str	w8, [x10, #1000]
  40ca44:	str	w8, [x10, #328]
  40ca48:	str	w8, [x10, #744]
  40ca4c:	ldr	w9, [sp, #4]
  40ca50:	str	w9, [x10, #984]
  40ca54:	str	w9, [x10, #320]
  40ca58:	str	w9, [x10, #728]
  40ca5c:	ldr	w12, [sp]
  40ca60:	str	w12, [x10, #352]
  40ca64:	str	w12, [x10, #472]
  40ca68:	str	w12, [x10, #464]
  40ca6c:	str	w12, [x10, #368]
  40ca70:	ldur	w15, [x29, #-36]
  40ca74:	str	w15, [x10, #496]
  40ca78:	str	w15, [x10, #480]
  40ca7c:	ldur	w17, [x29, #-8]
  40ca80:	str	w17, [x10, #336]
  40ca84:	stur	wzr, [x29, #-4]
  40ca88:	ldur	w8, [x29, #-4]
  40ca8c:	cmp	w8, #0x100
  40ca90:	b.ge	40cad8 <printf@plt+0xb358>  // b.tcont
  40ca94:	ldur	w8, [x29, #-4]
  40ca98:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40ca9c:	add	x0, x0, #0x335
  40caa0:	mov	w1, w8
  40caa4:	bl	40e4d0 <printf@plt+0xcd50>
  40caa8:	cbz	w0, 40cac8 <printf@plt+0xb348>
  40caac:	ldursw	x8, [x29, #-4]
  40cab0:	mov	x9, #0x8                   	// #8
  40cab4:	mul	x8, x9, x8
  40cab8:	ldr	x9, [sp, #8]
  40cabc:	add	x8, x9, x8
  40cac0:	mov	w10, #0x1                   	// #1
  40cac4:	str	w10, [x8, #4]
  40cac8:	ldur	w8, [x29, #-4]
  40cacc:	add	w8, w8, #0x1
  40cad0:	stur	w8, [x29, #-4]
  40cad4:	b	40ca88 <printf@plt+0xb308>
  40cad8:	ldp	x29, x30, [sp, #80]
  40cadc:	add	sp, sp, #0x60
  40cae0:	ret
  40cae4:	sub	sp, sp, #0x60
  40cae8:	stp	x29, x30, [sp, #80]
  40caec:	add	x29, sp, #0x50
  40caf0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40caf4:	add	x8, x8, #0x308
  40caf8:	stur	x0, [x29, #-8]
  40cafc:	stur	w1, [x29, #-12]
  40cb00:	stur	w2, [x29, #-16]
  40cb04:	ldur	x1, [x29, #-8]
  40cb08:	mov	x0, x8
  40cb0c:	bl	40c5e0 <printf@plt+0xae60>
  40cb10:	stur	x0, [x29, #-24]
  40cb14:	ldur	x8, [x29, #-24]
  40cb18:	cbnz	x8, 40cba0 <printf@plt+0xb420>
  40cb1c:	mov	x0, #0x8                   	// #8
  40cb20:	bl	401430 <_Znam@plt>
  40cb24:	add	x8, x0, #0x8
  40cb28:	mov	x9, x0
  40cb2c:	str	x0, [sp, #32]
  40cb30:	str	x8, [sp, #24]
  40cb34:	str	x9, [sp, #16]
  40cb38:	ldr	x8, [sp, #16]
  40cb3c:	mov	x0, x8
  40cb40:	adrp	x9, 40b000 <printf@plt+0x9880>
  40cb44:	add	x9, x9, #0xf9c
  40cb48:	str	x8, [sp, #8]
  40cb4c:	blr	x9
  40cb50:	b	40cb54 <printf@plt+0xb3d4>
  40cb54:	ldr	x8, [sp, #8]
  40cb58:	add	x9, x8, #0x8
  40cb5c:	ldr	x10, [sp, #24]
  40cb60:	cmp	x9, x10
  40cb64:	str	x9, [sp, #16]
  40cb68:	b.ne	40cb38 <printf@plt+0xb3b8>  // b.any
  40cb6c:	ldr	x8, [sp, #32]
  40cb70:	stur	x8, [x29, #-24]
  40cb74:	ldur	x1, [x29, #-8]
  40cb78:	ldur	x2, [x29, #-24]
  40cb7c:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40cb80:	add	x0, x0, #0x308
  40cb84:	bl	40c108 <printf@plt+0xa988>
  40cb88:	b	40cba0 <printf@plt+0xb420>
  40cb8c:	stur	x0, [x29, #-32]
  40cb90:	stur	w1, [x29, #-36]
  40cb94:	ldr	x0, [sp, #32]
  40cb98:	bl	401650 <_ZdaPv@plt>
  40cb9c:	b	40cbe4 <printf@plt+0xb464>
  40cba0:	ldur	w8, [x29, #-12]
  40cba4:	cmp	w8, #0x0
  40cba8:	cset	w8, lt  // lt = tstop
  40cbac:	tbnz	w8, #0, 40cbbc <printf@plt+0xb43c>
  40cbb0:	ldur	w8, [x29, #-12]
  40cbb4:	ldur	x9, [x29, #-24]
  40cbb8:	str	w8, [x9]
  40cbbc:	ldur	w8, [x29, #-16]
  40cbc0:	cmp	w8, #0x0
  40cbc4:	cset	w8, lt  // lt = tstop
  40cbc8:	tbnz	w8, #0, 40cbd8 <printf@plt+0xb458>
  40cbcc:	ldur	w8, [x29, #-16]
  40cbd0:	ldur	x9, [x29, #-24]
  40cbd4:	str	w8, [x9, #4]
  40cbd8:	ldp	x29, x30, [sp, #80]
  40cbdc:	add	sp, sp, #0x60
  40cbe0:	ret
  40cbe4:	ldur	x0, [x29, #-32]
  40cbe8:	bl	401720 <_Unwind_Resume@plt>
  40cbec:	sub	sp, sp, #0x50
  40cbf0:	stp	x29, x30, [sp, #64]
  40cbf4:	add	x29, sp, #0x40
  40cbf8:	stur	x0, [x29, #-8]
  40cbfc:	stur	x1, [x29, #-16]
  40cc00:	ldur	x8, [x29, #-8]
  40cc04:	ldur	x0, [x29, #-16]
  40cc08:	str	x8, [sp, #16]
  40cc0c:	bl	40cc7c <printf@plt+0xb4fc>
  40cc10:	stur	w0, [x29, #-20]
  40cc14:	ldur	w9, [x29, #-20]
  40cc18:	cmp	w9, #0x0
  40cc1c:	cset	w9, ge  // ge = tcont
  40cc20:	tbnz	w9, #0, 40cc5c <printf@plt+0xb4dc>
  40cc24:	ldur	x1, [x29, #-16]
  40cc28:	add	x8, sp, #0x18
  40cc2c:	mov	x0, x8
  40cc30:	str	x8, [sp, #8]
  40cc34:	bl	416be4 <printf@plt+0x15464>
  40cc38:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cc3c:	add	x0, x0, #0x53c
  40cc40:	ldr	x1, [sp, #8]
  40cc44:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40cc48:	add	x8, x8, #0xe40
  40cc4c:	mov	x2, x8
  40cc50:	mov	x3, x8
  40cc54:	bl	416fbc <printf@plt+0x1583c>
  40cc58:	b	40cc68 <printf@plt+0xb4e8>
  40cc5c:	ldur	w8, [x29, #-20]
  40cc60:	ldr	x9, [sp, #16]
  40cc64:	str	w8, [x9, #8]
  40cc68:	ldur	x0, [x29, #-16]
  40cc6c:	bl	401510 <free@plt>
  40cc70:	ldp	x29, x30, [sp, #64]
  40cc74:	add	sp, sp, #0x50
  40cc78:	ret
  40cc7c:	sub	sp, sp, #0x30
  40cc80:	stp	x29, x30, [sp, #32]
  40cc84:	add	x29, sp, #0x20
  40cc88:	str	x0, [sp, #16]
  40cc8c:	str	wzr, [sp, #12]
  40cc90:	ldrsw	x8, [sp, #12]
  40cc94:	mov	x9, #0x8                   	// #8
  40cc98:	mul	x8, x9, x8
  40cc9c:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cca0:	add	x9, x9, #0x428
  40cca4:	add	x8, x9, x8
  40cca8:	ldr	x8, [x8]
  40ccac:	cbz	x8, 40ccf4 <printf@plt+0xb574>
  40ccb0:	ldrsw	x8, [sp, #12]
  40ccb4:	mov	x9, #0x8                   	// #8
  40ccb8:	mul	x8, x9, x8
  40ccbc:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ccc0:	add	x9, x9, #0x428
  40ccc4:	add	x8, x9, x8
  40ccc8:	ldr	x0, [x8]
  40cccc:	ldr	x1, [sp, #16]
  40ccd0:	bl	401680 <strcmp@plt>
  40ccd4:	cbnz	w0, 40cce4 <printf@plt+0xb564>
  40ccd8:	ldr	w8, [sp, #12]
  40ccdc:	stur	w8, [x29, #-4]
  40cce0:	b	40ccfc <printf@plt+0xb57c>
  40cce4:	ldr	w8, [sp, #12]
  40cce8:	add	w8, w8, #0x1
  40ccec:	str	w8, [sp, #12]
  40ccf0:	b	40cc90 <printf@plt+0xb510>
  40ccf4:	mov	w8, #0xffffffff            	// #-1
  40ccf8:	stur	w8, [x29, #-4]
  40ccfc:	ldur	w0, [x29, #-4]
  40cd00:	ldp	x29, x30, [sp, #32]
  40cd04:	add	sp, sp, #0x30
  40cd08:	ret
  40cd0c:	sub	sp, sp, #0x40
  40cd10:	stp	x29, x30, [sp, #48]
  40cd14:	add	x29, sp, #0x30
  40cd18:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40cd1c:	add	x8, x8, #0x828
  40cd20:	add	x8, x8, #0x10
  40cd24:	mov	w9, #0x0                   	// #0
  40cd28:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40cd2c:	add	x10, x10, #0xb04
  40cd30:	stur	x0, [x29, #-8]
  40cd34:	sturb	w1, [x29, #-9]
  40cd38:	ldur	x11, [x29, #-8]
  40cd3c:	mov	x0, x11
  40cd40:	str	x8, [sp, #24]
  40cd44:	str	w9, [sp, #20]
  40cd48:	str	x10, [sp, #8]
  40cd4c:	str	x11, [sp]
  40cd50:	bl	409610 <printf@plt+0x7e90>
  40cd54:	ldr	x8, [sp, #24]
  40cd58:	ldr	x10, [sp]
  40cd5c:	str	x8, [x10]
  40cd60:	ldurb	w9, [x29, #-9]
  40cd64:	strb	w9, [x10, #16]
  40cd68:	ldr	w9, [sp, #20]
  40cd6c:	strb	w9, [x10, #17]
  40cd70:	strb	w9, [x10, #18]
  40cd74:	ldrb	w12, [x10, #16]
  40cd78:	mov	w11, w12
  40cd7c:	mov	x13, #0x8                   	// #8
  40cd80:	mul	x11, x13, x11
  40cd84:	ldr	x13, [sp, #8]
  40cd88:	ldr	w12, [x13, x11]
  40cd8c:	str	w12, [x10, #8]
  40cd90:	ldp	x29, x30, [sp, #48]
  40cd94:	add	sp, sp, #0x40
  40cd98:	ret
  40cd9c:	sub	sp, sp, #0x20
  40cda0:	str	x0, [sp, #24]
  40cda4:	str	w1, [sp, #20]
  40cda8:	ldr	x8, [sp, #24]
  40cdac:	ldr	w9, [sp, #20]
  40cdb0:	and	w9, w9, #0x1
  40cdb4:	str	x8, [sp, #8]
  40cdb8:	cbz	w9, 40cdc8 <printf@plt+0xb648>
  40cdbc:	mov	w8, #0x1                   	// #1
  40cdc0:	ldr	x9, [sp, #8]
  40cdc4:	strb	w8, [x9, #18]
  40cdc8:	ldr	w8, [sp, #20]
  40cdcc:	and	w8, w8, #0x2
  40cdd0:	cbz	w8, 40cde0 <printf@plt+0xb660>
  40cdd4:	mov	w8, #0x1                   	// #1
  40cdd8:	ldr	x9, [sp, #8]
  40cddc:	strb	w8, [x9, #17]
  40cde0:	add	sp, sp, #0x20
  40cde4:	ret
  40cde8:	sub	sp, sp, #0x40
  40cdec:	stp	x29, x30, [sp, #48]
  40cdf0:	add	x29, sp, #0x30
  40cdf4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cdf8:	add	x8, x8, #0xa40
  40cdfc:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40ce00:	add	x9, x9, #0xb04
  40ce04:	adrp	x10, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce08:	add	x10, x10, #0xa08
  40ce0c:	stur	x0, [x29, #-8]
  40ce10:	ldur	x11, [x29, #-8]
  40ce14:	ldr	w12, [x8]
  40ce18:	str	x9, [sp, #24]
  40ce1c:	str	x10, [sp, #16]
  40ce20:	str	x11, [sp, #8]
  40ce24:	cbnz	w12, 40cf20 <printf@plt+0xb7a0>
  40ce28:	ldr	x8, [sp, #8]
  40ce2c:	ldrb	w9, [x8, #16]
  40ce30:	mov	w10, w9
  40ce34:	mov	x11, #0x8                   	// #8
  40ce38:	mul	x10, x11, x10
  40ce3c:	ldr	x11, [sp, #24]
  40ce40:	add	x10, x11, x10
  40ce44:	ldr	w9, [x10, #4]
  40ce48:	stur	w9, [x29, #-12]
  40ce4c:	ldur	w9, [x29, #-12]
  40ce50:	cmp	w9, #0x1
  40ce54:	b.eq	40ce70 <printf@plt+0xb6f0>  // b.none
  40ce58:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40ce5c:	add	x8, x8, #0xac8
  40ce60:	ldr	x1, [x8]
  40ce64:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40ce68:	add	x0, x0, #0x78c
  40ce6c:	bl	401780 <printf@plt>
  40ce70:	ldr	x8, [sp, #8]
  40ce74:	ldrb	w9, [x8, #18]
  40ce78:	cbnz	w9, 40ce90 <printf@plt+0xb710>
  40ce7c:	ldr	x8, [sp, #16]
  40ce80:	ldr	x1, [x8]
  40ce84:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ce88:	add	x0, x0, #0x553
  40ce8c:	bl	401440 <fputs@plt>
  40ce90:	ldr	x8, [sp, #8]
  40ce94:	ldrb	w9, [x8, #16]
  40ce98:	cmp	w9, #0x5c
  40ce9c:	b.ne	40ceb8 <printf@plt+0xb738>  // b.any
  40cea0:	ldr	x8, [sp, #16]
  40cea4:	ldr	x1, [x8]
  40cea8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ceac:	add	x0, x0, #0x556
  40ceb0:	bl	401440 <fputs@plt>
  40ceb4:	b	40cec4 <printf@plt+0xb744>
  40ceb8:	ldr	x8, [sp, #8]
  40cebc:	ldrb	w0, [x8, #16]
  40cec0:	bl	401580 <putchar@plt>
  40cec4:	ldr	x8, [sp, #8]
  40cec8:	ldrb	w9, [x8, #17]
  40cecc:	cbnz	w9, 40cee8 <printf@plt+0xb768>
  40ced0:	ldr	x8, [sp, #16]
  40ced4:	ldr	x1, [x8]
  40ced8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cedc:	add	x0, x0, #0x592
  40cee0:	bl	401440 <fputs@plt>
  40cee4:	b	40cefc <printf@plt+0xb77c>
  40cee8:	ldr	x8, [sp, #16]
  40ceec:	ldr	x1, [x8]
  40cef0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cef4:	add	x0, x0, #0x559
  40cef8:	bl	401440 <fputs@plt>
  40cefc:	ldur	w8, [x29, #-12]
  40cf00:	cmp	w8, #0x1
  40cf04:	b.eq	40cf1c <printf@plt+0xb79c>  // b.none
  40cf08:	ldr	x8, [sp, #16]
  40cf0c:	ldr	x1, [x8]
  40cf10:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cf14:	add	x0, x0, #0x55c
  40cf18:	bl	401440 <fputs@plt>
  40cf1c:	b	40d058 <printf@plt+0xb8d8>
  40cf20:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cf24:	add	x8, x8, #0xa40
  40cf28:	ldr	w9, [x8]
  40cf2c:	cmp	w9, #0x1
  40cf30:	b.ne	40d058 <printf@plt+0xb8d8>  // b.any
  40cf34:	ldr	x8, [sp, #8]
  40cf38:	ldrb	w0, [x8, #16]
  40cf3c:	bl	401690 <isdigit@plt>
  40cf40:	cbz	w0, 40cf54 <printf@plt+0xb7d4>
  40cf44:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cf48:	add	x0, x0, #0x560
  40cf4c:	bl	401780 <printf@plt>
  40cf50:	b	40cf90 <printf@plt+0xb810>
  40cf54:	ldr	x8, [sp, #8]
  40cf58:	ldrb	w9, [x8, #16]
  40cf5c:	mov	w10, w9
  40cf60:	mov	x11, #0x8                   	// #8
  40cf64:	mul	x10, x11, x10
  40cf68:	ldr	x11, [sp, #24]
  40cf6c:	ldr	w9, [x11, x10]
  40cf70:	cbz	w9, 40cf84 <printf@plt+0xb804>
  40cf74:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cf78:	add	x0, x0, #0x565
  40cf7c:	bl	401780 <printf@plt>
  40cf80:	b	40cf90 <printf@plt+0xb810>
  40cf84:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cf88:	add	x0, x0, #0x56a
  40cf8c:	bl	401780 <printf@plt>
  40cf90:	ldr	x8, [sp, #8]
  40cf94:	ldrb	w9, [x8, #16]
  40cf98:	cmp	w9, #0x3c
  40cf9c:	b.ne	40cfb0 <printf@plt+0xb830>  // b.any
  40cfa0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cfa4:	add	x0, x0, #0x56f
  40cfa8:	bl	401780 <printf@plt>
  40cfac:	b	40cffc <printf@plt+0xb87c>
  40cfb0:	ldr	x8, [sp, #8]
  40cfb4:	ldrb	w9, [x8, #16]
  40cfb8:	cmp	w9, #0x3e
  40cfbc:	b.ne	40cfd0 <printf@plt+0xb850>  // b.any
  40cfc0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cfc4:	add	x0, x0, #0x574
  40cfc8:	bl	401780 <printf@plt>
  40cfcc:	b	40cffc <printf@plt+0xb87c>
  40cfd0:	ldr	x8, [sp, #8]
  40cfd4:	ldrb	w9, [x8, #16]
  40cfd8:	cmp	w9, #0x26
  40cfdc:	b.ne	40cff0 <printf@plt+0xb870>  // b.any
  40cfe0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40cfe4:	add	x0, x0, #0x579
  40cfe8:	bl	401780 <printf@plt>
  40cfec:	b	40cffc <printf@plt+0xb87c>
  40cff0:	ldr	x8, [sp, #8]
  40cff4:	ldrb	w0, [x8, #16]
  40cff8:	bl	401580 <putchar@plt>
  40cffc:	ldr	x8, [sp, #8]
  40d000:	ldrb	w0, [x8, #16]
  40d004:	bl	401690 <isdigit@plt>
  40d008:	cbz	w0, 40d01c <printf@plt+0xb89c>
  40d00c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d010:	add	x0, x0, #0x57f
  40d014:	bl	401780 <printf@plt>
  40d018:	b	40d058 <printf@plt+0xb8d8>
  40d01c:	ldr	x8, [sp, #8]
  40d020:	ldrb	w9, [x8, #16]
  40d024:	mov	w10, w9
  40d028:	mov	x11, #0x8                   	// #8
  40d02c:	mul	x10, x11, x10
  40d030:	ldr	x11, [sp, #24]
  40d034:	ldr	w9, [x11, x10]
  40d038:	cbz	w9, 40d04c <printf@plt+0xb8cc>
  40d03c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40d040:	add	x0, x0, #0x65f
  40d044:	bl	401780 <printf@plt>
  40d048:	b	40d058 <printf@plt+0xb8d8>
  40d04c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d050:	add	x0, x0, #0x585
  40d054:	bl	401780 <printf@plt>
  40d058:	ldp	x29, x30, [sp, #48]
  40d05c:	add	sp, sp, #0x40
  40d060:	ret
  40d064:	sub	sp, sp, #0x10
  40d068:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40d06c:	add	x8, x8, #0xb04
  40d070:	str	x0, [sp, #8]
  40d074:	ldr	x9, [sp, #8]
  40d078:	ldrb	w10, [x9, #16]
  40d07c:	mov	w9, w10
  40d080:	mov	x11, #0x8                   	// #8
  40d084:	mul	x9, x11, x9
  40d088:	add	x8, x8, x9
  40d08c:	ldr	w10, [x8, #4]
  40d090:	str	w10, [sp, #4]
  40d094:	ldr	w10, [sp, #4]
  40d098:	cmp	w10, #0x1
  40d09c:	cset	w10, eq  // eq = none
  40d0a0:	and	w0, w10, #0x1
  40d0a4:	add	sp, sp, #0x10
  40d0a8:	ret
  40d0ac:	sub	sp, sp, #0x10
  40d0b0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40d0b4:	add	x8, x8, #0xb04
  40d0b8:	str	x0, [sp, #8]
  40d0bc:	ldr	x9, [sp, #8]
  40d0c0:	ldrb	w10, [x9, #16]
  40d0c4:	mov	w9, w10
  40d0c8:	mov	x11, #0x8                   	// #8
  40d0cc:	mul	x9, x11, x9
  40d0d0:	add	x8, x8, x9
  40d0d4:	ldr	w10, [x8, #4]
  40d0d8:	str	w10, [sp, #4]
  40d0dc:	ldr	w10, [sp, #4]
  40d0e0:	cmp	w10, #0x1
  40d0e4:	cset	w10, eq  // eq = none
  40d0e8:	and	w0, w10, #0x1
  40d0ec:	add	sp, sp, #0x10
  40d0f0:	ret
  40d0f4:	sub	sp, sp, #0x10
  40d0f8:	mov	w8, #0x1                   	// #1
  40d0fc:	str	x0, [sp, #8]
  40d100:	mov	w0, w8
  40d104:	add	sp, sp, #0x10
  40d108:	ret
  40d10c:	sub	sp, sp, #0x30
  40d110:	stp	x29, x30, [sp, #32]
  40d114:	add	x29, sp, #0x20
  40d118:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d11c:	add	x8, x8, #0xa10
  40d120:	stur	x0, [x29, #-8]
  40d124:	ldur	x9, [x29, #-8]
  40d128:	ldrb	w10, [x9, #16]
  40d12c:	cmp	w10, #0x5c
  40d130:	str	x8, [sp, #16]
  40d134:	str	x9, [sp, #8]
  40d138:	b.ne	40d16c <printf@plt+0xb9ec>  // b.any
  40d13c:	ldr	x8, [sp, #16]
  40d140:	ldr	x1, [x8]
  40d144:	mov	w9, #0x5c                  	// #92
  40d148:	mov	w0, w9
  40d14c:	str	w9, [sp, #4]
  40d150:	bl	4014b0 <putc@plt>
  40d154:	ldr	x8, [sp, #16]
  40d158:	ldr	x1, [x8]
  40d15c:	ldr	w9, [sp, #4]
  40d160:	mov	w0, w9
  40d164:	bl	4014b0 <putc@plt>
  40d168:	b	40d180 <printf@plt+0xba00>
  40d16c:	ldr	x8, [sp, #8]
  40d170:	ldrb	w0, [x8, #16]
  40d174:	ldr	x9, [sp, #16]
  40d178:	ldr	x1, [x9]
  40d17c:	bl	4014b0 <putc@plt>
  40d180:	ldp	x29, x30, [sp, #32]
  40d184:	add	sp, sp, #0x30
  40d188:	ret
  40d18c:	sub	sp, sp, #0x50
  40d190:	stp	x29, x30, [sp, #64]
  40d194:	add	x29, sp, #0x40
  40d198:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d19c:	add	x8, x8, #0x8b0
  40d1a0:	add	x8, x8, #0x10
  40d1a4:	stur	x0, [x29, #-8]
  40d1a8:	stur	x1, [x29, #-16]
  40d1ac:	ldur	x9, [x29, #-8]
  40d1b0:	mov	x0, x9
  40d1b4:	str	x8, [sp, #24]
  40d1b8:	str	x9, [sp, #16]
  40d1bc:	bl	409610 <printf@plt+0x7e90>
  40d1c0:	ldr	x8, [sp, #24]
  40d1c4:	ldr	x9, [sp, #16]
  40d1c8:	str	x8, [x9]
  40d1cc:	ldur	x0, [x29, #-16]
  40d1d0:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40d1d4:	str	x0, [sp, #8]
  40d1d8:	b	40d1dc <printf@plt+0xba5c>
  40d1dc:	ldr	x8, [sp, #8]
  40d1e0:	ldr	x9, [sp, #16]
  40d1e4:	str	x8, [x9, #16]
  40d1e8:	ldr	x0, [x9, #16]
  40d1ec:	bl	40d228 <printf@plt+0xbaa8>
  40d1f0:	str	w0, [sp, #4]
  40d1f4:	b	40d1f8 <printf@plt+0xba78>
  40d1f8:	ldr	w8, [sp, #4]
  40d1fc:	ldr	x9, [sp, #16]
  40d200:	str	w8, [x9, #8]
  40d204:	ldp	x29, x30, [sp, #64]
  40d208:	add	sp, sp, #0x50
  40d20c:	ret
  40d210:	stur	x0, [x29, #-24]
  40d214:	stur	w1, [x29, #-28]
  40d218:	ldr	x0, [sp, #16]
  40d21c:	bl	409658 <printf@plt+0x7ed8>
  40d220:	ldur	x0, [x29, #-24]
  40d224:	bl	401720 <_Unwind_Resume@plt>
  40d228:	sub	sp, sp, #0x30
  40d22c:	stp	x29, x30, [sp, #32]
  40d230:	add	x29, sp, #0x20
  40d234:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40d238:	add	x8, x8, #0x308
  40d23c:	stur	x0, [x29, #-8]
  40d240:	ldur	x1, [x29, #-8]
  40d244:	mov	x0, x8
  40d248:	bl	40c5e0 <printf@plt+0xae60>
  40d24c:	str	x0, [sp, #16]
  40d250:	ldr	x8, [sp, #16]
  40d254:	cbz	x8, 40d268 <printf@plt+0xbae8>
  40d258:	ldr	x8, [sp, #16]
  40d25c:	ldr	w9, [x8]
  40d260:	str	w9, [sp, #12]
  40d264:	b	40d270 <printf@plt+0xbaf0>
  40d268:	mov	w8, wzr
  40d26c:	str	w8, [sp, #12]
  40d270:	ldr	w8, [sp, #12]
  40d274:	mov	w0, w8
  40d278:	ldp	x29, x30, [sp, #32]
  40d27c:	add	sp, sp, #0x30
  40d280:	ret
  40d284:	sub	sp, sp, #0x20
  40d288:	stp	x29, x30, [sp, #16]
  40d28c:	add	x29, sp, #0x10
  40d290:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d294:	add	x8, x8, #0x8b0
  40d298:	add	x8, x8, #0x10
  40d29c:	str	x0, [sp, #8]
  40d2a0:	ldr	x9, [sp, #8]
  40d2a4:	str	x8, [x9]
  40d2a8:	ldr	x0, [x9, #16]
  40d2ac:	str	x9, [sp]
  40d2b0:	bl	401510 <free@plt>
  40d2b4:	ldr	x0, [sp]
  40d2b8:	bl	409658 <printf@plt+0x7ed8>
  40d2bc:	ldp	x29, x30, [sp, #16]
  40d2c0:	add	sp, sp, #0x20
  40d2c4:	ret
  40d2c8:	sub	sp, sp, #0x20
  40d2cc:	stp	x29, x30, [sp, #16]
  40d2d0:	add	x29, sp, #0x10
  40d2d4:	adrp	x8, 40d000 <printf@plt+0xb880>
  40d2d8:	add	x8, x8, #0x284
  40d2dc:	str	x0, [sp, #8]
  40d2e0:	ldr	x9, [sp, #8]
  40d2e4:	mov	x0, x9
  40d2e8:	str	x9, [sp]
  40d2ec:	blr	x8
  40d2f0:	ldr	x0, [sp]
  40d2f4:	bl	419194 <_ZdlPv@@Base>
  40d2f8:	ldp	x29, x30, [sp, #16]
  40d2fc:	add	sp, sp, #0x20
  40d300:	ret
  40d304:	sub	sp, sp, #0x30
  40d308:	stp	x29, x30, [sp, #32]
  40d30c:	add	x29, sp, #0x20
  40d310:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d314:	add	x8, x8, #0xa40
  40d318:	stur	x0, [x29, #-8]
  40d31c:	ldur	x9, [x29, #-8]
  40d320:	ldr	w10, [x8]
  40d324:	str	x9, [sp]
  40d328:	cbnz	w10, 40d390 <printf@plt+0xbc10>
  40d32c:	ldr	x8, [sp]
  40d330:	ldr	x0, [x8, #16]
  40d334:	bl	40d3f0 <printf@plt+0xbc70>
  40d338:	stur	w0, [x29, #-12]
  40d33c:	ldur	w9, [x29, #-12]
  40d340:	cmp	w9, #0x1
  40d344:	b.eq	40d360 <printf@plt+0xbbe0>  // b.none
  40d348:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40d34c:	add	x8, x8, #0xac8
  40d350:	ldr	x1, [x8]
  40d354:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40d358:	add	x0, x0, #0x78c
  40d35c:	bl	401780 <printf@plt>
  40d360:	ldr	x8, [sp]
  40d364:	ldr	x1, [x8, #16]
  40d368:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d36c:	add	x0, x0, #0x58b
  40d370:	bl	401780 <printf@plt>
  40d374:	ldur	w9, [x29, #-12]
  40d378:	cmp	w9, #0x1
  40d37c:	b.eq	40d38c <printf@plt+0xbc0c>  // b.none
  40d380:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d384:	add	x0, x0, #0x55c
  40d388:	bl	401780 <printf@plt>
  40d38c:	b	40d3e4 <printf@plt+0xbc64>
  40d390:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d394:	add	x8, x8, #0xa40
  40d398:	ldr	w9, [x8]
  40d39c:	cmp	w9, #0x1
  40d3a0:	b.ne	40d3e4 <printf@plt+0xbc64>  // b.any
  40d3a4:	ldr	x8, [sp]
  40d3a8:	ldr	x0, [x8, #16]
  40d3ac:	bl	40bf18 <printf@plt+0xa798>
  40d3b0:	str	x0, [sp, #8]
  40d3b4:	ldr	x8, [sp, #8]
  40d3b8:	cbz	x8, 40d3d0 <printf@plt+0xbc50>
  40d3bc:	ldr	x1, [sp, #8]
  40d3c0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40d3c4:	add	x0, x0, #0xc91
  40d3c8:	bl	401780 <printf@plt>
  40d3cc:	b	40d3e4 <printf@plt+0xbc64>
  40d3d0:	ldr	x8, [sp]
  40d3d4:	ldr	x1, [x8, #16]
  40d3d8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d3dc:	add	x0, x0, #0x595
  40d3e0:	bl	401780 <printf@plt>
  40d3e4:	ldp	x29, x30, [sp, #32]
  40d3e8:	add	sp, sp, #0x30
  40d3ec:	ret
  40d3f0:	sub	sp, sp, #0x30
  40d3f4:	stp	x29, x30, [sp, #32]
  40d3f8:	add	x29, sp, #0x20
  40d3fc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40d400:	add	x8, x8, #0x308
  40d404:	stur	x0, [x29, #-8]
  40d408:	ldur	x1, [x29, #-8]
  40d40c:	mov	x0, x8
  40d410:	bl	40c5e0 <printf@plt+0xae60>
  40d414:	str	x0, [sp, #16]
  40d418:	ldr	x8, [sp, #16]
  40d41c:	cbz	x8, 40d430 <printf@plt+0xbcb0>
  40d420:	ldr	x8, [sp, #16]
  40d424:	ldr	w9, [x8, #4]
  40d428:	str	w9, [sp, #12]
  40d42c:	b	40d438 <printf@plt+0xbcb8>
  40d430:	mov	w8, wzr
  40d434:	str	w8, [sp, #12]
  40d438:	ldr	w8, [sp, #12]
  40d43c:	mov	w0, w8
  40d440:	ldp	x29, x30, [sp, #32]
  40d444:	add	sp, sp, #0x30
  40d448:	ret
  40d44c:	sub	sp, sp, #0x10
  40d450:	mov	w8, #0x1                   	// #1
  40d454:	str	x0, [sp, #8]
  40d458:	mov	w0, w8
  40d45c:	add	sp, sp, #0x10
  40d460:	ret
  40d464:	sub	sp, sp, #0x20
  40d468:	stp	x29, x30, [sp, #16]
  40d46c:	add	x29, sp, #0x10
  40d470:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d474:	add	x8, x8, #0xa10
  40d478:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d47c:	add	x1, x1, #0x5c8
  40d480:	str	x0, [sp, #8]
  40d484:	ldr	x9, [sp, #8]
  40d488:	ldr	x0, [x8]
  40d48c:	ldr	x2, [x9, #16]
  40d490:	bl	401490 <fprintf@plt>
  40d494:	ldp	x29, x30, [sp, #16]
  40d498:	add	sp, sp, #0x20
  40d49c:	ret
  40d4a0:	sub	sp, sp, #0x20
  40d4a4:	str	x0, [sp, #24]
  40d4a8:	str	w1, [sp, #20]
  40d4ac:	str	w2, [sp, #16]
  40d4b0:	ldr	x8, [sp, #24]
  40d4b4:	ldr	w9, [sp, #20]
  40d4b8:	cmp	w9, #0x0
  40d4bc:	cset	w9, lt  // lt = tstop
  40d4c0:	str	x8, [sp, #8]
  40d4c4:	tbnz	w9, #0, 40d4ec <printf@plt+0xbd6c>
  40d4c8:	ldr	w8, [sp, #20]
  40d4cc:	ldr	x9, [sp, #8]
  40d4d0:	ldrb	w10, [x9, #16]
  40d4d4:	mov	w11, w10
  40d4d8:	mov	x12, #0x8                   	// #8
  40d4dc:	mul	x11, x12, x11
  40d4e0:	adrp	x12, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40d4e4:	add	x12, x12, #0xb04
  40d4e8:	str	w8, [x12, x11]
  40d4ec:	ldr	w8, [sp, #16]
  40d4f0:	cmp	w8, #0x0
  40d4f4:	cset	w8, lt  // lt = tstop
  40d4f8:	tbnz	w8, #0, 40d524 <printf@plt+0xbda4>
  40d4fc:	ldr	w8, [sp, #16]
  40d500:	ldr	x9, [sp, #8]
  40d504:	ldrb	w10, [x9, #16]
  40d508:	mov	w11, w10
  40d50c:	mov	x12, #0x8                   	// #8
  40d510:	mul	x11, x12, x11
  40d514:	adrp	x12, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  40d518:	add	x12, x12, #0xb04
  40d51c:	add	x11, x12, x11
  40d520:	str	w8, [x11, #4]
  40d524:	add	sp, sp, #0x20
  40d528:	ret
  40d52c:	sub	sp, sp, #0x20
  40d530:	stp	x29, x30, [sp, #16]
  40d534:	add	x29, sp, #0x10
  40d538:	str	x0, [sp, #8]
  40d53c:	str	w1, [sp, #4]
  40d540:	str	w2, [sp]
  40d544:	ldr	x8, [sp, #8]
  40d548:	ldr	x0, [x8, #16]
  40d54c:	ldr	w1, [sp, #4]
  40d550:	ldr	w2, [sp]
  40d554:	bl	40cae4 <printf@plt+0xb364>
  40d558:	ldp	x29, x30, [sp, #16]
  40d55c:	add	sp, sp, #0x20
  40d560:	ret
  40d564:	sub	sp, sp, #0x60
  40d568:	stp	x29, x30, [sp, #80]
  40d56c:	add	x29, sp, #0x50
  40d570:	mov	w8, #0x2bb                 	// #699
  40d574:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d578:	add	x2, x2, #0x523
  40d57c:	stur	x0, [x29, #-8]
  40d580:	stur	x1, [x29, #-16]
  40d584:	ldur	x9, [x29, #-16]
  40d588:	cmp	x9, #0x0
  40d58c:	cset	w10, ne  // ne = any
  40d590:	and	w0, w10, #0x1
  40d594:	mov	w1, w8
  40d598:	bl	403a74 <printf@plt+0x22f4>
  40d59c:	ldur	x0, [x29, #-8]
  40d5a0:	bl	40cc7c <printf@plt+0xb4fc>
  40d5a4:	stur	w0, [x29, #-20]
  40d5a8:	ldur	x0, [x29, #-8]
  40d5ac:	bl	40d674 <printf@plt+0xbef4>
  40d5b0:	stur	w0, [x29, #-24]
  40d5b4:	ldur	w8, [x29, #-20]
  40d5b8:	cmp	w8, #0x0
  40d5bc:	cset	w8, ge  // ge = tcont
  40d5c0:	tbnz	w8, #0, 40d620 <printf@plt+0xbea0>
  40d5c4:	ldur	w8, [x29, #-24]
  40d5c8:	cmp	w8, #0x0
  40d5cc:	cset	w8, ge  // ge = tcont
  40d5d0:	tbnz	w8, #0, 40d620 <printf@plt+0xbea0>
  40d5d4:	ldur	x1, [x29, #-8]
  40d5d8:	add	x8, sp, #0x28
  40d5dc:	mov	x0, x8
  40d5e0:	str	x8, [sp, #24]
  40d5e4:	bl	416be4 <printf@plt+0x15464>
  40d5e8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d5ec:	add	x0, x0, #0x5ce
  40d5f0:	ldr	x1, [sp, #24]
  40d5f4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40d5f8:	add	x8, x8, #0xe40
  40d5fc:	mov	x2, x8
  40d600:	mov	x3, x8
  40d604:	bl	416fbc <printf@plt+0x1583c>
  40d608:	ldur	x8, [x29, #-16]
  40d60c:	str	x8, [sp, #16]
  40d610:	cbz	x8, 40d61c <printf@plt+0xbe9c>
  40d614:	ldr	x0, [sp, #16]
  40d618:	bl	401650 <_ZdaPv@plt>
  40d61c:	b	40d668 <printf@plt+0xbee8>
  40d620:	ldur	x0, [x29, #-16]
  40d624:	bl	40d704 <printf@plt+0xbf84>
  40d628:	str	x0, [sp, #32]
  40d62c:	ldr	x8, [sp, #32]
  40d630:	ldur	w1, [x29, #-20]
  40d634:	ldur	w2, [x29, #-24]
  40d638:	ldr	x9, [x8]
  40d63c:	ldr	x9, [x9, #96]
  40d640:	mov	x0, x8
  40d644:	blr	x9
  40d648:	ldr	x8, [sp, #32]
  40d64c:	str	x8, [sp, #8]
  40d650:	cbz	x8, 40d668 <printf@plt+0xbee8>
  40d654:	ldr	x8, [sp, #8]
  40d658:	ldr	x9, [x8]
  40d65c:	ldr	x9, [x9, #16]
  40d660:	mov	x0, x8
  40d664:	blr	x9
  40d668:	ldp	x29, x30, [sp, #80]
  40d66c:	add	sp, sp, #0x60
  40d670:	ret
  40d674:	sub	sp, sp, #0x30
  40d678:	stp	x29, x30, [sp, #32]
  40d67c:	add	x29, sp, #0x20
  40d680:	str	x0, [sp, #16]
  40d684:	str	wzr, [sp, #12]
  40d688:	ldrsw	x8, [sp, #12]
  40d68c:	mov	x9, #0x8                   	// #8
  40d690:	mul	x8, x9, x8
  40d694:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d698:	add	x9, x9, #0x478
  40d69c:	add	x8, x9, x8
  40d6a0:	ldr	x8, [x8]
  40d6a4:	cbz	x8, 40d6ec <printf@plt+0xbf6c>
  40d6a8:	ldrsw	x8, [sp, #12]
  40d6ac:	mov	x9, #0x8                   	// #8
  40d6b0:	mul	x8, x9, x8
  40d6b4:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d6b8:	add	x9, x9, #0x478
  40d6bc:	add	x8, x9, x8
  40d6c0:	ldr	x0, [x8]
  40d6c4:	ldr	x1, [sp, #16]
  40d6c8:	bl	401680 <strcmp@plt>
  40d6cc:	cbnz	w0, 40d6dc <printf@plt+0xbf5c>
  40d6d0:	ldr	w8, [sp, #12]
  40d6d4:	stur	w8, [x29, #-4]
  40d6d8:	b	40d6f4 <printf@plt+0xbf74>
  40d6dc:	ldr	w8, [sp, #12]
  40d6e0:	add	w8, w8, #0x1
  40d6e4:	str	w8, [sp, #12]
  40d6e8:	b	40d688 <printf@plt+0xbf08>
  40d6ec:	mov	w8, #0xffffffff            	// #-1
  40d6f0:	stur	w8, [x29, #-4]
  40d6f4:	ldur	w0, [x29, #-4]
  40d6f8:	ldp	x29, x30, [sp, #32]
  40d6fc:	add	sp, sp, #0x30
  40d700:	ret
  40d704:	sub	sp, sp, #0x190
  40d708:	stp	x29, x30, [sp, #368]
  40d70c:	str	x28, [sp, #384]
  40d710:	add	x29, sp, #0x170
  40d714:	mov	x8, xzr
  40d718:	adrp	x9, 40d000 <printf@plt+0xb880>
  40d71c:	add	x9, x9, #0x18c
  40d720:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d724:	add	x10, x10, #0x65d
  40d728:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40d72c:	add	x11, x11, #0xe40
  40d730:	stur	x0, [x29, #-16]
  40d734:	stur	x8, [x29, #-24]
  40d738:	stur	x8, [x29, #-32]
  40d73c:	ldur	x8, [x29, #-16]
  40d740:	stur	x8, [x29, #-40]
  40d744:	stur	x9, [x29, #-112]
  40d748:	stur	x10, [x29, #-120]
  40d74c:	stur	x11, [x29, #-128]
  40d750:	ldur	x8, [x29, #-40]
  40d754:	ldrb	w9, [x8]
  40d758:	cbz	w9, 40e024 <printf@plt+0xc8a4>
  40d75c:	ldur	x8, [x29, #-40]
  40d760:	add	x9, x8, #0x1
  40d764:	stur	x9, [x29, #-40]
  40d768:	ldrb	w10, [x8]
  40d76c:	sturb	w10, [x29, #-41]
  40d770:	mov	x8, xzr
  40d774:	stur	x8, [x29, #-56]
  40d778:	ldurb	w10, [x29, #-41]
  40d77c:	subs	w10, w10, #0x27
  40d780:	mov	w8, w10
  40d784:	ubfx	x8, x8, #0, #32
  40d788:	cmp	x8, #0x35
  40d78c:	stur	x8, [x29, #-136]
  40d790:	b.hi	40decc <printf@plt+0xc74c>  // b.pmore
  40d794:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d798:	add	x8, x8, #0x5f8
  40d79c:	ldur	x11, [x29, #-136]
  40d7a0:	ldrsw	x10, [x8, x11, lsl #2]
  40d7a4:	add	x9, x8, x10
  40d7a8:	br	x9
  40d7ac:	mov	x0, #0x18                  	// #24
  40d7b0:	bl	4190bc <_Znwm@@Base>
  40d7b4:	stur	x0, [x29, #-144]
  40d7b8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d7bc:	add	x1, x1, #0xd13
  40d7c0:	ldur	x8, [x29, #-112]
  40d7c4:	blr	x8
  40d7c8:	b	40d7cc <printf@plt+0xc04c>
  40d7cc:	ldur	x8, [x29, #-144]
  40d7d0:	stur	x8, [x29, #-56]
  40d7d4:	b	40df0c <printf@plt+0xc78c>
  40d7d8:	stur	x0, [x29, #-64]
  40d7dc:	stur	w1, [x29, #-68]
  40d7e0:	ldur	x0, [x29, #-144]
  40d7e4:	bl	419194 <_ZdlPv@@Base>
  40d7e8:	b	40e0a4 <printf@plt+0xc924>
  40d7ec:	mov	x0, #0x18                  	// #24
  40d7f0:	bl	4190bc <_Znwm@@Base>
  40d7f4:	stur	x0, [x29, #-152]
  40d7f8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d7fc:	add	x1, x1, #0xced
  40d800:	ldur	x8, [x29, #-112]
  40d804:	blr	x8
  40d808:	b	40d80c <printf@plt+0xc08c>
  40d80c:	ldur	x8, [x29, #-152]
  40d810:	stur	x8, [x29, #-56]
  40d814:	b	40df0c <printf@plt+0xc78c>
  40d818:	stur	x0, [x29, #-64]
  40d81c:	stur	w1, [x29, #-68]
  40d820:	ldur	x0, [x29, #-152]
  40d824:	bl	419194 <_ZdlPv@@Base>
  40d828:	b	40e0a4 <printf@plt+0xc924>
  40d82c:	mov	x0, #0x18                  	// #24
  40d830:	bl	4190bc <_Znwm@@Base>
  40d834:	stur	x0, [x29, #-160]
  40d838:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d83c:	add	x1, x1, #0xc6a
  40d840:	ldur	x8, [x29, #-112]
  40d844:	blr	x8
  40d848:	b	40d84c <printf@plt+0xc0cc>
  40d84c:	ldur	x8, [x29, #-160]
  40d850:	stur	x8, [x29, #-56]
  40d854:	b	40df0c <printf@plt+0xc78c>
  40d858:	stur	x0, [x29, #-64]
  40d85c:	stur	w1, [x29, #-68]
  40d860:	ldur	x0, [x29, #-160]
  40d864:	bl	419194 <_ZdlPv@@Base>
  40d868:	b	40e0a4 <printf@plt+0xc924>
  40d86c:	mov	x0, #0x18                  	// #24
  40d870:	bl	4190bc <_Znwm@@Base>
  40d874:	stur	x0, [x29, #-168]
  40d878:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d87c:	add	x1, x1, #0xc9c
  40d880:	ldur	x8, [x29, #-112]
  40d884:	blr	x8
  40d888:	b	40d88c <printf@plt+0xc10c>
  40d88c:	ldur	x8, [x29, #-168]
  40d890:	stur	x8, [x29, #-56]
  40d894:	b	40df0c <printf@plt+0xc78c>
  40d898:	stur	x0, [x29, #-64]
  40d89c:	stur	w1, [x29, #-68]
  40d8a0:	ldur	x0, [x29, #-168]
  40d8a4:	bl	419194 <_ZdlPv@@Base>
  40d8a8:	b	40e0a4 <printf@plt+0xc924>
  40d8ac:	ldur	x8, [x29, #-40]
  40d8b0:	ldrb	w9, [x8]
  40d8b4:	cmp	w9, #0x3d
  40d8b8:	b.ne	40d908 <printf@plt+0xc188>  // b.any
  40d8bc:	mov	x0, #0x18                  	// #24
  40d8c0:	bl	4190bc <_Znwm@@Base>
  40d8c4:	stur	x0, [x29, #-176]
  40d8c8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d8cc:	add	x1, x1, #0x3df
  40d8d0:	ldur	x8, [x29, #-112]
  40d8d4:	blr	x8
  40d8d8:	b	40d8dc <printf@plt+0xc15c>
  40d8dc:	ldur	x8, [x29, #-176]
  40d8e0:	stur	x8, [x29, #-56]
  40d8e4:	ldur	x9, [x29, #-40]
  40d8e8:	add	x9, x9, #0x1
  40d8ec:	stur	x9, [x29, #-40]
  40d8f0:	b	40df0c <printf@plt+0xc78c>
  40d8f4:	stur	x0, [x29, #-64]
  40d8f8:	stur	w1, [x29, #-68]
  40d8fc:	ldur	x0, [x29, #-176]
  40d900:	bl	419194 <_ZdlPv@@Base>
  40d904:	b	40e0a4 <printf@plt+0xc924>
  40d908:	b	40decc <printf@plt+0xc74c>
  40d90c:	ldur	x8, [x29, #-40]
  40d910:	ldrb	w9, [x8]
  40d914:	cmp	w9, #0x3d
  40d918:	b.ne	40d968 <printf@plt+0xc1e8>  // b.any
  40d91c:	mov	x0, #0x18                  	// #24
  40d920:	bl	4190bc <_Znwm@@Base>
  40d924:	str	x0, [sp, #184]
  40d928:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40d92c:	add	x1, x1, #0x3e2
  40d930:	ldur	x8, [x29, #-112]
  40d934:	blr	x8
  40d938:	b	40d93c <printf@plt+0xc1bc>
  40d93c:	ldr	x8, [sp, #184]
  40d940:	stur	x8, [x29, #-56]
  40d944:	ldur	x9, [x29, #-40]
  40d948:	add	x9, x9, #0x1
  40d94c:	stur	x9, [x29, #-40]
  40d950:	b	40df0c <printf@plt+0xc78c>
  40d954:	stur	x0, [x29, #-64]
  40d958:	stur	w1, [x29, #-68]
  40d95c:	ldr	x0, [sp, #184]
  40d960:	bl	419194 <_ZdlPv@@Base>
  40d964:	b	40e0a4 <printf@plt+0xc924>
  40d968:	b	40decc <printf@plt+0xc74c>
  40d96c:	ldur	x8, [x29, #-40]
  40d970:	ldrb	w9, [x8]
  40d974:	cbnz	w9, 40d990 <printf@plt+0xc210>
  40d978:	ldur	x0, [x29, #-120]
  40d97c:	ldur	x1, [x29, #-128]
  40d980:	ldur	x2, [x29, #-128]
  40d984:	ldur	x3, [x29, #-128]
  40d988:	bl	404fcc <printf@plt+0x384c>
  40d98c:	b	40df0c <printf@plt+0xc78c>
  40d990:	ldur	x8, [x29, #-40]
  40d994:	add	x9, x8, #0x1
  40d998:	stur	x9, [x29, #-40]
  40d99c:	ldrb	w10, [x8]
  40d9a0:	sturb	w10, [x29, #-41]
  40d9a4:	ldurb	w10, [x29, #-41]
  40d9a8:	subs	w10, w10, #0x27
  40d9ac:	mov	w8, w10
  40d9b0:	ubfx	x8, x8, #0, #32
  40d9b4:	cmp	x8, #0x55
  40d9b8:	str	x8, [sp, #176]
  40d9bc:	b.hi	40de44 <printf@plt+0xc6c4>  // b.pmore
  40d9c0:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40d9c4:	add	x8, x8, #0x6d0
  40d9c8:	ldr	x11, [sp, #176]
  40d9cc:	ldrsw	x10, [x8, x11, lsl #2]
  40d9d0:	add	x9, x8, x10
  40d9d4:	br	x9
  40d9d8:	ldur	x8, [x29, #-40]
  40d9dc:	ldrb	w9, [x8]
  40d9e0:	cbz	w9, 40da7c <printf@plt+0xc2fc>
  40d9e4:	ldur	x8, [x29, #-40]
  40d9e8:	add	x9, x8, #0x1
  40d9ec:	stur	x9, [x29, #-40]
  40d9f0:	ldrb	w10, [x8]
  40d9f4:	sturb	w10, [x29, #-71]
  40d9f8:	ldur	x8, [x29, #-40]
  40d9fc:	ldrb	w10, [x8]
  40da00:	cbz	w10, 40da64 <printf@plt+0xc2e4>
  40da04:	ldur	x8, [x29, #-40]
  40da08:	add	x9, x8, #0x1
  40da0c:	stur	x9, [x29, #-40]
  40da10:	ldrb	w10, [x8]
  40da14:	sub	x8, x29, #0x47
  40da18:	strb	w10, [x8, #1]
  40da1c:	mov	w10, #0x0                   	// #0
  40da20:	strb	w10, [x8, #2]
  40da24:	mov	x0, #0x18                  	// #24
  40da28:	str	x8, [sp, #168]
  40da2c:	bl	4190bc <_Znwm@@Base>
  40da30:	str	x0, [sp, #160]
  40da34:	ldr	x1, [sp, #168]
  40da38:	ldur	x8, [x29, #-112]
  40da3c:	blr	x8
  40da40:	b	40da44 <printf@plt+0xc2c4>
  40da44:	ldr	x8, [sp, #160]
  40da48:	stur	x8, [x29, #-56]
  40da4c:	b	40da78 <printf@plt+0xc2f8>
  40da50:	stur	x0, [x29, #-64]
  40da54:	stur	w1, [x29, #-68]
  40da58:	ldr	x0, [sp, #160]
  40da5c:	bl	419194 <_ZdlPv@@Base>
  40da60:	b	40e0a4 <printf@plt+0xc924>
  40da64:	ldur	x0, [x29, #-120]
  40da68:	ldur	x1, [x29, #-128]
  40da6c:	ldur	x2, [x29, #-128]
  40da70:	ldur	x3, [x29, #-128]
  40da74:	bl	404fcc <printf@plt+0x384c>
  40da78:	b	40da90 <printf@plt+0xc310>
  40da7c:	ldur	x0, [x29, #-120]
  40da80:	ldur	x1, [x29, #-128]
  40da84:	ldur	x2, [x29, #-128]
  40da88:	ldur	x3, [x29, #-128]
  40da8c:	bl	404fcc <printf@plt+0x384c>
  40da90:	b	40dec8 <printf@plt+0xc748>
  40da94:	ldur	x8, [x29, #-40]
  40da98:	stur	x8, [x29, #-80]
  40da9c:	ldur	x8, [x29, #-40]
  40daa0:	ldrb	w9, [x8]
  40daa4:	mov	w10, #0x0                   	// #0
  40daa8:	cmp	w9, #0x5d
  40daac:	str	w10, [sp, #156]
  40dab0:	b.eq	40dac8 <printf@plt+0xc348>  // b.none
  40dab4:	ldur	x8, [x29, #-40]
  40dab8:	ldrb	w9, [x8]
  40dabc:	cmp	w9, #0x0
  40dac0:	cset	w9, ne  // ne = any
  40dac4:	str	w9, [sp, #156]
  40dac8:	ldr	w8, [sp, #156]
  40dacc:	tbnz	w8, #0, 40dad4 <printf@plt+0xc354>
  40dad0:	b	40dae4 <printf@plt+0xc364>
  40dad4:	ldur	x8, [x29, #-40]
  40dad8:	add	x8, x8, #0x1
  40dadc:	stur	x8, [x29, #-40]
  40dae0:	b	40da9c <printf@plt+0xc31c>
  40dae4:	ldur	x8, [x29, #-40]
  40dae8:	ldrb	w9, [x8]
  40daec:	cbnz	w9, 40db08 <printf@plt+0xc388>
  40daf0:	ldur	x0, [x29, #-120]
  40daf4:	ldur	x1, [x29, #-128]
  40daf8:	ldur	x2, [x29, #-128]
  40dafc:	ldur	x3, [x29, #-128]
  40db00:	bl	404fcc <printf@plt+0x384c>
  40db04:	b	40db58 <printf@plt+0xc3d8>
  40db08:	ldur	x8, [x29, #-40]
  40db0c:	add	x9, x8, #0x1
  40db10:	stur	x9, [x29, #-40]
  40db14:	mov	w10, #0x0                   	// #0
  40db18:	strb	w10, [x8]
  40db1c:	mov	x0, #0x18                  	// #24
  40db20:	bl	4190bc <_Znwm@@Base>
  40db24:	ldur	x1, [x29, #-80]
  40db28:	str	x0, [sp, #144]
  40db2c:	ldur	x8, [x29, #-112]
  40db30:	blr	x8
  40db34:	b	40db38 <printf@plt+0xc3b8>
  40db38:	ldr	x8, [sp, #144]
  40db3c:	stur	x8, [x29, #-56]
  40db40:	b	40db58 <printf@plt+0xc3d8>
  40db44:	stur	x0, [x29, #-64]
  40db48:	stur	w1, [x29, #-68]
  40db4c:	ldr	x0, [sp, #144]
  40db50:	bl	419194 <_ZdlPv@@Base>
  40db54:	b	40e0a4 <printf@plt+0xc924>
  40db58:	b	40dec8 <printf@plt+0xc748>
  40db5c:	ldur	x8, [x29, #-40]
  40db60:	mov	x9, #0xfffffffffffffffe    	// #-2
  40db64:	add	x8, x8, x9
  40db68:	stur	x8, [x29, #-88]
  40db6c:	ldur	x8, [x29, #-40]
  40db70:	ldrb	w10, [x8]
  40db74:	cmp	w10, #0x28
  40db78:	str	w10, [sp, #140]
  40db7c:	b.eq	40db94 <printf@plt+0xc414>  // b.none
  40db80:	b	40db84 <printf@plt+0xc404>
  40db84:	ldr	w8, [sp, #140]
  40db88:	cmp	w8, #0x5b
  40db8c:	b.eq	40dbb8 <printf@plt+0xc438>  // b.none
  40db90:	b	40dc08 <printf@plt+0xc488>
  40db94:	ldur	x8, [x29, #-40]
  40db98:	add	x9, x8, #0x1
  40db9c:	stur	x9, [x29, #-40]
  40dba0:	ldrb	w10, [x8, #1]
  40dba4:	cbz	w10, 40dbb4 <printf@plt+0xc434>
  40dba8:	ldur	x8, [x29, #-40]
  40dbac:	add	x8, x8, #0x1
  40dbb0:	stur	x8, [x29, #-40]
  40dbb4:	b	40dc08 <printf@plt+0xc488>
  40dbb8:	ldur	x8, [x29, #-40]
  40dbbc:	add	x8, x8, #0x1
  40dbc0:	stur	x8, [x29, #-40]
  40dbc4:	ldur	x8, [x29, #-40]
  40dbc8:	ldrb	w9, [x8]
  40dbcc:	mov	w10, #0x0                   	// #0
  40dbd0:	str	w10, [sp, #136]
  40dbd4:	cbz	w9, 40dbec <printf@plt+0xc46c>
  40dbd8:	ldur	x8, [x29, #-40]
  40dbdc:	ldrb	w9, [x8]
  40dbe0:	cmp	w9, #0x5d
  40dbe4:	cset	w9, ne  // ne = any
  40dbe8:	str	w9, [sp, #136]
  40dbec:	ldr	w8, [sp, #136]
  40dbf0:	tbnz	w8, #0, 40dbf8 <printf@plt+0xc478>
  40dbf4:	b	40dc08 <printf@plt+0xc488>
  40dbf8:	ldur	x8, [x29, #-40]
  40dbfc:	add	x8, x8, #0x1
  40dc00:	stur	x8, [x29, #-40]
  40dc04:	b	40dbc4 <printf@plt+0xc444>
  40dc08:	ldur	x8, [x29, #-40]
  40dc0c:	ldrb	w9, [x8]
  40dc10:	cbnz	w9, 40dc2c <printf@plt+0xc4ac>
  40dc14:	ldur	x0, [x29, #-120]
  40dc18:	ldur	x1, [x29, #-128]
  40dc1c:	ldur	x2, [x29, #-128]
  40dc20:	ldur	x3, [x29, #-128]
  40dc24:	bl	404fcc <printf@plt+0x384c>
  40dc28:	b	40dcbc <printf@plt+0xc53c>
  40dc2c:	ldur	x8, [x29, #-40]
  40dc30:	add	x8, x8, #0x1
  40dc34:	stur	x8, [x29, #-40]
  40dc38:	ldur	x8, [x29, #-40]
  40dc3c:	ldur	x9, [x29, #-88]
  40dc40:	subs	x8, x8, x9
  40dc44:	add	x0, x8, #0x1
  40dc48:	bl	401430 <_Znam@plt>
  40dc4c:	stur	x0, [x29, #-96]
  40dc50:	ldur	x0, [x29, #-96]
  40dc54:	ldur	x1, [x29, #-88]
  40dc58:	ldur	x8, [x29, #-40]
  40dc5c:	ldur	x9, [x29, #-88]
  40dc60:	subs	x2, x8, x9
  40dc64:	bl	401450 <memcpy@plt>
  40dc68:	ldur	x8, [x29, #-96]
  40dc6c:	ldur	x9, [x29, #-40]
  40dc70:	ldur	x10, [x29, #-88]
  40dc74:	subs	x9, x9, x10
  40dc78:	add	x8, x8, x9
  40dc7c:	mov	w11, #0x0                   	// #0
  40dc80:	strb	w11, [x8]
  40dc84:	mov	x0, #0x18                  	// #24
  40dc88:	bl	4190bc <_Znwm@@Base>
  40dc8c:	ldur	x1, [x29, #-96]
  40dc90:	str	x0, [sp, #128]
  40dc94:	bl	409054 <printf@plt+0x78d4>
  40dc98:	b	40dc9c <printf@plt+0xc51c>
  40dc9c:	ldr	x8, [sp, #128]
  40dca0:	stur	x8, [x29, #-56]
  40dca4:	b	40dcbc <printf@plt+0xc53c>
  40dca8:	stur	x0, [x29, #-64]
  40dcac:	stur	w1, [x29, #-68]
  40dcb0:	ldr	x0, [sp, #128]
  40dcb4:	bl	419194 <_ZdlPv@@Base>
  40dcb8:	b	40e0a4 <printf@plt+0xc924>
  40dcbc:	b	40dec8 <printf@plt+0xc748>
  40dcc0:	ldurb	w8, [x29, #-41]
  40dcc4:	sub	x9, x29, #0x62
  40dcc8:	sturb	w8, [x29, #-98]
  40dccc:	mov	w8, #0x0                   	// #0
  40dcd0:	strb	w8, [x9, #1]
  40dcd4:	mov	x0, #0x18                  	// #24
  40dcd8:	str	x9, [sp, #120]
  40dcdc:	bl	4190bc <_Znwm@@Base>
  40dce0:	str	x0, [sp, #112]
  40dce4:	ldr	x1, [sp, #120]
  40dce8:	ldur	x9, [x29, #-112]
  40dcec:	blr	x9
  40dcf0:	b	40dcf4 <printf@plt+0xc574>
  40dcf4:	ldr	x8, [sp, #112]
  40dcf8:	stur	x8, [x29, #-56]
  40dcfc:	b	40dec8 <printf@plt+0xc748>
  40dd00:	stur	x0, [x29, #-64]
  40dd04:	stur	w1, [x29, #-68]
  40dd08:	ldr	x0, [sp, #112]
  40dd0c:	bl	419194 <_ZdlPv@@Base>
  40dd10:	b	40e0a4 <printf@plt+0xc924>
  40dd14:	mov	x0, #0x18                  	// #24
  40dd18:	bl	4190bc <_Znwm@@Base>
  40dd1c:	str	x0, [sp, #104]
  40dd20:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  40dd24:	add	x1, x1, #0xb8d
  40dd28:	ldur	x8, [x29, #-112]
  40dd2c:	blr	x8
  40dd30:	b	40dd34 <printf@plt+0xc5b4>
  40dd34:	ldr	x8, [sp, #104]
  40dd38:	stur	x8, [x29, #-56]
  40dd3c:	b	40dec8 <printf@plt+0xc748>
  40dd40:	stur	x0, [x29, #-64]
  40dd44:	stur	w1, [x29, #-68]
  40dd48:	ldr	x0, [sp, #104]
  40dd4c:	bl	419194 <_ZdlPv@@Base>
  40dd50:	b	40e0a4 <printf@plt+0xc924>
  40dd54:	mov	x0, #0x18                  	// #24
  40dd58:	bl	4190bc <_Znwm@@Base>
  40dd5c:	str	x0, [sp, #96]
  40dd60:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40dd64:	add	x1, x1, #0xbc1
  40dd68:	ldur	x8, [x29, #-112]
  40dd6c:	blr	x8
  40dd70:	b	40dd74 <printf@plt+0xc5f4>
  40dd74:	ldr	x8, [sp, #96]
  40dd78:	stur	x8, [x29, #-56]
  40dd7c:	b	40dec8 <printf@plt+0xc748>
  40dd80:	stur	x0, [x29, #-64]
  40dd84:	stur	w1, [x29, #-68]
  40dd88:	ldr	x0, [sp, #96]
  40dd8c:	bl	419194 <_ZdlPv@@Base>
  40dd90:	b	40e0a4 <printf@plt+0xc924>
  40dd94:	mov	x0, #0x18                  	// #24
  40dd98:	bl	4190bc <_Znwm@@Base>
  40dd9c:	str	x0, [sp, #88]
  40dda0:	mov	w1, #0x5c                  	// #92
  40dda4:	adrp	x8, 40c000 <printf@plt+0xa880>
  40dda8:	add	x8, x8, #0xd0c
  40ddac:	blr	x8
  40ddb0:	b	40ddb4 <printf@plt+0xc634>
  40ddb4:	ldr	x8, [sp, #88]
  40ddb8:	stur	x8, [x29, #-56]
  40ddbc:	b	40dec8 <printf@plt+0xc748>
  40ddc0:	stur	x0, [x29, #-64]
  40ddc4:	stur	w1, [x29, #-68]
  40ddc8:	ldr	x0, [sp, #88]
  40ddcc:	bl	419194 <_ZdlPv@@Base>
  40ddd0:	b	40e0a4 <printf@plt+0xc924>
  40ddd4:	sub	x8, x29, #0x65
  40ddd8:	mov	w9, #0x5c                  	// #92
  40dddc:	sturb	w9, [x29, #-101]
  40dde0:	ldurb	w9, [x29, #-41]
  40dde4:	strb	w9, [x8, #1]
  40dde8:	mov	w9, #0x0                   	// #0
  40ddec:	strb	w9, [x8, #2]
  40ddf0:	mov	x0, #0x18                  	// #24
  40ddf4:	str	x8, [sp, #80]
  40ddf8:	bl	4190bc <_Znwm@@Base>
  40ddfc:	ldr	x8, [sp, #80]
  40de00:	str	x0, [sp, #72]
  40de04:	mov	x0, x8
  40de08:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40de0c:	str	x0, [sp, #64]
  40de10:	b	40de14 <printf@plt+0xc694>
  40de14:	ldr	x0, [sp, #72]
  40de18:	ldr	x1, [sp, #64]
  40de1c:	bl	409054 <printf@plt+0x78d4>
  40de20:	b	40de24 <printf@plt+0xc6a4>
  40de24:	ldr	x8, [sp, #72]
  40de28:	stur	x8, [x29, #-56]
  40de2c:	b	40dec8 <printf@plt+0xc748>
  40de30:	stur	x0, [x29, #-64]
  40de34:	stur	w1, [x29, #-68]
  40de38:	ldr	x0, [sp, #72]
  40de3c:	bl	419194 <_ZdlPv@@Base>
  40de40:	b	40e0a4 <printf@plt+0xc924>
  40de44:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40de48:	add	x0, x0, #0x668
  40de4c:	ldur	x1, [x29, #-128]
  40de50:	ldur	x2, [x29, #-128]
  40de54:	ldur	x3, [x29, #-128]
  40de58:	bl	404fcc <printf@plt+0x384c>
  40de5c:	mov	x0, #0x18                  	// #24
  40de60:	bl	4190bc <_Znwm@@Base>
  40de64:	ldur	x8, [x29, #-40]
  40de68:	mov	x9, #0xfffffffffffffffe    	// #-2
  40de6c:	add	x8, x8, x9
  40de70:	str	x0, [sp, #56]
  40de74:	mov	x0, x8
  40de78:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  40de7c:	str	x0, [sp, #48]
  40de80:	b	40de84 <printf@plt+0xc704>
  40de84:	ldr	x0, [sp, #56]
  40de88:	ldr	x1, [sp, #48]
  40de8c:	bl	409054 <printf@plt+0x78d4>
  40de90:	b	40de94 <printf@plt+0xc714>
  40de94:	ldr	x8, [sp, #56]
  40de98:	stur	x8, [x29, #-56]
  40de9c:	ldur	x0, [x29, #-40]
  40dea0:	mov	w9, wzr
  40dea4:	mov	w1, w9
  40dea8:	bl	401520 <strchr@plt>
  40deac:	stur	x0, [x29, #-40]
  40deb0:	b	40dec8 <printf@plt+0xc748>
  40deb4:	stur	x0, [x29, #-64]
  40deb8:	stur	w1, [x29, #-68]
  40debc:	ldr	x0, [sp, #56]
  40dec0:	bl	419194 <_ZdlPv@@Base>
  40dec4:	b	40e0a4 <printf@plt+0xc924>
  40dec8:	b	40df0c <printf@plt+0xc78c>
  40decc:	mov	x0, #0x18                  	// #24
  40ded0:	bl	4190bc <_Znwm@@Base>
  40ded4:	ldurb	w1, [x29, #-41]
  40ded8:	str	x0, [sp, #40]
  40dedc:	adrp	x8, 40c000 <printf@plt+0xa880>
  40dee0:	add	x8, x8, #0xd0c
  40dee4:	blr	x8
  40dee8:	b	40deec <printf@plt+0xc76c>
  40deec:	ldr	x8, [sp, #40]
  40def0:	stur	x8, [x29, #-56]
  40def4:	b	40df0c <printf@plt+0xc78c>
  40def8:	stur	x0, [x29, #-64]
  40defc:	stur	w1, [x29, #-68]
  40df00:	ldr	x0, [sp, #40]
  40df04:	bl	419194 <_ZdlPv@@Base>
  40df08:	b	40e0a4 <printf@plt+0xc924>
  40df0c:	ldur	x8, [x29, #-40]
  40df10:	ldrb	w9, [x8]
  40df14:	cmp	w9, #0x27
  40df18:	b.ne	40dfac <printf@plt+0xc82c>  // b.any
  40df1c:	ldur	x8, [x29, #-56]
  40df20:	cbnz	x8, 40df60 <printf@plt+0xc7e0>
  40df24:	mov	x0, #0x18                  	// #24
  40df28:	bl	4190bc <_Znwm@@Base>
  40df2c:	str	x0, [sp, #32]
  40df30:	mov	x8, xzr
  40df34:	mov	x1, x8
  40df38:	bl	409054 <printf@plt+0x78d4>
  40df3c:	b	40df40 <printf@plt+0xc7c0>
  40df40:	ldr	x8, [sp, #32]
  40df44:	stur	x8, [x29, #-56]
  40df48:	b	40df60 <printf@plt+0xc7e0>
  40df4c:	stur	x0, [x29, #-64]
  40df50:	stur	w1, [x29, #-68]
  40df54:	ldr	x0, [sp, #32]
  40df58:	bl	419194 <_ZdlPv@@Base>
  40df5c:	b	40e0a4 <printf@plt+0xc924>
  40df60:	mov	x0, #0x20                  	// #32
  40df64:	bl	4190bc <_Znwm@@Base>
  40df68:	ldur	x1, [x29, #-56]
  40df6c:	str	x0, [sp, #24]
  40df70:	adrp	x8, 40e000 <printf@plt+0xc880>
  40df74:	add	x8, x8, #0x110
  40df78:	blr	x8
  40df7c:	b	40df80 <printf@plt+0xc800>
  40df80:	ldr	x8, [sp, #24]
  40df84:	stur	x8, [x29, #-56]
  40df88:	ldur	x9, [x29, #-40]
  40df8c:	add	x9, x9, #0x1
  40df90:	stur	x9, [x29, #-40]
  40df94:	b	40df0c <printf@plt+0xc78c>
  40df98:	stur	x0, [x29, #-64]
  40df9c:	stur	w1, [x29, #-68]
  40dfa0:	ldr	x0, [sp, #24]
  40dfa4:	bl	419194 <_ZdlPv@@Base>
  40dfa8:	b	40e0a4 <printf@plt+0xc924>
  40dfac:	ldur	x8, [x29, #-56]
  40dfb0:	cbz	x8, 40e020 <printf@plt+0xc8a0>
  40dfb4:	ldur	x8, [x29, #-24]
  40dfb8:	cbz	x8, 40dfcc <printf@plt+0xc84c>
  40dfbc:	ldur	x0, [x29, #-24]
  40dfc0:	ldur	x1, [x29, #-56]
  40dfc4:	bl	40a2f4 <printf@plt+0x8b74>
  40dfc8:	b	40e020 <printf@plt+0xc8a0>
  40dfcc:	ldur	x8, [x29, #-32]
  40dfd0:	cbz	x8, 40e018 <printf@plt+0xc898>
  40dfd4:	mov	x0, #0x38                  	// #56
  40dfd8:	bl	4190bc <_Znwm@@Base>
  40dfdc:	ldur	x1, [x29, #-32]
  40dfe0:	str	x0, [sp, #16]
  40dfe4:	bl	40a3ec <printf@plt+0x8c6c>
  40dfe8:	b	40dfec <printf@plt+0xc86c>
  40dfec:	ldr	x8, [sp, #16]
  40dff0:	stur	x8, [x29, #-24]
  40dff4:	ldur	x0, [x29, #-24]
  40dff8:	ldur	x1, [x29, #-56]
  40dffc:	bl	40a2f4 <printf@plt+0x8b74>
  40e000:	b	40e020 <printf@plt+0xc8a0>
  40e004:	stur	x0, [x29, #-64]
  40e008:	stur	w1, [x29, #-68]
  40e00c:	ldr	x0, [sp, #16]
  40e010:	bl	419194 <_ZdlPv@@Base>
  40e014:	b	40e0a4 <printf@plt+0xc924>
  40e018:	ldur	x8, [x29, #-56]
  40e01c:	stur	x8, [x29, #-32]
  40e020:	b	40d750 <printf@plt+0xbfd0>
  40e024:	ldur	x0, [x29, #-16]
  40e028:	bl	401510 <free@plt>
  40e02c:	ldur	x8, [x29, #-24]
  40e030:	cbz	x8, 40e040 <printf@plt+0xc8c0>
  40e034:	ldur	x8, [x29, #-24]
  40e038:	stur	x8, [x29, #-8]
  40e03c:	b	40e090 <printf@plt+0xc910>
  40e040:	ldur	x8, [x29, #-32]
  40e044:	cbz	x8, 40e054 <printf@plt+0xc8d4>
  40e048:	ldur	x8, [x29, #-32]
  40e04c:	stur	x8, [x29, #-8]
  40e050:	b	40e090 <printf@plt+0xc910>
  40e054:	mov	x0, #0x18                  	// #24
  40e058:	bl	4190bc <_Znwm@@Base>
  40e05c:	str	x0, [sp, #8]
  40e060:	mov	x8, xzr
  40e064:	mov	x1, x8
  40e068:	bl	409054 <printf@plt+0x78d4>
  40e06c:	b	40e070 <printf@plt+0xc8f0>
  40e070:	ldr	x8, [sp, #8]
  40e074:	stur	x8, [x29, #-8]
  40e078:	b	40e090 <printf@plt+0xc910>
  40e07c:	stur	x0, [x29, #-64]
  40e080:	stur	w1, [x29, #-68]
  40e084:	ldr	x0, [sp, #8]
  40e088:	bl	419194 <_ZdlPv@@Base>
  40e08c:	b	40e0a4 <printf@plt+0xc924>
  40e090:	ldur	x0, [x29, #-8]
  40e094:	ldr	x28, [sp, #384]
  40e098:	ldp	x29, x30, [sp, #368]
  40e09c:	add	sp, sp, #0x190
  40e0a0:	ret
  40e0a4:	ldur	x0, [x29, #-64]
  40e0a8:	bl	401720 <_Unwind_Resume@plt>
  40e0ac:	sub	sp, sp, #0x40
  40e0b0:	stp	x29, x30, [sp, #48]
  40e0b4:	add	x29, sp, #0x30
  40e0b8:	mov	x8, #0x20                  	// #32
  40e0bc:	adrp	x9, 40e000 <printf@plt+0xc880>
  40e0c0:	add	x9, x9, #0x110
  40e0c4:	stur	x0, [x29, #-8]
  40e0c8:	mov	x0, x8
  40e0cc:	str	x9, [sp, #16]
  40e0d0:	bl	4190bc <_Znwm@@Base>
  40e0d4:	ldur	x1, [x29, #-8]
  40e0d8:	str	x0, [sp, #8]
  40e0dc:	ldr	x8, [sp, #16]
  40e0e0:	blr	x8
  40e0e4:	b	40e0e8 <printf@plt+0xc968>
  40e0e8:	ldr	x0, [sp, #8]
  40e0ec:	ldp	x29, x30, [sp, #48]
  40e0f0:	add	sp, sp, #0x40
  40e0f4:	ret
  40e0f8:	stur	x0, [x29, #-16]
  40e0fc:	stur	w1, [x29, #-20]
  40e100:	ldr	x0, [sp, #8]
  40e104:	bl	419194 <_ZdlPv@@Base>
  40e108:	ldur	x0, [x29, #-16]
  40e10c:	bl	401720 <_Unwind_Resume@plt>
  40e110:	sub	sp, sp, #0x50
  40e114:	stp	x29, x30, [sp, #64]
  40e118:	add	x29, sp, #0x40
  40e11c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40e120:	add	x8, x8, #0x938
  40e124:	add	x8, x8, #0x10
  40e128:	mov	x9, #0x18                  	// #24
  40e12c:	stur	x0, [x29, #-8]
  40e130:	stur	x1, [x29, #-16]
  40e134:	ldur	x10, [x29, #-8]
  40e138:	ldur	x1, [x29, #-16]
  40e13c:	mov	x0, x10
  40e140:	str	x8, [sp, #24]
  40e144:	str	x9, [sp, #16]
  40e148:	str	x10, [sp, #8]
  40e14c:	bl	408c94 <printf@plt+0x7514>
  40e150:	ldr	x8, [sp, #24]
  40e154:	ldr	x9, [sp, #8]
  40e158:	str	x8, [x9]
  40e15c:	ldr	x0, [sp, #16]
  40e160:	bl	4190bc <_Znwm@@Base>
  40e164:	str	x0, [sp]
  40e168:	b	40e16c <printf@plt+0xc9ec>
  40e16c:	ldr	x0, [sp]
  40e170:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x3e40>
  40e174:	add	x1, x1, #0xc9c
  40e178:	adrp	x8, 40d000 <printf@plt+0xb880>
  40e17c:	add	x8, x8, #0x18c
  40e180:	blr	x8
  40e184:	b	40e188 <printf@plt+0xca08>
  40e188:	ldr	x8, [sp]
  40e18c:	ldr	x9, [sp, #8]
  40e190:	str	x8, [x9, #24]
  40e194:	ldp	x29, x30, [sp, #64]
  40e198:	add	sp, sp, #0x50
  40e19c:	ret
  40e1a0:	stur	x0, [x29, #-24]
  40e1a4:	stur	w1, [x29, #-28]
  40e1a8:	b	40e1bc <printf@plt+0xca3c>
  40e1ac:	stur	x0, [x29, #-24]
  40e1b0:	stur	w1, [x29, #-28]
  40e1b4:	ldr	x0, [sp]
  40e1b8:	bl	419194 <_ZdlPv@@Base>
  40e1bc:	ldr	x0, [sp, #8]
  40e1c0:	bl	408cf4 <printf@plt+0x7574>
  40e1c4:	ldur	x0, [x29, #-24]
  40e1c8:	bl	401720 <_Unwind_Resume@plt>
  40e1cc:	sub	sp, sp, #0x30
  40e1d0:	stp	x29, x30, [sp, #32]
  40e1d4:	add	x29, sp, #0x20
  40e1d8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40e1dc:	add	x8, x8, #0x938
  40e1e0:	add	x8, x8, #0x10
  40e1e4:	stur	x0, [x29, #-8]
  40e1e8:	ldur	x9, [x29, #-8]
  40e1ec:	str	x8, [x9]
  40e1f0:	ldr	x8, [x9, #24]
  40e1f4:	str	x9, [sp, #16]
  40e1f8:	str	x8, [sp, #8]
  40e1fc:	cbz	x8, 40e214 <printf@plt+0xca94>
  40e200:	ldr	x8, [sp, #8]
  40e204:	ldr	x9, [x8]
  40e208:	ldr	x9, [x9, #16]
  40e20c:	mov	x0, x8
  40e210:	blr	x9
  40e214:	ldr	x0, [sp, #16]
  40e218:	bl	408cf4 <printf@plt+0x7574>
  40e21c:	ldp	x29, x30, [sp, #32]
  40e220:	add	sp, sp, #0x30
  40e224:	ret
  40e228:	sub	sp, sp, #0x20
  40e22c:	stp	x29, x30, [sp, #16]
  40e230:	add	x29, sp, #0x10
  40e234:	adrp	x8, 40e000 <printf@plt+0xc880>
  40e238:	add	x8, x8, #0x1cc
  40e23c:	str	x0, [sp, #8]
  40e240:	ldr	x9, [sp, #8]
  40e244:	mov	x0, x9
  40e248:	str	x9, [sp]
  40e24c:	blr	x8
  40e250:	ldr	x0, [sp]
  40e254:	bl	419194 <_ZdlPv@@Base>
  40e258:	ldp	x29, x30, [sp, #16]
  40e25c:	add	sp, sp, #0x20
  40e260:	ret
  40e264:	sub	sp, sp, #0x40
  40e268:	stp	x29, x30, [sp, #48]
  40e26c:	add	x29, sp, #0x30
  40e270:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e274:	add	x8, x8, #0x5e6
  40e278:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e27c:	add	x9, x9, #0x603
  40e280:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e284:	add	x10, x10, #0x620
  40e288:	stur	x0, [x29, #-8]
  40e28c:	stur	w1, [x29, #-12]
  40e290:	ldur	x11, [x29, #-8]
  40e294:	ldr	x12, [x11, #16]
  40e298:	ldur	w1, [x29, #-12]
  40e29c:	ldr	x13, [x12]
  40e2a0:	ldr	x13, [x13, #24]
  40e2a4:	mov	x0, x12
  40e2a8:	str	x8, [sp, #24]
  40e2ac:	str	x9, [sp, #16]
  40e2b0:	str	x10, [sp, #8]
  40e2b4:	str	x11, [sp]
  40e2b8:	blr	x13
  40e2bc:	stur	w0, [x29, #-16]
  40e2c0:	ldr	x8, [sp]
  40e2c4:	ldr	x9, [x8, #24]
  40e2c8:	ldur	w1, [x29, #-12]
  40e2cc:	ldr	x10, [x9]
  40e2d0:	ldr	x10, [x10, #24]
  40e2d4:	mov	x0, x9
  40e2d8:	blr	x10
  40e2dc:	ldr	x8, [sp]
  40e2e0:	ldr	w1, [x8, #12]
  40e2e4:	ldr	x9, [x8, #16]
  40e2e8:	ldr	w2, [x9, #12]
  40e2ec:	ldr	x9, [x8, #24]
  40e2f0:	ldr	w3, [x9, #12]
  40e2f4:	ldr	x9, [sp, #24]
  40e2f8:	mov	x0, x9
  40e2fc:	bl	401780 <printf@plt>
  40e300:	ldr	x8, [sp]
  40e304:	ldr	w1, [x8, #12]
  40e308:	ldr	x9, [x8, #16]
  40e30c:	ldr	w2, [x9, #12]
  40e310:	ldr	x9, [x8, #24]
  40e314:	ldr	w3, [x9, #12]
  40e318:	ldr	x9, [sp, #16]
  40e31c:	mov	x0, x9
  40e320:	bl	401780 <printf@plt>
  40e324:	ldr	x8, [sp]
  40e328:	ldr	w1, [x8, #12]
  40e32c:	ldr	x9, [x8, #16]
  40e330:	ldr	w2, [x9, #12]
  40e334:	ldr	x9, [x8, #24]
  40e338:	ldr	w3, [x9, #12]
  40e33c:	ldr	x9, [sp, #8]
  40e340:	mov	x0, x9
  40e344:	bl	401780 <printf@plt>
  40e348:	ldur	w14, [x29, #-16]
  40e34c:	mov	w0, w14
  40e350:	ldp	x29, x30, [sp, #48]
  40e354:	add	sp, sp, #0x40
  40e358:	ret
  40e35c:	sub	sp, sp, #0x30
  40e360:	stp	x29, x30, [sp, #32]
  40e364:	add	x29, sp, #0x20
  40e368:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e36c:	add	x8, x8, #0x63d
  40e370:	stur	x0, [x29, #-8]
  40e374:	ldur	x9, [x29, #-8]
  40e378:	ldr	x10, [x9, #16]
  40e37c:	ldr	x11, [x10]
  40e380:	ldr	x11, [x11, #32]
  40e384:	mov	x0, x10
  40e388:	str	x8, [sp, #16]
  40e38c:	str	x9, [sp, #8]
  40e390:	blr	x11
  40e394:	ldr	x8, [sp, #8]
  40e398:	ldr	w1, [x8, #12]
  40e39c:	ldr	x9, [x8, #24]
  40e3a0:	ldr	w2, [x9, #12]
  40e3a4:	ldr	x9, [x8, #16]
  40e3a8:	ldr	w3, [x9, #12]
  40e3ac:	ldr	x0, [sp, #16]
  40e3b0:	bl	401780 <printf@plt>
  40e3b4:	ldp	x29, x30, [sp, #32]
  40e3b8:	add	sp, sp, #0x30
  40e3bc:	ret
  40e3c0:	sub	sp, sp, #0x20
  40e3c4:	stp	x29, x30, [sp, #16]
  40e3c8:	add	x29, sp, #0x10
  40e3cc:	str	x0, [sp, #8]
  40e3d0:	ldr	x8, [sp, #8]
  40e3d4:	ldr	x9, [x8, #16]
  40e3d8:	ldr	x10, [x9]
  40e3dc:	ldr	x10, [x10, #48]
  40e3e0:	mov	x0, x9
  40e3e4:	str	x8, [sp]
  40e3e8:	blr	x10
  40e3ec:	ldr	x8, [sp]
  40e3f0:	ldr	x9, [x8, #24]
  40e3f4:	ldr	x10, [x9]
  40e3f8:	ldr	x10, [x10, #48]
  40e3fc:	mov	x0, x9
  40e400:	blr	x10
  40e404:	ldp	x29, x30, [sp, #16]
  40e408:	add	sp, sp, #0x20
  40e40c:	ret
  40e410:	sub	sp, sp, #0x30
  40e414:	stp	x29, x30, [sp, #32]
  40e418:	add	x29, sp, #0x20
  40e41c:	stur	x0, [x29, #-8]
  40e420:	stur	w1, [x29, #-12]
  40e424:	str	w2, [sp, #16]
  40e428:	ldur	x8, [x29, #-8]
  40e42c:	ldr	x9, [x8, #16]
  40e430:	ldur	w1, [x29, #-12]
  40e434:	ldr	w2, [sp, #16]
  40e438:	ldr	x10, [x9]
  40e43c:	ldr	x10, [x10, #96]
  40e440:	mov	x0, x9
  40e444:	str	x8, [sp, #8]
  40e448:	blr	x10
  40e44c:	ldr	x8, [sp, #8]
  40e450:	ldr	x9, [x8, #24]
  40e454:	ldur	w1, [x29, #-12]
  40e458:	ldr	w2, [sp, #16]
  40e45c:	ldr	x10, [x9]
  40e460:	ldr	x10, [x10, #96]
  40e464:	mov	x0, x9
  40e468:	blr	x10
  40e46c:	ldp	x29, x30, [sp, #32]
  40e470:	add	sp, sp, #0x30
  40e474:	ret
  40e478:	sub	sp, sp, #0x30
  40e47c:	stp	x29, x30, [sp, #32]
  40e480:	add	x29, sp, #0x20
  40e484:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e488:	add	x8, x8, #0xa10
  40e48c:	mov	w9, #0x27                  	// #39
  40e490:	stur	x0, [x29, #-8]
  40e494:	ldur	x10, [x29, #-8]
  40e498:	ldr	x10, [x10, #16]
  40e49c:	ldr	x11, [x10]
  40e4a0:	ldr	x11, [x11]
  40e4a4:	mov	x0, x10
  40e4a8:	str	x8, [sp, #16]
  40e4ac:	str	w9, [sp, #12]
  40e4b0:	blr	x11
  40e4b4:	ldr	x8, [sp, #16]
  40e4b8:	ldr	x1, [x8]
  40e4bc:	ldr	w0, [sp, #12]
  40e4c0:	bl	4014b0 <putc@plt>
  40e4c4:	ldp	x29, x30, [sp, #32]
  40e4c8:	add	sp, sp, #0x30
  40e4cc:	ret
  40e4d0:	sub	sp, sp, #0x10
  40e4d4:	str	x0, [sp, #8]
  40e4d8:	strb	w1, [sp, #7]
  40e4dc:	ldr	x8, [sp, #8]
  40e4e0:	ldrb	w9, [sp, #7]
  40e4e4:	mov	w10, w9
  40e4e8:	ldrb	w0, [x8, x10]
  40e4ec:	add	sp, sp, #0x10
  40e4f0:	ret
  40e4f4:	sub	sp, sp, #0x20
  40e4f8:	stp	x29, x30, [sp, #16]
  40e4fc:	add	x29, sp, #0x10
  40e500:	str	x0, [sp, #8]
  40e504:	ldr	x0, [sp, #8]
  40e508:	bl	409658 <printf@plt+0x7ed8>
  40e50c:	ldp	x29, x30, [sp, #16]
  40e510:	add	sp, sp, #0x20
  40e514:	ret
  40e518:	sub	sp, sp, #0x20
  40e51c:	stp	x29, x30, [sp, #16]
  40e520:	add	x29, sp, #0x10
  40e524:	str	x0, [sp, #8]
  40e528:	ldr	x8, [sp, #8]
  40e52c:	mov	x0, x8
  40e530:	str	x8, [sp]
  40e534:	bl	40e4f4 <printf@plt+0xcd74>
  40e538:	ldr	x0, [sp]
  40e53c:	bl	419194 <_ZdlPv@@Base>
  40e540:	ldp	x29, x30, [sp, #16]
  40e544:	add	sp, sp, #0x20
  40e548:	ret
  40e54c:	sub	sp, sp, #0x60
  40e550:	stp	x29, x30, [sp, #80]
  40e554:	add	x29, sp, #0x50
  40e558:	stur	x0, [x29, #-16]
  40e55c:	stur	x1, [x29, #-24]
  40e560:	stur	x2, [x29, #-32]
  40e564:	ldur	x8, [x29, #-16]
  40e568:	ldr	x9, [x8]
  40e56c:	ldr	x9, [x9, #56]
  40e570:	mov	x0, x8
  40e574:	blr	x9
  40e578:	str	x0, [sp, #40]
  40e57c:	ldr	x8, [sp, #40]
  40e580:	cbz	x8, 40e5f8 <printf@plt+0xce78>
  40e584:	ldr	x8, [sp, #40]
  40e588:	mov	x9, #0x8                   	// #8
  40e58c:	ldr	x8, [x8, #32]
  40e590:	ldr	x10, [sp, #40]
  40e594:	ldr	w11, [x10, #40]
  40e598:	subs	w11, w11, #0x1
  40e59c:	mov	w0, w11
  40e5a0:	sxtw	x10, w0
  40e5a4:	mul	x10, x9, x10
  40e5a8:	add	x8, x8, x10
  40e5ac:	ldr	x0, [x8]
  40e5b0:	ldur	x1, [x29, #-24]
  40e5b4:	ldur	x2, [x29, #-32]
  40e5b8:	str	x9, [sp, #16]
  40e5bc:	bl	40e54c <printf@plt+0xcdcc>
  40e5c0:	ldr	x8, [sp, #40]
  40e5c4:	ldr	x8, [x8, #32]
  40e5c8:	ldr	x9, [sp, #40]
  40e5cc:	ldr	w11, [x9, #40]
  40e5d0:	subs	w11, w11, #0x1
  40e5d4:	mov	w1, w11
  40e5d8:	sxtw	x9, w1
  40e5dc:	ldr	x10, [sp, #16]
  40e5e0:	mul	x9, x10, x9
  40e5e4:	add	x8, x8, x9
  40e5e8:	str	x0, [x8]
  40e5ec:	ldr	x8, [sp, #40]
  40e5f0:	stur	x8, [x29, #-8]
  40e5f4:	b	40e640 <printf@plt+0xcec0>
  40e5f8:	mov	x0, #0x28                  	// #40
  40e5fc:	bl	4190bc <_Znwm@@Base>
  40e600:	ldur	x1, [x29, #-16]
  40e604:	ldur	x2, [x29, #-24]
  40e608:	ldur	x3, [x29, #-32]
  40e60c:	str	x0, [sp, #8]
  40e610:	adrp	x8, 40e000 <printf@plt+0xc880>
  40e614:	add	x8, x8, #0x658
  40e618:	blr	x8
  40e61c:	b	40e620 <printf@plt+0xcea0>
  40e620:	ldr	x8, [sp, #8]
  40e624:	stur	x8, [x29, #-8]
  40e628:	b	40e640 <printf@plt+0xcec0>
  40e62c:	str	x0, [sp, #32]
  40e630:	str	w1, [sp, #28]
  40e634:	ldr	x0, [sp, #8]
  40e638:	bl	419194 <_ZdlPv@@Base>
  40e63c:	b	40e650 <printf@plt+0xced0>
  40e640:	ldur	x0, [x29, #-8]
  40e644:	ldp	x29, x30, [sp, #80]
  40e648:	add	sp, sp, #0x60
  40e64c:	ret
  40e650:	ldr	x0, [sp, #32]
  40e654:	bl	401720 <_Unwind_Resume@plt>
  40e658:	sub	sp, sp, #0x40
  40e65c:	stp	x29, x30, [sp, #48]
  40e660:	add	x29, sp, #0x30
  40e664:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e668:	add	x8, x8, #0x678
  40e66c:	add	x8, x8, #0x10
  40e670:	stur	x0, [x29, #-8]
  40e674:	stur	x1, [x29, #-16]
  40e678:	str	x2, [sp, #24]
  40e67c:	str	x3, [sp, #16]
  40e680:	ldur	x9, [x29, #-8]
  40e684:	ldur	x1, [x29, #-16]
  40e688:	mov	x0, x9
  40e68c:	str	x8, [sp, #8]
  40e690:	str	x9, [sp]
  40e694:	bl	408c94 <printf@plt+0x7514>
  40e698:	ldr	x8, [sp, #8]
  40e69c:	ldr	x9, [sp]
  40e6a0:	str	x8, [x9]
  40e6a4:	ldr	x10, [sp, #24]
  40e6a8:	str	x10, [x9, #24]
  40e6ac:	ldr	x10, [sp, #16]
  40e6b0:	str	x10, [x9, #32]
  40e6b4:	ldp	x29, x30, [sp, #48]
  40e6b8:	add	sp, sp, #0x40
  40e6bc:	ret
  40e6c0:	sub	sp, sp, #0x30
  40e6c4:	stp	x29, x30, [sp, #32]
  40e6c8:	add	x29, sp, #0x20
  40e6cc:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e6d0:	add	x8, x8, #0x678
  40e6d4:	add	x8, x8, #0x10
  40e6d8:	stur	x0, [x29, #-8]
  40e6dc:	ldur	x9, [x29, #-8]
  40e6e0:	str	x8, [x9]
  40e6e4:	ldr	x8, [x9, #24]
  40e6e8:	str	x9, [sp, #16]
  40e6ec:	str	x8, [sp, #8]
  40e6f0:	cbz	x8, 40e708 <printf@plt+0xcf88>
  40e6f4:	ldr	x8, [sp, #8]
  40e6f8:	ldr	x9, [x8]
  40e6fc:	ldr	x9, [x9, #16]
  40e700:	mov	x0, x8
  40e704:	blr	x9
  40e708:	ldr	x8, [sp, #16]
  40e70c:	ldr	x9, [x8, #32]
  40e710:	str	x9, [sp]
  40e714:	cbz	x9, 40e72c <printf@plt+0xcfac>
  40e718:	ldr	x8, [sp]
  40e71c:	ldr	x9, [x8]
  40e720:	ldr	x9, [x9, #16]
  40e724:	mov	x0, x8
  40e728:	blr	x9
  40e72c:	ldr	x0, [sp, #16]
  40e730:	bl	408cf4 <printf@plt+0x7574>
  40e734:	ldp	x29, x30, [sp, #32]
  40e738:	add	sp, sp, #0x30
  40e73c:	ret
  40e740:	sub	sp, sp, #0x20
  40e744:	stp	x29, x30, [sp, #16]
  40e748:	add	x29, sp, #0x10
  40e74c:	adrp	x8, 40e000 <printf@plt+0xc880>
  40e750:	add	x8, x8, #0x6c0
  40e754:	str	x0, [sp, #8]
  40e758:	ldr	x9, [sp, #8]
  40e75c:	mov	x0, x9
  40e760:	str	x9, [sp]
  40e764:	blr	x8
  40e768:	ldr	x0, [sp]
  40e76c:	bl	419194 <_ZdlPv@@Base>
  40e770:	ldp	x29, x30, [sp, #16]
  40e774:	add	sp, sp, #0x20
  40e778:	ret
  40e77c:	sub	sp, sp, #0x20
  40e780:	stp	x29, x30, [sp, #16]
  40e784:	add	x29, sp, #0x10
  40e788:	str	x0, [sp, #8]
  40e78c:	ldr	x8, [sp, #8]
  40e790:	ldr	x8, [x8, #16]
  40e794:	ldr	x9, [x8]
  40e798:	ldr	x9, [x9, #80]
  40e79c:	mov	x0, x8
  40e7a0:	blr	x9
  40e7a4:	ldp	x29, x30, [sp, #16]
  40e7a8:	add	sp, sp, #0x20
  40e7ac:	ret
  40e7b0:	sub	sp, sp, #0x70
  40e7b4:	stp	x29, x30, [sp, #96]
  40e7b8:	add	x29, sp, #0x60
  40e7bc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  40e7c0:	add	x8, x8, #0xff8
  40e7c4:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40e7c8:	add	x9, x9, #0xea0
  40e7cc:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x5e40>
  40e7d0:	add	x10, x10, #0x46b
  40e7d4:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  40e7d8:	add	x11, x11, #0xe5c
  40e7dc:	stur	x0, [x29, #-8]
  40e7e0:	stur	w1, [x29, #-12]
  40e7e4:	ldur	x12, [x29, #-8]
  40e7e8:	ldr	x13, [x12, #16]
  40e7ec:	ldur	w1, [x29, #-12]
  40e7f0:	ldr	x14, [x13]
  40e7f4:	ldr	x14, [x14, #24]
  40e7f8:	mov	x0, x13
  40e7fc:	stur	x8, [x29, #-32]
  40e800:	stur	x9, [x29, #-40]
  40e804:	str	x10, [sp, #48]
  40e808:	str	x11, [sp, #40]
  40e80c:	str	x12, [sp, #32]
  40e810:	blr	x14
  40e814:	stur	w0, [x29, #-16]
  40e818:	ldr	x8, [sp, #32]
  40e81c:	ldr	x9, [x8, #16]
  40e820:	ldr	x10, [x9]
  40e824:	ldr	x10, [x10, #32]
  40e828:	mov	x0, x9
  40e82c:	blr	x10
  40e830:	ldr	x8, [sp, #32]
  40e834:	ldr	w1, [x8, #12]
  40e838:	ldur	x0, [x29, #-32]
  40e83c:	bl	401780 <printf@plt>
  40e840:	ldur	w15, [x29, #-12]
  40e844:	cmp	w15, #0x1
  40e848:	b.gt	40e85c <printf@plt+0xd0dc>
  40e84c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e850:	add	x8, x8, #0xa2c
  40e854:	ldr	w9, [x8]
  40e858:	cbnz	w9, 40e860 <printf@plt+0xd0e0>
  40e85c:	bl	4082dc <printf@plt+0x6b5c>
  40e860:	ldr	x8, [sp, #32]
  40e864:	ldr	w1, [x8, #12]
  40e868:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40e86c:	add	x0, x0, #0xa
  40e870:	bl	401780 <printf@plt>
  40e874:	ldr	x8, [sp, #32]
  40e878:	ldr	x9, [x8, #24]
  40e87c:	cbz	x9, 40e8b4 <printf@plt+0xd134>
  40e880:	ldr	x8, [sp, #32]
  40e884:	ldr	x9, [x8, #24]
  40e888:	ldur	w0, [x29, #-12]
  40e88c:	str	x9, [sp, #24]
  40e890:	bl	407d24 <printf@plt+0x65a4>
  40e894:	bl	407d60 <printf@plt+0x65e0>
  40e898:	ldr	x8, [sp, #24]
  40e89c:	ldr	x9, [x8]
  40e8a0:	ldr	x9, [x9, #24]
  40e8a4:	str	w0, [sp, #20]
  40e8a8:	mov	x0, x8
  40e8ac:	ldr	w1, [sp, #20]
  40e8b0:	blr	x9
  40e8b4:	ldr	x8, [sp, #32]
  40e8b8:	ldr	x9, [x8, #32]
  40e8bc:	cbz	x9, 40e8f0 <printf@plt+0xd170>
  40e8c0:	ldr	x8, [sp, #32]
  40e8c4:	ldr	x9, [x8, #32]
  40e8c8:	ldur	w0, [x29, #-12]
  40e8cc:	str	x9, [sp, #8]
  40e8d0:	bl	407d24 <printf@plt+0x65a4>
  40e8d4:	ldr	x8, [sp, #8]
  40e8d8:	ldr	x9, [x8]
  40e8dc:	ldr	x9, [x9, #24]
  40e8e0:	str	w0, [sp, #4]
  40e8e4:	mov	x0, x8
  40e8e8:	ldr	w1, [sp, #4]
  40e8ec:	blr	x9
  40e8f0:	ldr	x8, [sp, #32]
  40e8f4:	ldr	x9, [x8, #16]
  40e8f8:	ldr	x10, [x9]
  40e8fc:	ldr	x10, [x10, #72]
  40e900:	mov	x0, x9
  40e904:	blr	x10
  40e908:	cbz	w0, 40e93c <printf@plt+0xd1bc>
  40e90c:	ldr	x8, [sp, #32]
  40e910:	ldr	w1, [x8, #12]
  40e914:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e918:	add	x0, x0, #0x728
  40e91c:	bl	401780 <printf@plt>
  40e920:	ldr	x8, [sp, #32]
  40e924:	ldr	w1, [x8, #12]
  40e928:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e92c:	add	x9, x9, #0x734
  40e930:	mov	x0, x9
  40e934:	bl	401780 <printf@plt>
  40e938:	b	40e990 <printf@plt+0xd210>
  40e93c:	ldr	x8, [sp, #32]
  40e940:	ldr	w1, [x8, #12]
  40e944:	ldr	x9, [x8, #16]
  40e948:	ldr	w2, [x9, #12]
  40e94c:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40e950:	add	x9, x9, #0xe98
  40e954:	ldr	w3, [x9]
  40e958:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e95c:	add	x0, x0, #0x740
  40e960:	bl	401780 <printf@plt>
  40e964:	ldr	x8, [sp, #32]
  40e968:	ldr	w1, [x8, #12]
  40e96c:	ldr	x9, [x8, #16]
  40e970:	ldr	w2, [x9, #12]
  40e974:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40e978:	add	x9, x9, #0xe9c
  40e97c:	ldr	w3, [x9]
  40e980:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e984:	add	x9, x9, #0x75a
  40e988:	mov	x0, x9
  40e98c:	bl	401780 <printf@plt>
  40e990:	ldr	x8, [sp, #32]
  40e994:	ldr	w1, [x8, #12]
  40e998:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40e99c:	add	x0, x0, #0x37
  40e9a0:	bl	401780 <printf@plt>
  40e9a4:	ldr	x8, [sp, #32]
  40e9a8:	ldr	x9, [x8, #32]
  40e9ac:	cbnz	x9, 40ea0c <printf@plt+0xd28c>
  40e9b0:	ldr	x8, [sp, #32]
  40e9b4:	ldr	x9, [x8, #24]
  40e9b8:	cmp	x9, #0x0
  40e9bc:	cset	w10, ne  // ne = any
  40e9c0:	and	w0, w10, #0x1
  40e9c4:	mov	w1, #0x60                  	// #96
  40e9c8:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x4e40>
  40e9cc:	add	x2, x2, #0x771
  40e9d0:	bl	403a74 <printf@plt+0x22f4>
  40e9d4:	ldr	x8, [sp, #32]
  40e9d8:	ldr	w1, [x8, #12]
  40e9dc:	ldr	w2, [x8, #12]
  40e9e0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40e9e4:	add	x9, x9, #0xe90
  40e9e8:	ldr	w3, [x9]
  40e9ec:	ldr	x9, [x8, #24]
  40e9f0:	ldr	w4, [x9, #12]
  40e9f4:	ldur	x9, [x29, #-40]
  40e9f8:	ldr	w5, [x9]
  40e9fc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ea00:	add	x0, x0, #0x78c
  40ea04:	bl	401780 <printf@plt>
  40ea08:	b	40eb80 <printf@plt+0xd400>
  40ea0c:	ldur	w8, [x29, #-12]
  40ea10:	cmp	w8, #0x3
  40ea14:	b.ne	40ea2c <printf@plt+0xd2ac>  // b.any
  40ea18:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ea1c:	add	x8, x8, #0xe80
  40ea20:	ldr	w9, [x8]
  40ea24:	stur	w9, [x29, #-20]
  40ea28:	b	40ea5c <printf@plt+0xd2dc>
  40ea2c:	ldur	w8, [x29, #-12]
  40ea30:	and	w8, w8, #0x1
  40ea34:	cbz	w8, 40ea4c <printf@plt+0xd2cc>
  40ea38:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ea3c:	add	x8, x8, #0xe84
  40ea40:	ldr	w9, [x8]
  40ea44:	stur	w9, [x29, #-20]
  40ea48:	b	40ea5c <printf@plt+0xd2dc>
  40ea4c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40ea50:	add	x8, x8, #0xe88
  40ea54:	ldr	w9, [x8]
  40ea58:	stur	w9, [x29, #-20]
  40ea5c:	ldr	x8, [sp, #32]
  40ea60:	ldr	w1, [x8, #12]
  40ea64:	ldr	w2, [x8, #12]
  40ea68:	ldur	w3, [x29, #-20]
  40ea6c:	ldr	x9, [x8, #32]
  40ea70:	ldr	w4, [x9, #12]
  40ea74:	ldur	x9, [x29, #-40]
  40ea78:	ldr	w5, [x9]
  40ea7c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ea80:	add	x0, x0, #0x7ba
  40ea84:	bl	401780 <printf@plt>
  40ea88:	ldr	x8, [sp, #32]
  40ea8c:	ldr	x9, [x8, #24]
  40ea90:	cbz	x9, 40eb80 <printf@plt+0xd400>
  40ea94:	ldr	x8, [sp, #32]
  40ea98:	ldr	w1, [x8, #12]
  40ea9c:	ldr	w2, [x8, #12]
  40eaa0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40eaa4:	add	x9, x9, #0xe94
  40eaa8:	ldr	w3, [x9]
  40eaac:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eab0:	add	x0, x0, #0x7e6
  40eab4:	bl	401780 <printf@plt>
  40eab8:	ldr	x8, [sp, #32]
  40eabc:	ldr	x9, [x8, #32]
  40eac0:	ldr	w1, [x9, #12]
  40eac4:	ldr	w2, [x8, #12]
  40eac8:	ldr	x9, [x8, #24]
  40eacc:	ldr	w3, [x9, #12]
  40ead0:	ldr	w4, [x8, #12]
  40ead4:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  40ead8:	add	x9, x9, #0xe8c
  40eadc:	ldr	w5, [x9]
  40eae0:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eae4:	add	x9, x9, #0x7fe
  40eae8:	mov	x0, x9
  40eaec:	bl	401780 <printf@plt>
  40eaf0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eaf4:	add	x8, x8, #0x835
  40eaf8:	mov	x0, x8
  40eafc:	bl	401780 <printf@plt>
  40eb00:	ldr	x8, [sp, #32]
  40eb04:	ldr	w1, [x8, #12]
  40eb08:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eb0c:	add	x9, x9, #0x846
  40eb10:	mov	x0, x9
  40eb14:	bl	401780 <printf@plt>
  40eb18:	ldur	x8, [x29, #-40]
  40eb1c:	ldr	w1, [x8]
  40eb20:	ldr	x9, [sp, #32]
  40eb24:	ldr	w2, [x9, #12]
  40eb28:	ldr	x10, [x9, #32]
  40eb2c:	ldr	w3, [x10, #12]
  40eb30:	adrp	x10, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eb34:	add	x10, x10, #0x85b
  40eb38:	mov	x0, x10
  40eb3c:	bl	401780 <printf@plt>
  40eb40:	ldr	x8, [sp, #32]
  40eb44:	ldr	w1, [x8, #12]
  40eb48:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eb4c:	add	x9, x9, #0x885
  40eb50:	mov	x0, x9
  40eb54:	bl	401780 <printf@plt>
  40eb58:	ldr	x8, [sp, #32]
  40eb5c:	ldr	w1, [x8, #12]
  40eb60:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eb64:	add	x9, x9, #0x89a
  40eb68:	mov	x0, x9
  40eb6c:	bl	401780 <printf@plt>
  40eb70:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eb74:	add	x8, x8, #0x8af
  40eb78:	mov	x0, x8
  40eb7c:	bl	401780 <printf@plt>
  40eb80:	ldr	x8, [sp, #32]
  40eb84:	ldr	w1, [x8, #12]
  40eb88:	ldr	x9, [x8, #16]
  40eb8c:	ldr	w2, [x9, #12]
  40eb90:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40eb94:	add	x0, x0, #0x8b
  40eb98:	bl	401780 <printf@plt>
  40eb9c:	ldr	x8, [sp, #32]
  40eba0:	ldr	x9, [x8, #24]
  40eba4:	cbz	x9, 40ebe8 <printf@plt+0xd468>
  40eba8:	ldr	x8, [sp, #32]
  40ebac:	ldr	x9, [x8, #32]
  40ebb0:	cbz	x9, 40ebe8 <printf@plt+0xd468>
  40ebb4:	ldr	x8, [sp, #32]
  40ebb8:	ldr	x9, [x8, #24]
  40ebbc:	ldr	w1, [x9, #12]
  40ebc0:	ldr	x9, [x8, #16]
  40ebc4:	ldr	w2, [x9, #12]
  40ebc8:	ldr	x9, [x8, #32]
  40ebcc:	ldr	w3, [x9, #12]
  40ebd0:	ldr	x9, [sp, #40]
  40ebd4:	ldr	w4, [x9]
  40ebd8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ebdc:	add	x0, x0, #0x8b4
  40ebe0:	bl	401780 <printf@plt>
  40ebe4:	b	40ec58 <printf@plt+0xd4d8>
  40ebe8:	ldr	x8, [sp, #32]
  40ebec:	ldr	x9, [x8, #24]
  40ebf0:	cbz	x9, 40ec20 <printf@plt+0xd4a0>
  40ebf4:	ldr	x8, [sp, #32]
  40ebf8:	ldr	x9, [x8, #24]
  40ebfc:	ldr	w1, [x9, #12]
  40ec00:	ldr	x9, [x8, #16]
  40ec04:	ldr	w2, [x9, #12]
  40ec08:	ldr	x9, [sp, #40]
  40ec0c:	ldr	w3, [x9]
  40ec10:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ec14:	add	x0, x0, #0x8dd
  40ec18:	bl	401780 <printf@plt>
  40ec1c:	b	40ec58 <printf@plt+0xd4d8>
  40ec20:	ldr	x8, [sp, #32]
  40ec24:	ldr	x9, [x8, #32]
  40ec28:	cbz	x9, 40ec50 <printf@plt+0xd4d0>
  40ec2c:	ldr	x8, [sp, #32]
  40ec30:	ldr	x9, [x8, #32]
  40ec34:	ldr	w1, [x9, #12]
  40ec38:	ldr	x9, [sp, #40]
  40ec3c:	ldr	w2, [x9]
  40ec40:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ec44:	add	x0, x0, #0x8fa
  40ec48:	bl	401780 <printf@plt>
  40ec4c:	b	40ec58 <printf@plt+0xd4d8>
  40ec50:	ldr	x0, [sp, #48]
  40ec54:	bl	401780 <printf@plt>
  40ec58:	ldr	x8, [sp, #32]
  40ec5c:	ldr	w1, [x8, #12]
  40ec60:	ldr	x9, [x8, #16]
  40ec64:	ldr	w2, [x9, #12]
  40ec68:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ec6c:	add	x0, x0, #0x90e
  40ec70:	bl	401780 <printf@plt>
  40ec74:	ldr	x8, [sp, #32]
  40ec78:	ldr	x9, [x8, #32]
  40ec7c:	cbz	x9, 40ec9c <printf@plt+0xd51c>
  40ec80:	ldr	x8, [sp, #32]
  40ec84:	ldr	w1, [x8, #12]
  40ec88:	ldr	x9, [x8, #32]
  40ec8c:	ldr	w2, [x9, #12]
  40ec90:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ec94:	add	x0, x0, #0x920
  40ec98:	bl	401780 <printf@plt>
  40ec9c:	ldr	x8, [sp, #32]
  40eca0:	ldr	x9, [x8, #24]
  40eca4:	cbz	x9, 40ecc4 <printf@plt+0xd544>
  40eca8:	ldr	x8, [sp, #32]
  40ecac:	ldr	w1, [x8, #12]
  40ecb0:	ldr	x9, [x8, #24]
  40ecb4:	ldr	w2, [x9, #12]
  40ecb8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ecbc:	add	x0, x0, #0x936
  40ecc0:	bl	401780 <printf@plt>
  40ecc4:	ldr	x0, [sp, #48]
  40ecc8:	bl	401780 <printf@plt>
  40eccc:	ldr	x8, [sp, #32]
  40ecd0:	ldr	w1, [x8, #12]
  40ecd4:	ldr	x9, [x8, #16]
  40ecd8:	ldr	w2, [x9, #12]
  40ecdc:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ece0:	add	x9, x9, #0x94d
  40ece4:	mov	x0, x9
  40ece8:	bl	401780 <printf@plt>
  40ecec:	ldr	x8, [sp, #32]
  40ecf0:	ldr	x9, [x8, #24]
  40ecf4:	cbz	x9, 40ed14 <printf@plt+0xd594>
  40ecf8:	ldr	x8, [sp, #32]
  40ecfc:	ldr	w1, [x8, #12]
  40ed00:	ldr	x9, [x8, #24]
  40ed04:	ldr	w2, [x9, #12]
  40ed08:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ed0c:	add	x0, x0, #0x95f
  40ed10:	bl	401780 <printf@plt>
  40ed14:	ldr	x8, [sp, #32]
  40ed18:	ldr	x9, [x8, #32]
  40ed1c:	cbz	x9, 40ed3c <printf@plt+0xd5bc>
  40ed20:	ldr	x8, [sp, #32]
  40ed24:	ldr	w1, [x8, #12]
  40ed28:	ldr	x9, [x8, #32]
  40ed2c:	ldr	w2, [x9, #12]
  40ed30:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ed34:	add	x0, x0, #0x975
  40ed38:	bl	401780 <printf@plt>
  40ed3c:	ldr	x0, [sp, #48]
  40ed40:	bl	401780 <printf@plt>
  40ed44:	ldur	w8, [x29, #-16]
  40ed48:	mov	w0, w8
  40ed4c:	ldp	x29, x30, [sp, #96]
  40ed50:	add	sp, sp, #0x70
  40ed54:	ret
  40ed58:	sub	sp, sp, #0x20
  40ed5c:	stp	x29, x30, [sp, #16]
  40ed60:	add	x29, sp, #0x10
  40ed64:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ed68:	add	x8, x8, #0xa40
  40ed6c:	str	x0, [sp, #8]
  40ed70:	ldr	x9, [sp, #8]
  40ed74:	ldr	w10, [x8]
  40ed78:	str	x9, [sp]
  40ed7c:	cbnz	w10, 40eedc <printf@plt+0xd75c>
  40ed80:	ldr	x8, [sp]
  40ed84:	ldr	x9, [x8, #16]
  40ed88:	ldr	x10, [x9]
  40ed8c:	ldr	x10, [x10, #48]
  40ed90:	mov	x0, x9
  40ed94:	blr	x10
  40ed98:	ldr	x8, [sp]
  40ed9c:	ldr	x9, [x8, #32]
  40eda0:	cbz	x9, 40ee1c <printf@plt+0xd69c>
  40eda4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40eda8:	add	x0, x0, #0x169
  40edac:	bl	401780 <printf@plt>
  40edb0:	ldr	x8, [sp]
  40edb4:	ldr	w1, [x8, #12]
  40edb8:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40edbc:	add	x9, x9, #0x170
  40edc0:	mov	x0, x9
  40edc4:	bl	401780 <printf@plt>
  40edc8:	ldr	x8, [sp]
  40edcc:	ldr	w1, [x8, #12]
  40edd0:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40edd4:	add	x9, x9, #0x15b
  40edd8:	mov	x0, x9
  40eddc:	bl	401780 <printf@plt>
  40ede0:	ldr	x8, [sp]
  40ede4:	ldr	x9, [x8, #32]
  40ede8:	ldr	x10, [x9]
  40edec:	ldr	x10, [x10, #48]
  40edf0:	mov	x0, x9
  40edf4:	blr	x10
  40edf8:	ldr	x8, [sp]
  40edfc:	ldr	w1, [x8, #12]
  40ee00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ee04:	add	x0, x0, #0x1df
  40ee08:	bl	401780 <printf@plt>
  40ee0c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ee10:	add	x8, x8, #0x16b
  40ee14:	mov	x0, x8
  40ee18:	bl	401780 <printf@plt>
  40ee1c:	ldr	x8, [sp]
  40ee20:	ldr	x9, [x8, #24]
  40ee24:	cbz	x9, 40eebc <printf@plt+0xd73c>
  40ee28:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ee2c:	add	x0, x0, #0x169
  40ee30:	bl	401780 <printf@plt>
  40ee34:	ldr	x8, [sp]
  40ee38:	ldr	w1, [x8, #12]
  40ee3c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ee40:	add	x9, x9, #0x1a8
  40ee44:	mov	x0, x9
  40ee48:	bl	401780 <printf@plt>
  40ee4c:	ldr	x8, [sp]
  40ee50:	ldr	w1, [x8, #12]
  40ee54:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40ee58:	add	x9, x9, #0x15b
  40ee5c:	mov	x0, x9
  40ee60:	bl	401780 <printf@plt>
  40ee64:	ldr	x8, [sp]
  40ee68:	ldr	x9, [x8, #16]
  40ee6c:	ldr	w1, [x9, #12]
  40ee70:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ee74:	add	x9, x9, #0x98c
  40ee78:	mov	x0, x9
  40ee7c:	bl	401780 <printf@plt>
  40ee80:	ldr	x8, [sp]
  40ee84:	ldr	x9, [x8, #24]
  40ee88:	ldr	x10, [x9]
  40ee8c:	ldr	x10, [x10, #48]
  40ee90:	mov	x0, x9
  40ee94:	blr	x10
  40ee98:	ldr	x8, [sp]
  40ee9c:	ldr	w1, [x8, #12]
  40eea0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40eea4:	add	x0, x0, #0x1df
  40eea8:	bl	401780 <printf@plt>
  40eeac:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40eeb0:	add	x8, x8, #0x16b
  40eeb4:	mov	x0, x8
  40eeb8:	bl	401780 <printf@plt>
  40eebc:	ldr	x8, [sp]
  40eec0:	ldr	w1, [x8, #12]
  40eec4:	ldr	x9, [x8, #16]
  40eec8:	ldr	w2, [x9, #12]
  40eecc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40eed0:	add	x0, x0, #0x99b
  40eed4:	bl	401780 <printf@plt>
  40eed8:	b	40f018 <printf@plt+0xd898>
  40eedc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40eee0:	add	x8, x8, #0xa40
  40eee4:	ldr	w9, [x8]
  40eee8:	cmp	w9, #0x1
  40eeec:	b.ne	40f018 <printf@plt+0xd898>  // b.any
  40eef0:	ldr	x8, [sp]
  40eef4:	ldr	x9, [x8, #32]
  40eef8:	cbz	x9, 40ef6c <printf@plt+0xd7ec>
  40eefc:	ldr	x8, [sp]
  40ef00:	ldr	x9, [x8, #24]
  40ef04:	cbz	x9, 40ef6c <printf@plt+0xd7ec>
  40ef08:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ef0c:	add	x0, x0, #0x9b3
  40ef10:	bl	401780 <printf@plt>
  40ef14:	ldr	x8, [sp]
  40ef18:	ldr	x9, [x8, #16]
  40ef1c:	ldr	x10, [x9]
  40ef20:	ldr	x10, [x10, #48]
  40ef24:	mov	x0, x9
  40ef28:	blr	x10
  40ef2c:	ldr	x8, [sp]
  40ef30:	ldr	x9, [x8, #24]
  40ef34:	ldr	x10, [x9]
  40ef38:	ldr	x10, [x10, #48]
  40ef3c:	mov	x0, x9
  40ef40:	blr	x10
  40ef44:	ldr	x8, [sp]
  40ef48:	ldr	x9, [x8, #32]
  40ef4c:	ldr	x10, [x9]
  40ef50:	ldr	x10, [x10, #48]
  40ef54:	mov	x0, x9
  40ef58:	blr	x10
  40ef5c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ef60:	add	x0, x0, #0x9bd
  40ef64:	bl	401780 <printf@plt>
  40ef68:	b	40f018 <printf@plt+0xd898>
  40ef6c:	ldr	x8, [sp]
  40ef70:	ldr	x9, [x8, #32]
  40ef74:	cbz	x9, 40efc4 <printf@plt+0xd844>
  40ef78:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ef7c:	add	x0, x0, #0x9c8
  40ef80:	bl	401780 <printf@plt>
  40ef84:	ldr	x8, [sp]
  40ef88:	ldr	x9, [x8, #16]
  40ef8c:	ldr	x10, [x9]
  40ef90:	ldr	x10, [x10, #48]
  40ef94:	mov	x0, x9
  40ef98:	blr	x10
  40ef9c:	ldr	x8, [sp]
  40efa0:	ldr	x9, [x8, #32]
  40efa4:	ldr	x10, [x9]
  40efa8:	ldr	x10, [x10, #48]
  40efac:	mov	x0, x9
  40efb0:	blr	x10
  40efb4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40efb8:	add	x0, x0, #0x9cf
  40efbc:	bl	401780 <printf@plt>
  40efc0:	b	40f018 <printf@plt+0xd898>
  40efc4:	ldr	x8, [sp]
  40efc8:	ldr	x9, [x8, #24]
  40efcc:	cbz	x9, 40f018 <printf@plt+0xd898>
  40efd0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40efd4:	add	x0, x0, #0x9d7
  40efd8:	bl	401780 <printf@plt>
  40efdc:	ldr	x8, [sp]
  40efe0:	ldr	x9, [x8, #16]
  40efe4:	ldr	x10, [x9]
  40efe8:	ldr	x10, [x10, #48]
  40efec:	mov	x0, x9
  40eff0:	blr	x10
  40eff4:	ldr	x8, [sp]
  40eff8:	ldr	x9, [x8, #24]
  40effc:	ldr	x10, [x9]
  40f000:	ldr	x10, [x10, #48]
  40f004:	mov	x0, x9
  40f008:	blr	x10
  40f00c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f010:	add	x0, x0, #0x9de
  40f014:	bl	401780 <printf@plt>
  40f018:	ldp	x29, x30, [sp, #16]
  40f01c:	add	sp, sp, #0x20
  40f020:	ret
  40f024:	sub	sp, sp, #0x20
  40f028:	stp	x29, x30, [sp, #16]
  40f02c:	add	x29, sp, #0x10
  40f030:	str	x0, [sp, #8]
  40f034:	str	w1, [sp, #4]
  40f038:	ldr	x8, [sp, #8]
  40f03c:	ldr	x8, [x8, #16]
  40f040:	ldr	w9, [sp, #4]
  40f044:	and	w1, w9, #0xfffffffd
  40f048:	ldr	x10, [x8]
  40f04c:	ldr	x10, [x10, #104]
  40f050:	mov	x0, x8
  40f054:	blr	x10
  40f058:	ldp	x29, x30, [sp, #16]
  40f05c:	add	sp, sp, #0x20
  40f060:	ret
  40f064:	sub	sp, sp, #0x30
  40f068:	stp	x29, x30, [sp, #32]
  40f06c:	add	x29, sp, #0x20
  40f070:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f074:	add	x8, x8, #0xa10
  40f078:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40f07c:	add	x1, x1, #0xcba
  40f080:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f084:	add	x9, x9, #0x352
  40f088:	stur	x0, [x29, #-8]
  40f08c:	ldur	x10, [x29, #-8]
  40f090:	ldr	x0, [x8]
  40f094:	str	x8, [sp, #16]
  40f098:	str	x9, [sp, #8]
  40f09c:	str	x10, [sp]
  40f0a0:	bl	401490 <fprintf@plt>
  40f0a4:	ldr	x8, [sp]
  40f0a8:	ldr	x9, [x8, #16]
  40f0ac:	ldr	x10, [x9]
  40f0b0:	ldr	x10, [x10]
  40f0b4:	mov	x0, x9
  40f0b8:	blr	x10
  40f0bc:	ldr	x8, [sp, #16]
  40f0c0:	ldr	x0, [x8]
  40f0c4:	ldr	x1, [sp, #8]
  40f0c8:	bl	401490 <fprintf@plt>
  40f0cc:	ldr	x8, [sp]
  40f0d0:	ldr	x9, [x8, #24]
  40f0d4:	cbz	x9, 40f114 <printf@plt+0xd994>
  40f0d8:	ldr	x8, [sp, #16]
  40f0dc:	ldr	x0, [x8]
  40f0e0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f0e4:	add	x1, x1, #0x9e6
  40f0e8:	bl	401490 <fprintf@plt>
  40f0ec:	ldr	x8, [sp]
  40f0f0:	ldr	x9, [x8, #24]
  40f0f4:	ldr	x10, [x9]
  40f0f8:	ldr	x10, [x10]
  40f0fc:	mov	x0, x9
  40f100:	blr	x10
  40f104:	ldr	x8, [sp, #16]
  40f108:	ldr	x0, [x8]
  40f10c:	ldr	x1, [sp, #8]
  40f110:	bl	401490 <fprintf@plt>
  40f114:	ldr	x8, [sp]
  40f118:	ldr	x9, [x8, #32]
  40f11c:	cbz	x9, 40f15c <printf@plt+0xd9dc>
  40f120:	ldr	x8, [sp, #16]
  40f124:	ldr	x0, [x8]
  40f128:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f12c:	add	x1, x1, #0x9ee
  40f130:	bl	401490 <fprintf@plt>
  40f134:	ldr	x8, [sp]
  40f138:	ldr	x9, [x8, #32]
  40f13c:	ldr	x10, [x9]
  40f140:	ldr	x10, [x10]
  40f144:	mov	x0, x9
  40f148:	blr	x10
  40f14c:	ldr	x8, [sp, #16]
  40f150:	ldr	x0, [x8]
  40f154:	ldr	x1, [sp, #8]
  40f158:	bl	401490 <fprintf@plt>
  40f15c:	ldp	x29, x30, [sp, #32]
  40f160:	add	sp, sp, #0x30
  40f164:	ret
  40f168:	sub	sp, sp, #0x30
  40f16c:	stp	x29, x30, [sp, #32]
  40f170:	add	x29, sp, #0x20
  40f174:	stur	x0, [x29, #-8]
  40f178:	stur	w1, [x29, #-12]
  40f17c:	ldur	x8, [x29, #-8]
  40f180:	ldr	x9, [x8, #32]
  40f184:	str	x8, [sp, #8]
  40f188:	cbz	x9, 40f1ac <printf@plt+0xda2c>
  40f18c:	ldr	x8, [sp, #8]
  40f190:	ldr	x9, [x8, #32]
  40f194:	ldur	w10, [x29, #-12]
  40f198:	add	w1, w10, #0x1
  40f19c:	ldr	x11, [x9]
  40f1a0:	ldr	x11, [x11, #112]
  40f1a4:	mov	x0, x9
  40f1a8:	blr	x11
  40f1ac:	ldr	x8, [sp, #8]
  40f1b0:	ldr	x9, [x8, #24]
  40f1b4:	cbz	x9, 40f1d8 <printf@plt+0xda58>
  40f1b8:	ldr	x8, [sp, #8]
  40f1bc:	ldr	x9, [x8, #24]
  40f1c0:	ldur	w10, [x29, #-12]
  40f1c4:	add	w1, w10, #0x1
  40f1c8:	ldr	x11, [x9]
  40f1cc:	ldr	x11, [x11, #112]
  40f1d0:	mov	x0, x9
  40f1d4:	blr	x11
  40f1d8:	ldr	x8, [sp, #8]
  40f1dc:	ldr	x9, [x8, #16]
  40f1e0:	ldur	w1, [x29, #-12]
  40f1e4:	ldr	x10, [x9]
  40f1e8:	ldr	x10, [x10, #112]
  40f1ec:	mov	x0, x9
  40f1f0:	blr	x10
  40f1f4:	ldp	x29, x30, [sp, #32]
  40f1f8:	add	sp, sp, #0x30
  40f1fc:	ret
  40f200:	sub	sp, sp, #0x40
  40f204:	stp	x29, x30, [sp, #48]
  40f208:	add	x29, sp, #0x30
  40f20c:	stur	x0, [x29, #-16]
  40f210:	ldur	x8, [x29, #-16]
  40f214:	ldr	x9, [x8]
  40f218:	ldr	x9, [x9, #56]
  40f21c:	mov	x0, x8
  40f220:	blr	x9
  40f224:	str	x0, [sp, #24]
  40f228:	ldr	x8, [sp, #24]
  40f22c:	cbz	x8, 40f258 <printf@plt+0xdad8>
  40f230:	ldr	x8, [sp, #24]
  40f234:	ldr	x8, [x8, #32]
  40f238:	ldr	x0, [x8]
  40f23c:	bl	40f200 <printf@plt+0xda80>
  40f240:	ldr	x8, [sp, #24]
  40f244:	ldr	x8, [x8, #32]
  40f248:	str	x0, [x8]
  40f24c:	ldr	x8, [sp, #24]
  40f250:	stur	x8, [x29, #-8]
  40f254:	b	40f298 <printf@plt+0xdb18>
  40f258:	mov	x0, #0x18                  	// #24
  40f25c:	bl	4190bc <_Znwm@@Base>
  40f260:	ldur	x1, [x29, #-16]
  40f264:	str	x0, [sp]
  40f268:	adrp	x8, 40f000 <printf@plt+0xd880>
  40f26c:	add	x8, x8, #0x2b0
  40f270:	blr	x8
  40f274:	b	40f278 <printf@plt+0xdaf8>
  40f278:	ldr	x8, [sp]
  40f27c:	stur	x8, [x29, #-8]
  40f280:	b	40f298 <printf@plt+0xdb18>
  40f284:	str	x0, [sp, #16]
  40f288:	str	w1, [sp, #12]
  40f28c:	ldr	x0, [sp]
  40f290:	bl	419194 <_ZdlPv@@Base>
  40f294:	b	40f2a8 <printf@plt+0xdb28>
  40f298:	ldur	x0, [x29, #-8]
  40f29c:	ldp	x29, x30, [sp, #48]
  40f2a0:	add	sp, sp, #0x40
  40f2a4:	ret
  40f2a8:	ldr	x0, [sp, #16]
  40f2ac:	bl	401720 <_Unwind_Resume@plt>
  40f2b0:	sub	sp, sp, #0x30
  40f2b4:	stp	x29, x30, [sp, #32]
  40f2b8:	add	x29, sp, #0x20
  40f2bc:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f2c0:	add	x8, x8, #0x9f8
  40f2c4:	add	x8, x8, #0x10
  40f2c8:	stur	x0, [x29, #-8]
  40f2cc:	str	x1, [sp, #16]
  40f2d0:	ldur	x9, [x29, #-8]
  40f2d4:	ldr	x1, [sp, #16]
  40f2d8:	mov	x0, x9
  40f2dc:	str	x8, [sp, #8]
  40f2e0:	str	x9, [sp]
  40f2e4:	bl	408c94 <printf@plt+0x7514>
  40f2e8:	ldr	x8, [sp, #8]
  40f2ec:	ldr	x9, [sp]
  40f2f0:	str	x8, [x9]
  40f2f4:	ldp	x29, x30, [sp, #32]
  40f2f8:	add	sp, sp, #0x30
  40f2fc:	ret
  40f300:	sub	sp, sp, #0x20
  40f304:	stp	x29, x30, [sp, #16]
  40f308:	add	x29, sp, #0x10
  40f30c:	str	x0, [sp, #8]
  40f310:	ldr	x8, [sp, #8]
  40f314:	ldr	x8, [x8, #16]
  40f318:	ldr	x9, [x8]
  40f31c:	ldr	x9, [x9, #48]
  40f320:	mov	x0, x8
  40f324:	blr	x9
  40f328:	ldp	x29, x30, [sp, #16]
  40f32c:	add	sp, sp, #0x20
  40f330:	ret
  40f334:	sub	sp, sp, #0x30
  40f338:	stp	x29, x30, [sp, #32]
  40f33c:	add	x29, sp, #0x20
  40f340:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40f344:	add	x8, x8, #0xe40
  40f348:	stur	x0, [x29, #-8]
  40f34c:	stur	w1, [x29, #-12]
  40f350:	ldur	x9, [x29, #-8]
  40f354:	ldr	x10, [x9, #16]
  40f358:	ldur	w1, [x29, #-12]
  40f35c:	ldr	x11, [x10]
  40f360:	ldr	x11, [x11, #24]
  40f364:	mov	x0, x10
  40f368:	str	x8, [sp, #8]
  40f36c:	str	x9, [sp]
  40f370:	blr	x11
  40f374:	str	w0, [sp, #16]
  40f378:	ldr	w12, [sp, #16]
  40f37c:	cbz	w12, 40f398 <printf@plt+0xdc18>
  40f380:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40f384:	add	x0, x0, #0x1c
  40f388:	ldr	x1, [sp, #8]
  40f38c:	ldr	x2, [sp, #8]
  40f390:	ldr	x3, [sp, #8]
  40f394:	bl	416fbc <printf@plt+0x1583c>
  40f398:	ldr	x8, [sp]
  40f39c:	ldr	w1, [x8, #12]
  40f3a0:	ldr	x9, [x8, #16]
  40f3a4:	ldr	w2, [x9, #12]
  40f3a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f3ac:	add	x0, x0, #0x938
  40f3b0:	bl	401780 <printf@plt>
  40f3b4:	ldr	x8, [sp]
  40f3b8:	ldr	w1, [x8, #12]
  40f3bc:	ldr	x9, [x8, #16]
  40f3c0:	ldr	w2, [x9, #12]
  40f3c4:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f3c8:	add	x9, x9, #0x94c
  40f3cc:	mov	x0, x9
  40f3d0:	bl	401780 <printf@plt>
  40f3d4:	ldr	x8, [sp]
  40f3d8:	ldr	w1, [x8, #12]
  40f3dc:	ldr	x9, [x8, #16]
  40f3e0:	ldr	w2, [x9, #12]
  40f3e4:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f3e8:	add	x9, x9, #0x95f
  40f3ec:	mov	x0, x9
  40f3f0:	bl	401780 <printf@plt>
  40f3f4:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f3f8:	add	x8, x8, #0xb58
  40f3fc:	mov	x0, x8
  40f400:	bl	401780 <printf@plt>
  40f404:	mov	w10, #0x1                   	// #1
  40f408:	mov	w0, w10
  40f40c:	ldp	x29, x30, [sp, #32]
  40f410:	add	sp, sp, #0x30
  40f414:	ret
  40f418:	sub	sp, sp, #0x30
  40f41c:	stp	x29, x30, [sp, #32]
  40f420:	add	x29, sp, #0x20
  40f424:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f428:	add	x8, x8, #0xa10
  40f42c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f430:	add	x1, x1, #0xb65
  40f434:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f438:	add	x9, x9, #0x352
  40f43c:	stur	x0, [x29, #-8]
  40f440:	ldur	x10, [x29, #-8]
  40f444:	ldr	x0, [x8]
  40f448:	str	x8, [sp, #16]
  40f44c:	str	x9, [sp, #8]
  40f450:	str	x10, [sp]
  40f454:	bl	401490 <fprintf@plt>
  40f458:	ldr	x8, [sp]
  40f45c:	ldr	x9, [x8, #16]
  40f460:	ldr	x10, [x9]
  40f464:	ldr	x10, [x10]
  40f468:	mov	x0, x9
  40f46c:	blr	x10
  40f470:	ldr	x8, [sp, #16]
  40f474:	ldr	x0, [x8]
  40f478:	ldr	x1, [sp, #8]
  40f47c:	bl	401490 <fprintf@plt>
  40f480:	ldp	x29, x30, [sp, #32]
  40f484:	add	sp, sp, #0x30
  40f488:	ret
  40f48c:	sub	sp, sp, #0x40
  40f490:	stp	x29, x30, [sp, #48]
  40f494:	add	x29, sp, #0x30
  40f498:	stur	x0, [x29, #-16]
  40f49c:	ldur	x8, [x29, #-16]
  40f4a0:	ldr	x9, [x8]
  40f4a4:	ldr	x9, [x9, #56]
  40f4a8:	mov	x0, x8
  40f4ac:	blr	x9
  40f4b0:	str	x0, [sp, #24]
  40f4b4:	ldr	x8, [sp, #24]
  40f4b8:	cbz	x8, 40f4e4 <printf@plt+0xdd64>
  40f4bc:	ldr	x8, [sp, #24]
  40f4c0:	ldr	x8, [x8, #32]
  40f4c4:	ldr	x0, [x8]
  40f4c8:	bl	40f48c <printf@plt+0xdd0c>
  40f4cc:	ldr	x8, [sp, #24]
  40f4d0:	ldr	x8, [x8, #32]
  40f4d4:	str	x0, [x8]
  40f4d8:	ldr	x8, [sp, #24]
  40f4dc:	stur	x8, [x29, #-8]
  40f4e0:	b	40f524 <printf@plt+0xdda4>
  40f4e4:	mov	x0, #0x18                  	// #24
  40f4e8:	bl	4190bc <_Znwm@@Base>
  40f4ec:	ldur	x1, [x29, #-16]
  40f4f0:	str	x0, [sp]
  40f4f4:	adrp	x8, 40f000 <printf@plt+0xd880>
  40f4f8:	add	x8, x8, #0x53c
  40f4fc:	blr	x8
  40f500:	b	40f504 <printf@plt+0xdd84>
  40f504:	ldr	x8, [sp]
  40f508:	stur	x8, [x29, #-8]
  40f50c:	b	40f524 <printf@plt+0xdda4>
  40f510:	str	x0, [sp, #16]
  40f514:	str	w1, [sp, #12]
  40f518:	ldr	x0, [sp]
  40f51c:	bl	419194 <_ZdlPv@@Base>
  40f520:	b	40f534 <printf@plt+0xddb4>
  40f524:	ldur	x0, [x29, #-8]
  40f528:	ldp	x29, x30, [sp, #48]
  40f52c:	add	sp, sp, #0x40
  40f530:	ret
  40f534:	ldr	x0, [sp, #16]
  40f538:	bl	401720 <_Unwind_Resume@plt>
  40f53c:	sub	sp, sp, #0x30
  40f540:	stp	x29, x30, [sp, #32]
  40f544:	add	x29, sp, #0x20
  40f548:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f54c:	add	x8, x8, #0xa80
  40f550:	add	x8, x8, #0x10
  40f554:	stur	x0, [x29, #-8]
  40f558:	str	x1, [sp, #16]
  40f55c:	ldur	x9, [x29, #-8]
  40f560:	ldr	x1, [sp, #16]
  40f564:	mov	x0, x9
  40f568:	str	x8, [sp, #8]
  40f56c:	str	x9, [sp]
  40f570:	bl	408c94 <printf@plt+0x7514>
  40f574:	ldr	x8, [sp, #8]
  40f578:	ldr	x9, [sp]
  40f57c:	str	x8, [x9]
  40f580:	ldp	x29, x30, [sp, #32]
  40f584:	add	sp, sp, #0x30
  40f588:	ret
  40f58c:	sub	sp, sp, #0x20
  40f590:	stp	x29, x30, [sp, #16]
  40f594:	add	x29, sp, #0x10
  40f598:	str	x0, [sp, #8]
  40f59c:	ldr	x8, [sp, #8]
  40f5a0:	ldr	x8, [x8, #16]
  40f5a4:	ldr	x9, [x8]
  40f5a8:	ldr	x9, [x9, #48]
  40f5ac:	mov	x0, x8
  40f5b0:	blr	x9
  40f5b4:	ldp	x29, x30, [sp, #16]
  40f5b8:	add	sp, sp, #0x20
  40f5bc:	ret
  40f5c0:	sub	sp, sp, #0x30
  40f5c4:	stp	x29, x30, [sp, #32]
  40f5c8:	add	x29, sp, #0x20
  40f5cc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  40f5d0:	add	x8, x8, #0xe40
  40f5d4:	stur	x0, [x29, #-8]
  40f5d8:	stur	w1, [x29, #-12]
  40f5dc:	ldur	x9, [x29, #-8]
  40f5e0:	ldr	x10, [x9, #16]
  40f5e4:	ldur	w1, [x29, #-12]
  40f5e8:	ldr	x11, [x10]
  40f5ec:	ldr	x11, [x11, #24]
  40f5f0:	mov	x0, x10
  40f5f4:	str	x8, [sp, #8]
  40f5f8:	str	x9, [sp]
  40f5fc:	blr	x11
  40f600:	str	w0, [sp, #16]
  40f604:	ldr	w12, [sp, #16]
  40f608:	cbz	w12, 40f624 <printf@plt+0xdea4>
  40f60c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  40f610:	add	x0, x0, #0x1c
  40f614:	ldr	x1, [sp, #8]
  40f618:	ldr	x2, [sp, #8]
  40f61c:	ldr	x3, [sp, #8]
  40f620:	bl	416fbc <printf@plt+0x1583c>
  40f624:	ldr	x8, [sp]
  40f628:	ldr	w1, [x8, #12]
  40f62c:	ldr	x9, [x8, #16]
  40f630:	ldr	w2, [x9, #12]
  40f634:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f638:	add	x0, x0, #0x938
  40f63c:	bl	401780 <printf@plt>
  40f640:	ldr	x8, [sp]
  40f644:	ldr	w1, [x8, #12]
  40f648:	ldr	x9, [x8, #16]
  40f64c:	ldr	w2, [x9, #12]
  40f650:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f654:	add	x9, x9, #0x94c
  40f658:	mov	x0, x9
  40f65c:	bl	401780 <printf@plt>
  40f660:	ldr	x8, [sp]
  40f664:	ldr	w1, [x8, #12]
  40f668:	ldr	x9, [x8, #16]
  40f66c:	ldr	w2, [x9, #12]
  40f670:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f674:	add	x9, x9, #0x95f
  40f678:	mov	x0, x9
  40f67c:	bl	401780 <printf@plt>
  40f680:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f684:	add	x8, x8, #0xb58
  40f688:	mov	x0, x8
  40f68c:	bl	401780 <printf@plt>
  40f690:	mov	w10, #0x2                   	// #2
  40f694:	mov	w0, w10
  40f698:	ldp	x29, x30, [sp, #32]
  40f69c:	add	sp, sp, #0x30
  40f6a0:	ret
  40f6a4:	sub	sp, sp, #0x30
  40f6a8:	stp	x29, x30, [sp, #32]
  40f6ac:	add	x29, sp, #0x20
  40f6b0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f6b4:	add	x8, x8, #0xa10
  40f6b8:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f6bc:	add	x1, x1, #0xb6d
  40f6c0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f6c4:	add	x9, x9, #0x352
  40f6c8:	stur	x0, [x29, #-8]
  40f6cc:	ldur	x10, [x29, #-8]
  40f6d0:	ldr	x0, [x8]
  40f6d4:	str	x8, [sp, #16]
  40f6d8:	str	x9, [sp, #8]
  40f6dc:	str	x10, [sp]
  40f6e0:	bl	401490 <fprintf@plt>
  40f6e4:	ldr	x8, [sp]
  40f6e8:	ldr	x9, [x8, #16]
  40f6ec:	ldr	x10, [x9]
  40f6f0:	ldr	x10, [x10]
  40f6f4:	mov	x0, x9
  40f6f8:	blr	x10
  40f6fc:	ldr	x8, [sp, #16]
  40f700:	ldr	x0, [x8]
  40f704:	ldr	x1, [sp, #8]
  40f708:	bl	401490 <fprintf@plt>
  40f70c:	ldp	x29, x30, [sp, #32]
  40f710:	add	sp, sp, #0x30
  40f714:	ret
  40f718:	sub	sp, sp, #0x20
  40f71c:	stp	x29, x30, [sp, #16]
  40f720:	add	x29, sp, #0x10
  40f724:	str	x0, [sp, #8]
  40f728:	ldr	x0, [sp, #8]
  40f72c:	bl	408cf4 <printf@plt+0x7574>
  40f730:	ldp	x29, x30, [sp, #16]
  40f734:	add	sp, sp, #0x20
  40f738:	ret
  40f73c:	sub	sp, sp, #0x20
  40f740:	stp	x29, x30, [sp, #16]
  40f744:	add	x29, sp, #0x10
  40f748:	str	x0, [sp, #8]
  40f74c:	ldr	x8, [sp, #8]
  40f750:	mov	x0, x8
  40f754:	str	x8, [sp]
  40f758:	bl	40f718 <printf@plt+0xdf98>
  40f75c:	ldr	x0, [sp]
  40f760:	bl	419194 <_ZdlPv@@Base>
  40f764:	ldp	x29, x30, [sp, #16]
  40f768:	add	sp, sp, #0x20
  40f76c:	ret
  40f770:	sub	sp, sp, #0x20
  40f774:	stp	x29, x30, [sp, #16]
  40f778:	add	x29, sp, #0x10
  40f77c:	str	x0, [sp, #8]
  40f780:	ldr	x0, [sp, #8]
  40f784:	bl	408cf4 <printf@plt+0x7574>
  40f788:	ldp	x29, x30, [sp, #16]
  40f78c:	add	sp, sp, #0x20
  40f790:	ret
  40f794:	sub	sp, sp, #0x20
  40f798:	stp	x29, x30, [sp, #16]
  40f79c:	add	x29, sp, #0x10
  40f7a0:	str	x0, [sp, #8]
  40f7a4:	ldr	x8, [sp, #8]
  40f7a8:	mov	x0, x8
  40f7ac:	str	x8, [sp]
  40f7b0:	bl	40f770 <printf@plt+0xdff0>
  40f7b4:	ldr	x0, [sp]
  40f7b8:	bl	419194 <_ZdlPv@@Base>
  40f7bc:	ldp	x29, x30, [sp, #16]
  40f7c0:	add	sp, sp, #0x20
  40f7c4:	ret
  40f7c8:	sub	sp, sp, #0x40
  40f7cc:	stp	x29, x30, [sp, #48]
  40f7d0:	add	x29, sp, #0x30
  40f7d4:	mov	x8, #0x20                  	// #32
  40f7d8:	adrp	x9, 40f000 <printf@plt+0xd880>
  40f7dc:	add	x9, x9, #0x834
  40f7e0:	stur	x0, [x29, #-8]
  40f7e4:	stur	x1, [x29, #-16]
  40f7e8:	mov	x0, x8
  40f7ec:	str	x9, [sp, #8]
  40f7f0:	bl	4190bc <_Znwm@@Base>
  40f7f4:	ldur	x1, [x29, #-8]
  40f7f8:	ldur	x2, [x29, #-16]
  40f7fc:	str	x0, [sp]
  40f800:	ldr	x8, [sp, #8]
  40f804:	blr	x8
  40f808:	b	40f80c <printf@plt+0xe08c>
  40f80c:	ldr	x0, [sp]
  40f810:	ldp	x29, x30, [sp, #48]
  40f814:	add	sp, sp, #0x40
  40f818:	ret
  40f81c:	str	x0, [sp, #24]
  40f820:	str	w1, [sp, #20]
  40f824:	ldr	x0, [sp]
  40f828:	bl	419194 <_ZdlPv@@Base>
  40f82c:	ldr	x0, [sp, #24]
  40f830:	bl	401720 <_Unwind_Resume@plt>
  40f834:	sub	sp, sp, #0x40
  40f838:	stp	x29, x30, [sp, #48]
  40f83c:	add	x29, sp, #0x30
  40f840:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f844:	add	x8, x8, #0xb78
  40f848:	add	x8, x8, #0x10
  40f84c:	stur	x0, [x29, #-8]
  40f850:	stur	x1, [x29, #-16]
  40f854:	str	x2, [sp, #24]
  40f858:	ldur	x9, [x29, #-8]
  40f85c:	ldur	x1, [x29, #-16]
  40f860:	mov	x0, x9
  40f864:	str	x8, [sp, #16]
  40f868:	str	x9, [sp, #8]
  40f86c:	bl	408c94 <printf@plt+0x7514>
  40f870:	ldr	x8, [sp, #16]
  40f874:	ldr	x9, [sp, #8]
  40f878:	str	x8, [x9]
  40f87c:	ldr	x10, [sp, #24]
  40f880:	str	x10, [x9, #24]
  40f884:	ldp	x29, x30, [sp, #48]
  40f888:	add	sp, sp, #0x40
  40f88c:	ret
  40f890:	sub	sp, sp, #0x30
  40f894:	stp	x29, x30, [sp, #32]
  40f898:	add	x29, sp, #0x20
  40f89c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f8a0:	add	x8, x8, #0xb78
  40f8a4:	add	x8, x8, #0x10
  40f8a8:	stur	x0, [x29, #-8]
  40f8ac:	ldur	x9, [x29, #-8]
  40f8b0:	str	x8, [x9]
  40f8b4:	ldr	x8, [x9, #24]
  40f8b8:	str	x9, [sp, #16]
  40f8bc:	str	x8, [sp, #8]
  40f8c0:	cbz	x8, 40f8d8 <printf@plt+0xe158>
  40f8c4:	ldr	x8, [sp, #8]
  40f8c8:	ldr	x9, [x8]
  40f8cc:	ldr	x9, [x9, #16]
  40f8d0:	mov	x0, x8
  40f8d4:	blr	x9
  40f8d8:	ldr	x0, [sp, #16]
  40f8dc:	bl	408cf4 <printf@plt+0x7574>
  40f8e0:	ldp	x29, x30, [sp, #32]
  40f8e4:	add	sp, sp, #0x30
  40f8e8:	ret
  40f8ec:	sub	sp, sp, #0x20
  40f8f0:	stp	x29, x30, [sp, #16]
  40f8f4:	add	x29, sp, #0x10
  40f8f8:	adrp	x8, 40f000 <printf@plt+0xd880>
  40f8fc:	add	x8, x8, #0x890
  40f900:	str	x0, [sp, #8]
  40f904:	ldr	x9, [sp, #8]
  40f908:	mov	x0, x9
  40f90c:	str	x9, [sp]
  40f910:	blr	x8
  40f914:	ldr	x0, [sp]
  40f918:	bl	419194 <_ZdlPv@@Base>
  40f91c:	ldp	x29, x30, [sp, #16]
  40f920:	add	sp, sp, #0x20
  40f924:	ret
  40f928:	sub	sp, sp, #0x60
  40f92c:	stp	x29, x30, [sp, #80]
  40f930:	add	x29, sp, #0x50
  40f934:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  40f938:	add	x8, x8, #0x3c8
  40f93c:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  40f940:	add	x9, x9, #0x3f6
  40f944:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  40f948:	add	x10, x10, #0x95f
  40f94c:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  40f950:	add	x11, x11, #0xea0
  40f954:	adrp	x12, 41e000 <_ZdlPvm@@Base+0x4e40>
  40f958:	add	x12, x12, #0x740
  40f95c:	adrp	x13, 41f000 <_ZdlPvm@@Base+0x5e40>
  40f960:	add	x13, x13, #0x42d
  40f964:	stur	x0, [x29, #-8]
  40f968:	stur	w1, [x29, #-12]
  40f96c:	ldur	x14, [x29, #-8]
  40f970:	ldr	x15, [x14, #16]
  40f974:	ldur	w1, [x29, #-12]
  40f978:	ldr	x16, [x15]
  40f97c:	ldr	x16, [x16, #24]
  40f980:	mov	x0, x15
  40f984:	stur	x8, [x29, #-24]
  40f988:	stur	x9, [x29, #-32]
  40f98c:	str	x10, [sp, #40]
  40f990:	str	x11, [sp, #32]
  40f994:	str	x12, [sp, #24]
  40f998:	str	x13, [sp, #16]
  40f99c:	str	x14, [sp, #8]
  40f9a0:	blr	x16
  40f9a4:	stur	w0, [x29, #-16]
  40f9a8:	ldr	x8, [sp, #8]
  40f9ac:	ldr	x9, [x8, #16]
  40f9b0:	ldr	x10, [x9]
  40f9b4:	ldr	x10, [x10, #40]
  40f9b8:	mov	x0, x9
  40f9bc:	blr	x10
  40f9c0:	ldr	x8, [sp, #8]
  40f9c4:	ldr	x9, [x8, #24]
  40f9c8:	ldur	w1, [x29, #-12]
  40f9cc:	ldr	x10, [x9]
  40f9d0:	ldr	x10, [x10, #24]
  40f9d4:	mov	x0, x9
  40f9d8:	blr	x10
  40f9dc:	ldr	x8, [sp, #8]
  40f9e0:	ldr	w1, [x8, #12]
  40f9e4:	ldr	x9, [x8, #16]
  40f9e8:	ldr	w2, [x9, #12]
  40f9ec:	ldr	x9, [x8, #24]
  40f9f0:	ldr	w3, [x9, #12]
  40f9f4:	ldr	x9, [x8, #16]
  40f9f8:	ldr	w4, [x9, #12]
  40f9fc:	ldur	x9, [x29, #-24]
  40fa00:	mov	x0, x9
  40fa04:	bl	401780 <printf@plt>
  40fa08:	ldr	x8, [sp, #8]
  40fa0c:	ldr	w1, [x8, #12]
  40fa10:	ldr	x9, [x8, #16]
  40fa14:	ldr	w2, [x9, #12]
  40fa18:	ldr	x9, [x8, #24]
  40fa1c:	ldr	w3, [x9, #12]
  40fa20:	ldr	x9, [x8, #16]
  40fa24:	ldr	w4, [x9, #12]
  40fa28:	ldr	w5, [x8, #12]
  40fa2c:	ldur	x9, [x29, #-32]
  40fa30:	mov	x0, x9
  40fa34:	bl	401780 <printf@plt>
  40fa38:	ldr	x8, [sp, #8]
  40fa3c:	ldr	w1, [x8, #12]
  40fa40:	ldr	x9, [x8, #16]
  40fa44:	ldr	w2, [x9, #12]
  40fa48:	ldr	x9, [sp, #40]
  40fa4c:	mov	x0, x9
  40fa50:	bl	401780 <printf@plt>
  40fa54:	ldr	x8, [sp, #8]
  40fa58:	ldr	w1, [x8, #12]
  40fa5c:	ldr	x9, [x8, #16]
  40fa60:	ldr	w2, [x9, #12]
  40fa64:	ldr	x9, [sp, #32]
  40fa68:	ldr	w3, [x9]
  40fa6c:	ldr	x10, [sp, #24]
  40fa70:	mov	x0, x10
  40fa74:	bl	401780 <printf@plt>
  40fa78:	ldr	x8, [sp, #8]
  40fa7c:	ldr	w1, [x8, #12]
  40fa80:	ldr	x9, [x8, #24]
  40fa84:	ldr	w2, [x9, #12]
  40fa88:	ldr	w3, [x8, #12]
  40fa8c:	ldr	x9, [sp, #16]
  40fa90:	mov	x0, x9
  40fa94:	bl	401780 <printf@plt>
  40fa98:	ldur	w17, [x29, #-16]
  40fa9c:	cbz	w17, 40fabc <printf@plt+0xe33c>
  40faa0:	ldr	x8, [sp, #8]
  40faa4:	ldr	w1, [x8, #12]
  40faa8:	ldr	x9, [x8, #16]
  40faac:	ldr	w2, [x9, #12]
  40fab0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fab4:	add	x0, x0, #0x449
  40fab8:	bl	401780 <printf@plt>
  40fabc:	ldur	w0, [x29, #-16]
  40fac0:	ldp	x29, x30, [sp, #80]
  40fac4:	add	sp, sp, #0x60
  40fac8:	ret
  40facc:	sub	sp, sp, #0x30
  40fad0:	stp	x29, x30, [sp, #32]
  40fad4:	add	x29, sp, #0x20
  40fad8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fadc:	add	x8, x8, #0xa40
  40fae0:	stur	x0, [x29, #-8]
  40fae4:	ldur	x9, [x29, #-8]
  40fae8:	ldr	w10, [x8]
  40faec:	str	x9, [sp, #16]
  40faf0:	cbnz	w10, 40fbdc <printf@plt+0xe45c>
  40faf4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40faf8:	add	x8, x8, #0x169
  40fafc:	mov	x0, x8
  40fb00:	str	x8, [sp, #8]
  40fb04:	bl	401780 <printf@plt>
  40fb08:	ldr	x8, [sp, #16]
  40fb0c:	ldr	w1, [x8, #12]
  40fb10:	ldr	x9, [x8, #16]
  40fb14:	ldr	w2, [x9, #12]
  40fb18:	ldr	x9, [x8, #24]
  40fb1c:	ldr	w3, [x9, #12]
  40fb20:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fb24:	add	x9, x9, #0x46d
  40fb28:	mov	x0, x9
  40fb2c:	bl	401780 <printf@plt>
  40fb30:	ldr	x8, [sp, #16]
  40fb34:	ldr	w1, [x8, #12]
  40fb38:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40fb3c:	add	x9, x9, #0x170
  40fb40:	mov	x0, x9
  40fb44:	bl	401780 <printf@plt>
  40fb48:	ldr	x8, [sp, #16]
  40fb4c:	ldr	x9, [x8, #24]
  40fb50:	ldr	x10, [x9]
  40fb54:	ldr	x10, [x10, #48]
  40fb58:	mov	x0, x9
  40fb5c:	blr	x10
  40fb60:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  40fb64:	add	x8, x8, #0x16b
  40fb68:	mov	x0, x8
  40fb6c:	str	x8, [sp]
  40fb70:	bl	401780 <printf@plt>
  40fb74:	ldr	x8, [sp, #8]
  40fb78:	mov	x0, x8
  40fb7c:	bl	401780 <printf@plt>
  40fb80:	ldr	x8, [sp, #16]
  40fb84:	ldr	w1, [x8, #12]
  40fb88:	ldr	x9, [x8, #16]
  40fb8c:	ldr	w2, [x9, #12]
  40fb90:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40fb94:	add	x9, x9, #0x1ed
  40fb98:	mov	x0, x9
  40fb9c:	bl	401780 <printf@plt>
  40fba0:	ldr	x8, [sp, #16]
  40fba4:	ldr	x9, [x8, #16]
  40fba8:	ldr	x10, [x9]
  40fbac:	ldr	x10, [x10, #48]
  40fbb0:	mov	x0, x9
  40fbb4:	blr	x10
  40fbb8:	ldr	x0, [sp]
  40fbbc:	bl	401780 <printf@plt>
  40fbc0:	ldr	x8, [sp, #16]
  40fbc4:	ldr	w1, [x8, #12]
  40fbc8:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  40fbcc:	add	x9, x9, #0x20b
  40fbd0:	mov	x0, x9
  40fbd4:	bl	401780 <printf@plt>
  40fbd8:	b	40fc38 <printf@plt+0xe4b8>
  40fbdc:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fbe0:	add	x8, x8, #0xa40
  40fbe4:	ldr	w9, [x8]
  40fbe8:	cmp	w9, #0x1
  40fbec:	b.ne	40fc38 <printf@plt+0xe4b8>  // b.any
  40fbf0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fbf4:	add	x0, x0, #0x495
  40fbf8:	bl	401780 <printf@plt>
  40fbfc:	ldr	x8, [sp, #16]
  40fc00:	ldr	x9, [x8, #16]
  40fc04:	ldr	x10, [x9]
  40fc08:	ldr	x10, [x10, #48]
  40fc0c:	mov	x0, x9
  40fc10:	blr	x10
  40fc14:	ldr	x8, [sp, #16]
  40fc18:	ldr	x9, [x8, #24]
  40fc1c:	ldr	x10, [x9]
  40fc20:	ldr	x10, [x10, #48]
  40fc24:	mov	x0, x9
  40fc28:	blr	x10
  40fc2c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fc30:	add	x0, x0, #0x58a
  40fc34:	bl	401780 <printf@plt>
  40fc38:	ldp	x29, x30, [sp, #32]
  40fc3c:	add	sp, sp, #0x30
  40fc40:	ret
  40fc44:	sub	sp, sp, #0x30
  40fc48:	stp	x29, x30, [sp, #32]
  40fc4c:	add	x29, sp, #0x20
  40fc50:	stur	x0, [x29, #-8]
  40fc54:	stur	w1, [x29, #-12]
  40fc58:	ldur	x8, [x29, #-8]
  40fc5c:	ldr	x9, [x8, #24]
  40fc60:	ldur	w10, [x29, #-12]
  40fc64:	add	w1, w10, #0x1
  40fc68:	ldr	x11, [x9]
  40fc6c:	ldr	x11, [x11, #112]
  40fc70:	mov	x0, x9
  40fc74:	str	x8, [sp, #8]
  40fc78:	blr	x11
  40fc7c:	ldr	x8, [sp, #8]
  40fc80:	ldr	x9, [x8, #16]
  40fc84:	ldur	w10, [x29, #-12]
  40fc88:	add	w1, w10, #0x1
  40fc8c:	ldr	x11, [x9]
  40fc90:	ldr	x11, [x11, #112]
  40fc94:	mov	x0, x9
  40fc98:	blr	x11
  40fc9c:	ldp	x29, x30, [sp, #32]
  40fca0:	add	sp, sp, #0x30
  40fca4:	ret
  40fca8:	sub	sp, sp, #0x40
  40fcac:	stp	x29, x30, [sp, #48]
  40fcb0:	add	x29, sp, #0x30
  40fcb4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fcb8:	add	x8, x8, #0xa10
  40fcbc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fcc0:	add	x1, x1, #0xcba
  40fcc4:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fcc8:	add	x9, x9, #0x4ab
  40fccc:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  40fcd0:	add	x10, x10, #0x352
  40fcd4:	stur	x0, [x29, #-8]
  40fcd8:	ldur	x11, [x29, #-8]
  40fcdc:	ldr	x0, [x8]
  40fce0:	stur	x8, [x29, #-16]
  40fce4:	str	x9, [sp, #24]
  40fce8:	str	x10, [sp, #16]
  40fcec:	str	x11, [sp, #8]
  40fcf0:	bl	401490 <fprintf@plt>
  40fcf4:	ldr	x8, [sp, #8]
  40fcf8:	ldr	x9, [x8, #16]
  40fcfc:	ldr	x10, [x9]
  40fd00:	ldr	x10, [x10]
  40fd04:	mov	x0, x9
  40fd08:	blr	x10
  40fd0c:	ldur	x8, [x29, #-16]
  40fd10:	ldr	x0, [x8]
  40fd14:	ldr	x1, [sp, #24]
  40fd18:	bl	401490 <fprintf@plt>
  40fd1c:	ldr	x8, [sp, #8]
  40fd20:	ldr	x9, [x8, #24]
  40fd24:	ldr	x10, [x9]
  40fd28:	ldr	x10, [x10]
  40fd2c:	mov	x0, x9
  40fd30:	blr	x10
  40fd34:	ldur	x8, [x29, #-16]
  40fd38:	ldr	x0, [x8]
  40fd3c:	ldr	x1, [sp, #16]
  40fd40:	bl	401490 <fprintf@plt>
  40fd44:	ldp	x29, x30, [sp, #48]
  40fd48:	add	sp, sp, #0x40
  40fd4c:	ret
  40fd50:	sub	sp, sp, #0x30
  40fd54:	stp	x29, x30, [sp, #32]
  40fd58:	add	x29, sp, #0x20
  40fd5c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40fd60:	add	x8, x8, #0xc00
  40fd64:	add	x8, x8, #0x10
  40fd68:	stur	x0, [x29, #-8]
  40fd6c:	ldur	x9, [x29, #-8]
  40fd70:	mov	x0, x9
  40fd74:	str	x8, [sp, #16]
  40fd78:	str	x9, [sp, #8]
  40fd7c:	bl	409610 <printf@plt+0x7e90>
  40fd80:	ldr	x8, [sp, #16]
  40fd84:	ldr	x9, [sp, #8]
  40fd88:	str	x8, [x9]
  40fd8c:	ldp	x29, x30, [sp, #32]
  40fd90:	add	sp, sp, #0x30
  40fd94:	ret
  40fd98:	sub	sp, sp, #0x30
  40fd9c:	stp	x29, x30, [sp, #32]
  40fda0:	add	x29, sp, #0x20
  40fda4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fda8:	add	x8, x8, #0xa40
  40fdac:	stur	x0, [x29, #-8]
  40fdb0:	ldr	w9, [x8]
  40fdb4:	cbnz	w9, 40fe54 <printf@plt+0xe6d4>
  40fdb8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  40fdbc:	add	x8, x8, #0xe8c
  40fdc0:	ldr	w9, [x8]
  40fdc4:	mov	w10, #0x7                   	// #7
  40fdc8:	mul	w1, w10, w9
  40fdcc:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  40fdd0:	add	x11, x11, #0xea0
  40fdd4:	ldr	w2, [x11]
  40fdd8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fddc:	add	x0, x0, #0x4b8
  40fde0:	str	x8, [sp, #16]
  40fde4:	str	w10, [sp, #12]
  40fde8:	str	x11, [sp]
  40fdec:	bl	401780 <printf@plt>
  40fdf0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fdf4:	add	x8, x8, #0xa28
  40fdf8:	ldr	w9, [x8]
  40fdfc:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fe00:	add	x8, x8, #0x4d3
  40fe04:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fe08:	add	x11, x11, #0x4c8
  40fe0c:	cmp	w9, #0x0
  40fe10:	csel	x8, x11, x8, ne  // ne = any
  40fe14:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  40fe18:	add	x11, x11, #0xe4c
  40fe1c:	ldr	w1, [x11]
  40fe20:	mov	x0, x8
  40fe24:	bl	401780 <printf@plt>
  40fe28:	ldr	x8, [sp, #16]
  40fe2c:	ldr	w9, [x8]
  40fe30:	ldr	w10, [sp, #12]
  40fe34:	mul	w1, w10, w9
  40fe38:	ldr	x11, [sp]
  40fe3c:	ldr	w2, [x11]
  40fe40:	adrp	x12, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fe44:	add	x12, x12, #0x4e1
  40fe48:	mov	x0, x12
  40fe4c:	bl	401780 <printf@plt>
  40fe50:	b	40fe74 <printf@plt+0xe6f4>
  40fe54:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fe58:	add	x8, x8, #0xa40
  40fe5c:	ldr	w9, [x8]
  40fe60:	cmp	w9, #0x1
  40fe64:	b.ne	40fe74 <printf@plt+0xe6f4>  // b.any
  40fe68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fe6c:	add	x0, x0, #0x4f0
  40fe70:	bl	401780 <printf@plt>
  40fe74:	ldp	x29, x30, [sp, #32]
  40fe78:	add	sp, sp, #0x30
  40fe7c:	ret
  40fe80:	sub	sp, sp, #0x20
  40fe84:	stp	x29, x30, [sp, #16]
  40fe88:	add	x29, sp, #0x10
  40fe8c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fe90:	add	x8, x8, #0xa10
  40fe94:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  40fe98:	add	x1, x1, #0x500
  40fe9c:	str	x0, [sp, #8]
  40fea0:	ldr	x0, [x8]
  40fea4:	bl	401490 <fprintf@plt>
  40fea8:	ldp	x29, x30, [sp, #16]
  40feac:	add	sp, sp, #0x20
  40feb0:	ret
  40feb4:	sub	sp, sp, #0x50
  40feb8:	stp	x29, x30, [sp, #64]
  40febc:	add	x29, sp, #0x40
  40fec0:	stur	x0, [x29, #-16]
  40fec4:	ldur	x8, [x29, #-16]
  40fec8:	ldr	x9, [x8]
  40fecc:	ldr	x9, [x9, #72]
  40fed0:	mov	x0, x8
  40fed4:	blr	x9
  40fed8:	cbz	w0, 40ff68 <printf@plt+0xe7e8>
  40fedc:	mov	x0, #0x20                  	// #32
  40fee0:	bl	4190bc <_Znwm@@Base>
  40fee4:	ldur	x1, [x29, #-16]
  40fee8:	mov	x8, #0x10                  	// #16
  40feec:	str	x0, [sp, #24]
  40fef0:	mov	x0, x8
  40fef4:	str	x1, [sp, #16]
  40fef8:	bl	4190bc <_Znwm@@Base>
  40fefc:	str	x0, [sp, #8]
  40ff00:	b	40ff04 <printf@plt+0xe784>
  40ff04:	ldr	x0, [sp, #8]
  40ff08:	adrp	x8, 40f000 <printf@plt+0xd880>
  40ff0c:	add	x8, x8, #0xd50
  40ff10:	blr	x8
  40ff14:	b	40ff18 <printf@plt+0xe798>
  40ff18:	ldr	x0, [sp, #24]
  40ff1c:	ldr	x1, [sp, #16]
  40ff20:	ldr	x2, [sp, #8]
  40ff24:	adrp	x8, 40f000 <printf@plt+0xd880>
  40ff28:	add	x8, x8, #0x834
  40ff2c:	blr	x8
  40ff30:	b	40ff34 <printf@plt+0xe7b4>
  40ff34:	ldr	x8, [sp, #24]
  40ff38:	stur	x8, [x29, #-8]
  40ff3c:	b	40ffa8 <printf@plt+0xe828>
  40ff40:	stur	x0, [x29, #-24]
  40ff44:	stur	w1, [x29, #-28]
  40ff48:	b	40ff5c <printf@plt+0xe7dc>
  40ff4c:	stur	x0, [x29, #-24]
  40ff50:	stur	w1, [x29, #-28]
  40ff54:	ldr	x0, [sp, #8]
  40ff58:	bl	419194 <_ZdlPv@@Base>
  40ff5c:	ldr	x0, [sp, #24]
  40ff60:	bl	419194 <_ZdlPv@@Base>
  40ff64:	b	40ffb8 <printf@plt+0xe838>
  40ff68:	mov	x0, #0x18                  	// #24
  40ff6c:	bl	4190bc <_Znwm@@Base>
  40ff70:	ldur	x1, [x29, #-16]
  40ff74:	str	x0, [sp]
  40ff78:	adrp	x8, 40f000 <printf@plt+0xd880>
  40ff7c:	add	x8, x8, #0xfc0
  40ff80:	blr	x8
  40ff84:	b	40ff88 <printf@plt+0xe808>
  40ff88:	ldr	x8, [sp]
  40ff8c:	stur	x8, [x29, #-8]
  40ff90:	b	40ffa8 <printf@plt+0xe828>
  40ff94:	stur	x0, [x29, #-24]
  40ff98:	stur	w1, [x29, #-28]
  40ff9c:	ldr	x0, [sp]
  40ffa0:	bl	419194 <_ZdlPv@@Base>
  40ffa4:	b	40ffb8 <printf@plt+0xe838>
  40ffa8:	ldur	x0, [x29, #-8]
  40ffac:	ldp	x29, x30, [sp, #64]
  40ffb0:	add	sp, sp, #0x50
  40ffb4:	ret
  40ffb8:	ldur	x0, [x29, #-24]
  40ffbc:	bl	401720 <_Unwind_Resume@plt>
  40ffc0:	sub	sp, sp, #0x30
  40ffc4:	stp	x29, x30, [sp, #32]
  40ffc8:	add	x29, sp, #0x20
  40ffcc:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  40ffd0:	add	x8, x8, #0xc88
  40ffd4:	add	x8, x8, #0x10
  40ffd8:	stur	x0, [x29, #-8]
  40ffdc:	str	x1, [sp, #16]
  40ffe0:	ldur	x9, [x29, #-8]
  40ffe4:	ldr	x1, [sp, #16]
  40ffe8:	mov	x0, x9
  40ffec:	str	x8, [sp, #8]
  40fff0:	str	x9, [sp]
  40fff4:	bl	408c94 <printf@plt+0x7514>
  40fff8:	ldr	x8, [sp, #8]
  40fffc:	ldr	x9, [sp]
  410000:	str	x8, [x9]
  410004:	ldp	x29, x30, [sp, #32]
  410008:	add	sp, sp, #0x30
  41000c:	ret
  410010:	sub	sp, sp, #0x60
  410014:	stp	x29, x30, [sp, #80]
  410018:	add	x29, sp, #0x50
  41001c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  410020:	add	x8, x8, #0xe8c
  410024:	mov	w9, #0x5                   	// #5
  410028:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x5e40>
  41002c:	add	x10, x10, #0x510
  410030:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x2e40>
  410034:	add	x11, x11, #0x938
  410038:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x2e40>
  41003c:	add	x12, x12, #0x95f
  410040:	stur	x0, [x29, #-8]
  410044:	stur	w1, [x29, #-12]
  410048:	ldur	x13, [x29, #-8]
  41004c:	ldr	x14, [x13, #16]
  410050:	ldur	w0, [x29, #-12]
  410054:	stur	x8, [x29, #-24]
  410058:	stur	w9, [x29, #-28]
  41005c:	str	x10, [sp, #40]
  410060:	str	x11, [sp, #32]
  410064:	str	x12, [sp, #24]
  410068:	str	x13, [sp, #16]
  41006c:	str	x14, [sp, #8]
  410070:	bl	407d60 <printf@plt+0x65e0>
  410074:	ldr	x8, [sp, #8]
  410078:	ldr	x10, [x8]
  41007c:	ldr	x10, [x10, #24]
  410080:	str	w0, [sp, #4]
  410084:	mov	x0, x8
  410088:	ldr	w1, [sp, #4]
  41008c:	blr	x10
  410090:	stur	w0, [x29, #-16]
  410094:	ldr	x8, [sp, #16]
  410098:	ldr	w1, [x8, #12]
  41009c:	ldr	x10, [x8, #16]
  4100a0:	ldr	w2, [x10, #12]
  4100a4:	ldur	x10, [x29, #-24]
  4100a8:	ldr	w9, [x10]
  4100ac:	ldur	w15, [x29, #-28]
  4100b0:	mul	w3, w9, w15
  4100b4:	ldr	x0, [sp, #40]
  4100b8:	bl	401780 <printf@plt>
  4100bc:	ldr	x8, [sp, #16]
  4100c0:	ldr	w1, [x8, #12]
  4100c4:	ldr	x10, [x8, #16]
  4100c8:	ldr	w2, [x10, #12]
  4100cc:	ldr	x10, [sp, #32]
  4100d0:	mov	x0, x10
  4100d4:	bl	401780 <printf@plt>
  4100d8:	ldr	x8, [sp, #16]
  4100dc:	ldr	w1, [x8, #12]
  4100e0:	ldr	x10, [x8, #16]
  4100e4:	ldr	w2, [x10, #12]
  4100e8:	ldr	x10, [sp, #24]
  4100ec:	mov	x0, x10
  4100f0:	bl	401780 <printf@plt>
  4100f4:	ldur	w9, [x29, #-16]
  4100f8:	mov	w0, w9
  4100fc:	ldp	x29, x30, [sp, #80]
  410100:	add	sp, sp, #0x60
  410104:	ret
  410108:	sub	sp, sp, #0x20
  41010c:	stp	x29, x30, [sp, #16]
  410110:	add	x29, sp, #0x10
  410114:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410118:	add	x8, x8, #0xa40
  41011c:	str	x0, [sp, #8]
  410120:	ldr	x9, [sp, #8]
  410124:	ldr	w10, [x8]
  410128:	str	x9, [sp]
  41012c:	cbnz	w10, 4101d8 <printf@plt+0xea58>
  410130:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  410134:	add	x0, x0, #0x169
  410138:	bl	401780 <printf@plt>
  41013c:	ldr	x8, [sp]
  410140:	ldr	x9, [x8, #16]
  410144:	ldr	w1, [x9, #12]
  410148:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  41014c:	add	x9, x9, #0xe8c
  410150:	ldr	w10, [x9]
  410154:	mov	w11, #0x7                   	// #7
  410158:	mul	w2, w11, w10
  41015c:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410160:	add	x9, x9, #0x527
  410164:	mov	x0, x9
  410168:	bl	401780 <printf@plt>
  41016c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410170:	add	x8, x8, #0xa28
  410174:	ldr	w10, [x8]
  410178:	cbz	w10, 410198 <printf@plt+0xea18>
  41017c:	ldr	x8, [sp]
  410180:	ldr	x9, [x8, #16]
  410184:	ldr	w1, [x9, #12]
  410188:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41018c:	add	x0, x0, #0x53f
  410190:	bl	401780 <printf@plt>
  410194:	b	4101b0 <printf@plt+0xea30>
  410198:	ldr	x8, [sp]
  41019c:	ldr	x9, [x8, #16]
  4101a0:	ldr	w1, [x9, #12]
  4101a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4101a8:	add	x0, x0, #0x550
  4101ac:	bl	401780 <printf@plt>
  4101b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  4101b4:	add	x0, x0, #0x16b
  4101b8:	bl	401780 <printf@plt>
  4101bc:	ldr	x8, [sp]
  4101c0:	ldr	x9, [x8, #16]
  4101c4:	ldr	x10, [x9]
  4101c8:	ldr	x10, [x10, #48]
  4101cc:	mov	x0, x9
  4101d0:	blr	x10
  4101d4:	b	41021c <printf@plt+0xea9c>
  4101d8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4101dc:	add	x8, x8, #0xa40
  4101e0:	ldr	w9, [x8]
  4101e4:	cmp	w9, #0x1
  4101e8:	b.ne	41021c <printf@plt+0xea9c>  // b.any
  4101ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4101f0:	add	x0, x0, #0x564
  4101f4:	bl	401780 <printf@plt>
  4101f8:	ldr	x8, [sp]
  4101fc:	ldr	x9, [x8, #16]
  410200:	ldr	x10, [x9]
  410204:	ldr	x10, [x10, #48]
  410208:	mov	x0, x9
  41020c:	blr	x10
  410210:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410214:	add	x0, x0, #0x57b
  410218:	bl	401780 <printf@plt>
  41021c:	ldp	x29, x30, [sp, #16]
  410220:	add	sp, sp, #0x20
  410224:	ret
  410228:	sub	sp, sp, #0x30
  41022c:	stp	x29, x30, [sp, #32]
  410230:	add	x29, sp, #0x20
  410234:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410238:	add	x8, x8, #0xa10
  41023c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  410240:	add	x1, x1, #0xcba
  410244:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410248:	add	x9, x9, #0x593
  41024c:	stur	x0, [x29, #-8]
  410250:	ldur	x10, [x29, #-8]
  410254:	ldr	x0, [x8]
  410258:	str	x8, [sp, #16]
  41025c:	str	x9, [sp, #8]
  410260:	str	x10, [sp]
  410264:	bl	401490 <fprintf@plt>
  410268:	ldr	x8, [sp]
  41026c:	ldr	x9, [x8, #16]
  410270:	ldr	x10, [x9]
  410274:	ldr	x10, [x10]
  410278:	mov	x0, x9
  41027c:	blr	x10
  410280:	ldr	x8, [sp, #16]
  410284:	ldr	x0, [x8]
  410288:	ldr	x1, [sp, #8]
  41028c:	bl	401490 <fprintf@plt>
  410290:	ldp	x29, x30, [sp, #32]
  410294:	add	sp, sp, #0x30
  410298:	ret
  41029c:	sub	sp, sp, #0x40
  4102a0:	stp	x29, x30, [sp, #48]
  4102a4:	add	x29, sp, #0x30
  4102a8:	mov	x8, #0x20                  	// #32
  4102ac:	adrp	x9, 410000 <printf@plt+0xe880>
  4102b0:	add	x9, x9, #0x308
  4102b4:	stur	x0, [x29, #-8]
  4102b8:	stur	x1, [x29, #-16]
  4102bc:	mov	x0, x8
  4102c0:	str	x9, [sp, #8]
  4102c4:	bl	4190bc <_Znwm@@Base>
  4102c8:	ldur	x1, [x29, #-8]
  4102cc:	ldur	x2, [x29, #-16]
  4102d0:	str	x0, [sp]
  4102d4:	ldr	x8, [sp, #8]
  4102d8:	blr	x8
  4102dc:	b	4102e0 <printf@plt+0xeb60>
  4102e0:	ldr	x0, [sp]
  4102e4:	ldp	x29, x30, [sp, #48]
  4102e8:	add	sp, sp, #0x40
  4102ec:	ret
  4102f0:	str	x0, [sp, #24]
  4102f4:	str	w1, [sp, #20]
  4102f8:	ldr	x0, [sp]
  4102fc:	bl	419194 <_ZdlPv@@Base>
  410300:	ldr	x0, [sp, #24]
  410304:	bl	401720 <_Unwind_Resume@plt>
  410308:	sub	sp, sp, #0x40
  41030c:	stp	x29, x30, [sp, #48]
  410310:	add	x29, sp, #0x30
  410314:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  410318:	add	x8, x8, #0xd10
  41031c:	add	x8, x8, #0x10
  410320:	stur	x0, [x29, #-8]
  410324:	stur	x1, [x29, #-16]
  410328:	str	x2, [sp, #24]
  41032c:	ldur	x9, [x29, #-8]
  410330:	ldur	x1, [x29, #-16]
  410334:	mov	x0, x9
  410338:	str	x8, [sp, #16]
  41033c:	str	x9, [sp, #8]
  410340:	bl	408c94 <printf@plt+0x7514>
  410344:	ldr	x8, [sp, #16]
  410348:	ldr	x9, [sp, #8]
  41034c:	str	x8, [x9]
  410350:	ldr	x10, [sp, #24]
  410354:	str	x10, [x9, #24]
  410358:	ldp	x29, x30, [sp, #48]
  41035c:	add	sp, sp, #0x40
  410360:	ret
  410364:	sub	sp, sp, #0x30
  410368:	stp	x29, x30, [sp, #32]
  41036c:	add	x29, sp, #0x20
  410370:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  410374:	add	x8, x8, #0xd10
  410378:	add	x8, x8, #0x10
  41037c:	stur	x0, [x29, #-8]
  410380:	ldur	x9, [x29, #-8]
  410384:	str	x8, [x9]
  410388:	ldr	x8, [x9, #24]
  41038c:	str	x9, [sp, #16]
  410390:	str	x8, [sp, #8]
  410394:	cbz	x8, 4103ac <printf@plt+0xec2c>
  410398:	ldr	x8, [sp, #8]
  41039c:	ldr	x9, [x8]
  4103a0:	ldr	x9, [x9, #16]
  4103a4:	mov	x0, x8
  4103a8:	blr	x9
  4103ac:	ldr	x0, [sp, #16]
  4103b0:	bl	408cf4 <printf@plt+0x7574>
  4103b4:	ldp	x29, x30, [sp, #32]
  4103b8:	add	sp, sp, #0x30
  4103bc:	ret
  4103c0:	sub	sp, sp, #0x20
  4103c4:	stp	x29, x30, [sp, #16]
  4103c8:	add	x29, sp, #0x10
  4103cc:	adrp	x8, 410000 <printf@plt+0xe880>
  4103d0:	add	x8, x8, #0x364
  4103d4:	str	x0, [sp, #8]
  4103d8:	ldr	x9, [sp, #8]
  4103dc:	mov	x0, x9
  4103e0:	str	x9, [sp]
  4103e4:	blr	x8
  4103e8:	ldr	x0, [sp]
  4103ec:	bl	419194 <_ZdlPv@@Base>
  4103f0:	ldp	x29, x30, [sp, #16]
  4103f4:	add	sp, sp, #0x20
  4103f8:	ret
  4103fc:	sub	sp, sp, #0x50
  410400:	stp	x29, x30, [sp, #64]
  410404:	add	x29, sp, #0x40
  410408:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  41040c:	add	x8, x8, #0x59a
  410410:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410414:	add	x9, x9, #0x5bf
  410418:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  41041c:	add	x10, x10, #0x94c
  410420:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  410424:	add	x11, x11, #0x5ed
  410428:	stur	x0, [x29, #-8]
  41042c:	stur	w1, [x29, #-12]
  410430:	ldur	x12, [x29, #-8]
  410434:	ldr	x13, [x12, #16]
  410438:	ldur	w1, [x29, #-12]
  41043c:	ldr	x14, [x13]
  410440:	ldr	x14, [x14, #24]
  410444:	mov	x0, x13
  410448:	stur	x8, [x29, #-24]
  41044c:	str	x9, [sp, #32]
  410450:	str	x10, [sp, #24]
  410454:	str	x11, [sp, #16]
  410458:	str	x12, [sp, #8]
  41045c:	blr	x14
  410460:	stur	w0, [x29, #-16]
  410464:	ldr	x8, [sp, #8]
  410468:	ldr	x9, [x8, #24]
  41046c:	ldur	w1, [x29, #-12]
  410470:	ldr	x10, [x9]
  410474:	ldr	x10, [x10, #24]
  410478:	mov	x0, x9
  41047c:	blr	x10
  410480:	ldr	x8, [sp, #8]
  410484:	ldr	w1, [x8, #12]
  410488:	ldr	x9, [x8, #16]
  41048c:	ldr	w2, [x9, #12]
  410490:	ldr	x9, [x8, #24]
  410494:	ldr	w3, [x9, #12]
  410498:	ldur	x9, [x29, #-24]
  41049c:	mov	x0, x9
  4104a0:	bl	401780 <printf@plt>
  4104a4:	ldr	x8, [sp, #8]
  4104a8:	ldr	w1, [x8, #12]
  4104ac:	ldr	x9, [x8, #16]
  4104b0:	ldr	w2, [x9, #12]
  4104b4:	ldr	x9, [x8, #24]
  4104b8:	ldr	w3, [x9, #12]
  4104bc:	ldr	w4, [x8, #12]
  4104c0:	ldr	x9, [sp, #32]
  4104c4:	mov	x0, x9
  4104c8:	bl	401780 <printf@plt>
  4104cc:	ldr	x8, [sp, #8]
  4104d0:	ldr	w1, [x8, #12]
  4104d4:	ldr	x9, [x8, #16]
  4104d8:	ldr	w2, [x9, #12]
  4104dc:	ldr	x9, [sp, #24]
  4104e0:	mov	x0, x9
  4104e4:	bl	401780 <printf@plt>
  4104e8:	ldr	x8, [sp, #8]
  4104ec:	ldr	w1, [x8, #12]
  4104f0:	ldr	x9, [x8, #16]
  4104f4:	ldr	w2, [x9, #12]
  4104f8:	ldr	x9, [x8, #24]
  4104fc:	ldr	w3, [x9, #12]
  410500:	ldr	x9, [sp, #16]
  410504:	mov	x0, x9
  410508:	bl	401780 <printf@plt>
  41050c:	ldur	w15, [x29, #-16]
  410510:	cbz	w15, 410530 <printf@plt+0xedb0>
  410514:	ldr	x8, [sp, #8]
  410518:	ldr	w1, [x8, #12]
  41051c:	ldr	x9, [x8, #16]
  410520:	ldr	w2, [x9, #12]
  410524:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410528:	add	x0, x0, #0x449
  41052c:	bl	401780 <printf@plt>
  410530:	ldur	w0, [x29, #-16]
  410534:	ldp	x29, x30, [sp, #64]
  410538:	add	sp, sp, #0x50
  41053c:	ret
  410540:	sub	sp, sp, #0x40
  410544:	stp	x29, x30, [sp, #48]
  410548:	add	x29, sp, #0x30
  41054c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410550:	add	x8, x8, #0xa40
  410554:	stur	x0, [x29, #-8]
  410558:	ldur	x9, [x29, #-8]
  41055c:	ldr	w10, [x8]
  410560:	stur	x9, [x29, #-16]
  410564:	cbnz	w10, 41064c <printf@plt+0xeecc>
  410568:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  41056c:	add	x8, x8, #0x169
  410570:	mov	x0, x8
  410574:	str	x8, [sp, #24]
  410578:	bl	401780 <printf@plt>
  41057c:	ldur	x8, [x29, #-16]
  410580:	ldr	w1, [x8, #12]
  410584:	ldr	x9, [x8, #24]
  410588:	ldr	w2, [x9, #12]
  41058c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  410590:	add	x9, x9, #0x1ed
  410594:	mov	x0, x9
  410598:	str	x9, [sp, #16]
  41059c:	bl	401780 <printf@plt>
  4105a0:	ldur	x8, [x29, #-16]
  4105a4:	ldr	x9, [x8, #16]
  4105a8:	ldr	w1, [x9, #12]
  4105ac:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  4105b0:	add	x9, x9, #0x609
  4105b4:	mov	x0, x9
  4105b8:	bl	401780 <printf@plt>
  4105bc:	ldur	x8, [x29, #-16]
  4105c0:	ldr	x9, [x8, #24]
  4105c4:	ldr	x10, [x9]
  4105c8:	ldr	x10, [x10, #48]
  4105cc:	mov	x0, x9
  4105d0:	blr	x10
  4105d4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  4105d8:	add	x8, x8, #0x16b
  4105dc:	mov	x0, x8
  4105e0:	str	x8, [sp, #8]
  4105e4:	bl	401780 <printf@plt>
  4105e8:	ldr	x8, [sp, #24]
  4105ec:	mov	x0, x8
  4105f0:	bl	401780 <printf@plt>
  4105f4:	ldur	x8, [x29, #-16]
  4105f8:	ldr	w1, [x8, #12]
  4105fc:	ldr	x9, [x8, #16]
  410600:	ldr	w2, [x9, #12]
  410604:	ldr	x9, [sp, #16]
  410608:	mov	x0, x9
  41060c:	bl	401780 <printf@plt>
  410610:	ldur	x8, [x29, #-16]
  410614:	ldr	x9, [x8, #16]
  410618:	ldr	x10, [x9]
  41061c:	ldr	x10, [x10, #48]
  410620:	mov	x0, x9
  410624:	blr	x10
  410628:	ldr	x0, [sp, #8]
  41062c:	bl	401780 <printf@plt>
  410630:	ldur	x8, [x29, #-16]
  410634:	ldr	w1, [x8, #12]
  410638:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  41063c:	add	x9, x9, #0x20b
  410640:	mov	x0, x9
  410644:	bl	401780 <printf@plt>
  410648:	b	4106a8 <printf@plt+0xef28>
  41064c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410650:	add	x8, x8, #0xa40
  410654:	ldr	w9, [x8]
  410658:	cmp	w9, #0x1
  41065c:	b.ne	4106a8 <printf@plt+0xef28>  // b.any
  410660:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410664:	add	x0, x0, #0x617
  410668:	bl	401780 <printf@plt>
  41066c:	ldur	x8, [x29, #-16]
  410670:	ldr	x9, [x8, #16]
  410674:	ldr	x10, [x9]
  410678:	ldr	x10, [x10, #48]
  41067c:	mov	x0, x9
  410680:	blr	x10
  410684:	ldur	x8, [x29, #-16]
  410688:	ldr	x9, [x8, #24]
  41068c:	ldr	x10, [x9]
  410690:	ldr	x10, [x10, #48]
  410694:	mov	x0, x9
  410698:	blr	x10
  41069c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4106a0:	add	x0, x0, #0x6b3
  4106a4:	bl	401780 <printf@plt>
  4106a8:	ldp	x29, x30, [sp, #48]
  4106ac:	add	sp, sp, #0x40
  4106b0:	ret
  4106b4:	sub	sp, sp, #0x30
  4106b8:	stp	x29, x30, [sp, #32]
  4106bc:	add	x29, sp, #0x20
  4106c0:	stur	x0, [x29, #-8]
  4106c4:	stur	w1, [x29, #-12]
  4106c8:	ldur	x8, [x29, #-8]
  4106cc:	ldr	x9, [x8, #24]
  4106d0:	ldur	w10, [x29, #-12]
  4106d4:	add	w1, w10, #0x1
  4106d8:	ldr	x11, [x9]
  4106dc:	ldr	x11, [x11, #112]
  4106e0:	mov	x0, x9
  4106e4:	str	x8, [sp, #8]
  4106e8:	blr	x11
  4106ec:	ldr	x8, [sp, #8]
  4106f0:	ldr	x9, [x8, #16]
  4106f4:	ldur	w10, [x29, #-12]
  4106f8:	add	w1, w10, #0x1
  4106fc:	ldr	x11, [x9]
  410700:	ldr	x11, [x11, #112]
  410704:	mov	x0, x9
  410708:	blr	x11
  41070c:	ldp	x29, x30, [sp, #32]
  410710:	add	sp, sp, #0x30
  410714:	ret
  410718:	sub	sp, sp, #0x20
  41071c:	stp	x29, x30, [sp, #16]
  410720:	add	x29, sp, #0x10
  410724:	str	x0, [sp, #8]
  410728:	ldr	x0, [sp, #8]
  41072c:	bl	408900 <printf@plt+0x7180>
  410730:	ldp	x29, x30, [sp, #16]
  410734:	add	sp, sp, #0x20
  410738:	ret
  41073c:	sub	sp, sp, #0x40
  410740:	stp	x29, x30, [sp, #48]
  410744:	add	x29, sp, #0x30
  410748:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41074c:	add	x8, x8, #0xa10
  410750:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  410754:	add	x1, x1, #0xcba
  410758:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  41075c:	add	x9, x9, #0x62e
  410760:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  410764:	add	x10, x10, #0x352
  410768:	stur	x0, [x29, #-8]
  41076c:	ldur	x11, [x29, #-8]
  410770:	ldr	x0, [x8]
  410774:	stur	x8, [x29, #-16]
  410778:	str	x9, [sp, #24]
  41077c:	str	x10, [sp, #16]
  410780:	str	x11, [sp, #8]
  410784:	bl	401490 <fprintf@plt>
  410788:	ldr	x8, [sp, #8]
  41078c:	ldr	x9, [x8, #16]
  410790:	ldr	x10, [x9]
  410794:	ldr	x10, [x10]
  410798:	mov	x0, x9
  41079c:	blr	x10
  4107a0:	ldur	x8, [x29, #-16]
  4107a4:	ldr	x0, [x8]
  4107a8:	ldr	x1, [sp, #24]
  4107ac:	bl	401490 <fprintf@plt>
  4107b0:	ldr	x8, [sp, #8]
  4107b4:	ldr	x9, [x8, #24]
  4107b8:	ldr	x10, [x9]
  4107bc:	ldr	x10, [x10]
  4107c0:	mov	x0, x9
  4107c4:	blr	x10
  4107c8:	ldur	x8, [x29, #-16]
  4107cc:	ldr	x0, [x8]
  4107d0:	ldr	x1, [sp, #16]
  4107d4:	bl	401490 <fprintf@plt>
  4107d8:	ldp	x29, x30, [sp, #48]
  4107dc:	add	sp, sp, #0x40
  4107e0:	ret
  4107e4:	sub	sp, sp, #0x30
  4107e8:	stp	x29, x30, [sp, #32]
  4107ec:	add	x29, sp, #0x20
  4107f0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  4107f4:	add	x8, x8, #0xd98
  4107f8:	add	x8, x8, #0x10
  4107fc:	stur	x0, [x29, #-8]
  410800:	ldur	x9, [x29, #-8]
  410804:	mov	x0, x9
  410808:	str	x8, [sp, #16]
  41080c:	str	x9, [sp, #8]
  410810:	bl	409610 <printf@plt+0x7e90>
  410814:	ldr	x8, [sp, #16]
  410818:	ldr	x9, [sp, #8]
  41081c:	str	x8, [x9]
  410820:	ldp	x29, x30, [sp, #32]
  410824:	add	sp, sp, #0x30
  410828:	ret
  41082c:	sub	sp, sp, #0x30
  410830:	stp	x29, x30, [sp, #32]
  410834:	add	x29, sp, #0x20
  410838:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41083c:	add	x8, x8, #0xa40
  410840:	stur	x0, [x29, #-8]
  410844:	ldr	w9, [x8]
  410848:	cbnz	w9, 4108d0 <printf@plt+0xf150>
  41084c:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  410850:	add	x8, x8, #0xe8c
  410854:	ldr	w9, [x8]
  410858:	mov	w10, #0x7                   	// #7
  41085c:	mul	w1, w10, w9
  410860:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410864:	add	x0, x0, #0x63c
  410868:	str	x8, [sp, #16]
  41086c:	str	w10, [sp, #12]
  410870:	bl	401780 <printf@plt>
  410874:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410878:	add	x8, x8, #0xa28
  41087c:	ldr	w9, [x8]
  410880:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  410884:	add	x8, x8, #0x4d3
  410888:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  41088c:	add	x11, x11, #0x4c8
  410890:	cmp	w9, #0x0
  410894:	csel	x8, x11, x8, ne  // ne = any
  410898:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  41089c:	add	x11, x11, #0xe4c
  4108a0:	ldr	w1, [x11]
  4108a4:	mov	x0, x8
  4108a8:	bl	401780 <printf@plt>
  4108ac:	ldr	x8, [sp, #16]
  4108b0:	ldr	w9, [x8]
  4108b4:	ldr	w10, [sp, #12]
  4108b8:	mul	w1, w10, w9
  4108bc:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  4108c0:	add	x11, x11, #0x647
  4108c4:	mov	x0, x11
  4108c8:	bl	401780 <printf@plt>
  4108cc:	b	4108f0 <printf@plt+0xf170>
  4108d0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4108d4:	add	x8, x8, #0xa40
  4108d8:	ldr	w9, [x8]
  4108dc:	cmp	w9, #0x1
  4108e0:	b.ne	4108f0 <printf@plt+0xf170>  // b.any
  4108e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4108e8:	add	x0, x0, #0x653
  4108ec:	bl	401780 <printf@plt>
  4108f0:	ldp	x29, x30, [sp, #32]
  4108f4:	add	sp, sp, #0x30
  4108f8:	ret
  4108fc:	sub	sp, sp, #0x20
  410900:	stp	x29, x30, [sp, #16]
  410904:	add	x29, sp, #0x10
  410908:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41090c:	add	x8, x8, #0xa10
  410910:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  410914:	add	x1, x1, #0x665
  410918:	str	x0, [sp, #8]
  41091c:	ldr	x0, [x8]
  410920:	bl	401490 <fprintf@plt>
  410924:	ldp	x29, x30, [sp, #16]
  410928:	add	sp, sp, #0x20
  41092c:	ret
  410930:	sub	sp, sp, #0x50
  410934:	stp	x29, x30, [sp, #64]
  410938:	add	x29, sp, #0x40
  41093c:	stur	x0, [x29, #-16]
  410940:	ldur	x8, [x29, #-16]
  410944:	ldr	x9, [x8]
  410948:	ldr	x9, [x9, #72]
  41094c:	mov	x0, x8
  410950:	blr	x9
  410954:	cbz	w0, 4109e4 <printf@plt+0xf264>
  410958:	mov	x0, #0x20                  	// #32
  41095c:	bl	4190bc <_Znwm@@Base>
  410960:	ldur	x1, [x29, #-16]
  410964:	mov	x8, #0x10                  	// #16
  410968:	str	x0, [sp, #24]
  41096c:	mov	x0, x8
  410970:	str	x1, [sp, #16]
  410974:	bl	4190bc <_Znwm@@Base>
  410978:	str	x0, [sp, #8]
  41097c:	b	410980 <printf@plt+0xf200>
  410980:	ldr	x0, [sp, #8]
  410984:	adrp	x8, 410000 <printf@plt+0xe880>
  410988:	add	x8, x8, #0x7e4
  41098c:	blr	x8
  410990:	b	410994 <printf@plt+0xf214>
  410994:	ldr	x0, [sp, #24]
  410998:	ldr	x1, [sp, #16]
  41099c:	ldr	x2, [sp, #8]
  4109a0:	adrp	x8, 410000 <printf@plt+0xe880>
  4109a4:	add	x8, x8, #0x308
  4109a8:	blr	x8
  4109ac:	b	4109b0 <printf@plt+0xf230>
  4109b0:	ldr	x8, [sp, #24]
  4109b4:	stur	x8, [x29, #-8]
  4109b8:	b	410a24 <printf@plt+0xf2a4>
  4109bc:	stur	x0, [x29, #-24]
  4109c0:	stur	w1, [x29, #-28]
  4109c4:	b	4109d8 <printf@plt+0xf258>
  4109c8:	stur	x0, [x29, #-24]
  4109cc:	stur	w1, [x29, #-28]
  4109d0:	ldr	x0, [sp, #8]
  4109d4:	bl	419194 <_ZdlPv@@Base>
  4109d8:	ldr	x0, [sp, #24]
  4109dc:	bl	419194 <_ZdlPv@@Base>
  4109e0:	b	410a34 <printf@plt+0xf2b4>
  4109e4:	mov	x0, #0x18                  	// #24
  4109e8:	bl	4190bc <_Znwm@@Base>
  4109ec:	ldur	x1, [x29, #-16]
  4109f0:	str	x0, [sp]
  4109f4:	adrp	x8, 410000 <printf@plt+0xe880>
  4109f8:	add	x8, x8, #0xa3c
  4109fc:	blr	x8
  410a00:	b	410a04 <printf@plt+0xf284>
  410a04:	ldr	x8, [sp]
  410a08:	stur	x8, [x29, #-8]
  410a0c:	b	410a24 <printf@plt+0xf2a4>
  410a10:	stur	x0, [x29, #-24]
  410a14:	stur	w1, [x29, #-28]
  410a18:	ldr	x0, [sp]
  410a1c:	bl	419194 <_ZdlPv@@Base>
  410a20:	b	410a34 <printf@plt+0xf2b4>
  410a24:	ldur	x0, [x29, #-8]
  410a28:	ldp	x29, x30, [sp, #64]
  410a2c:	add	sp, sp, #0x50
  410a30:	ret
  410a34:	ldur	x0, [x29, #-24]
  410a38:	bl	401720 <_Unwind_Resume@plt>
  410a3c:	sub	sp, sp, #0x30
  410a40:	stp	x29, x30, [sp, #32]
  410a44:	add	x29, sp, #0x20
  410a48:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  410a4c:	add	x8, x8, #0xe20
  410a50:	add	x8, x8, #0x10
  410a54:	stur	x0, [x29, #-8]
  410a58:	str	x1, [sp, #16]
  410a5c:	ldur	x9, [x29, #-8]
  410a60:	ldr	x1, [sp, #16]
  410a64:	mov	x0, x9
  410a68:	str	x8, [sp, #8]
  410a6c:	str	x9, [sp]
  410a70:	bl	408c94 <printf@plt+0x7514>
  410a74:	ldr	x8, [sp, #8]
  410a78:	ldr	x9, [sp]
  410a7c:	str	x8, [x9]
  410a80:	ldp	x29, x30, [sp, #32]
  410a84:	add	sp, sp, #0x30
  410a88:	ret
  410a8c:	sub	sp, sp, #0x50
  410a90:	stp	x29, x30, [sp, #64]
  410a94:	add	x29, sp, #0x40
  410a98:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  410a9c:	add	x8, x8, #0xe8c
  410aa0:	mov	w9, #0x5                   	// #5
  410aa4:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x5e40>
  410aa8:	add	x10, x10, #0x676
  410aac:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x2e40>
  410ab0:	add	x11, x11, #0x938
  410ab4:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x2e40>
  410ab8:	add	x12, x12, #0x94c
  410abc:	stur	x0, [x29, #-8]
  410ac0:	stur	w1, [x29, #-12]
  410ac4:	ldur	x13, [x29, #-8]
  410ac8:	ldr	x14, [x13, #16]
  410acc:	ldur	w1, [x29, #-12]
  410ad0:	ldr	x15, [x14]
  410ad4:	ldr	x15, [x15, #24]
  410ad8:	mov	x0, x14
  410adc:	stur	x8, [x29, #-24]
  410ae0:	stur	w9, [x29, #-28]
  410ae4:	str	x10, [sp, #24]
  410ae8:	str	x11, [sp, #16]
  410aec:	str	x12, [sp, #8]
  410af0:	str	x13, [sp]
  410af4:	blr	x15
  410af8:	stur	w0, [x29, #-16]
  410afc:	ldr	x8, [sp]
  410b00:	ldr	w1, [x8, #12]
  410b04:	ldr	x10, [x8, #16]
  410b08:	ldr	w2, [x10, #12]
  410b0c:	ldur	x10, [x29, #-24]
  410b10:	ldr	w9, [x10]
  410b14:	ldur	w16, [x29, #-28]
  410b18:	mul	w3, w9, w16
  410b1c:	ldr	x0, [sp, #24]
  410b20:	bl	401780 <printf@plt>
  410b24:	ldr	x8, [sp]
  410b28:	ldr	w1, [x8, #12]
  410b2c:	ldr	x10, [x8, #16]
  410b30:	ldr	w2, [x10, #12]
  410b34:	ldr	x10, [sp, #16]
  410b38:	mov	x0, x10
  410b3c:	bl	401780 <printf@plt>
  410b40:	ldr	x8, [sp]
  410b44:	ldr	w1, [x8, #12]
  410b48:	ldr	x10, [x8, #16]
  410b4c:	ldr	w2, [x10, #12]
  410b50:	ldr	x10, [sp, #8]
  410b54:	mov	x0, x10
  410b58:	bl	401780 <printf@plt>
  410b5c:	ldur	w9, [x29, #-16]
  410b60:	mov	w0, w9
  410b64:	ldp	x29, x30, [sp, #64]
  410b68:	add	sp, sp, #0x50
  410b6c:	ret
  410b70:	sub	sp, sp, #0x20
  410b74:	stp	x29, x30, [sp, #16]
  410b78:	add	x29, sp, #0x10
  410b7c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410b80:	add	x8, x8, #0xa40
  410b84:	str	x0, [sp, #8]
  410b88:	ldr	x9, [sp, #8]
  410b8c:	ldr	w10, [x8]
  410b90:	str	x9, [sp]
  410b94:	cbnz	w10, 410c40 <printf@plt+0xf4c0>
  410b98:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  410b9c:	add	x0, x0, #0x169
  410ba0:	bl	401780 <printf@plt>
  410ba4:	ldr	x8, [sp]
  410ba8:	ldr	x9, [x8, #16]
  410bac:	ldr	w1, [x9, #12]
  410bb0:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  410bb4:	add	x9, x9, #0xe8c
  410bb8:	ldr	w10, [x9]
  410bbc:	mov	w11, #0x7                   	// #7
  410bc0:	mul	w2, w11, w10
  410bc4:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410bc8:	add	x9, x9, #0x68d
  410bcc:	mov	x0, x9
  410bd0:	bl	401780 <printf@plt>
  410bd4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410bd8:	add	x8, x8, #0xa28
  410bdc:	ldr	w10, [x8]
  410be0:	cbz	w10, 410c00 <printf@plt+0xf480>
  410be4:	ldr	x8, [sp]
  410be8:	ldr	x9, [x8, #16]
  410bec:	ldr	w1, [x9, #12]
  410bf0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410bf4:	add	x0, x0, #0x53f
  410bf8:	bl	401780 <printf@plt>
  410bfc:	b	410c18 <printf@plt+0xf498>
  410c00:	ldr	x8, [sp]
  410c04:	ldr	x9, [x8, #16]
  410c08:	ldr	w1, [x9, #12]
  410c0c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410c10:	add	x0, x0, #0x550
  410c14:	bl	401780 <printf@plt>
  410c18:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  410c1c:	add	x0, x0, #0x16b
  410c20:	bl	401780 <printf@plt>
  410c24:	ldr	x8, [sp]
  410c28:	ldr	x9, [x8, #16]
  410c2c:	ldr	x10, [x9]
  410c30:	ldr	x10, [x10, #48]
  410c34:	mov	x0, x9
  410c38:	blr	x10
  410c3c:	b	410c84 <printf@plt+0xf504>
  410c40:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410c44:	add	x8, x8, #0xa40
  410c48:	ldr	w9, [x8]
  410c4c:	cmp	w9, #0x1
  410c50:	b.ne	410c84 <printf@plt+0xf504>  // b.any
  410c54:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410c58:	add	x0, x0, #0x617
  410c5c:	bl	401780 <printf@plt>
  410c60:	ldr	x8, [sp]
  410c64:	ldr	x9, [x8, #16]
  410c68:	ldr	x10, [x9]
  410c6c:	ldr	x10, [x10, #48]
  410c70:	mov	x0, x9
  410c74:	blr	x10
  410c78:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410c7c:	add	x0, x0, #0x6a4
  410c80:	bl	401780 <printf@plt>
  410c84:	ldp	x29, x30, [sp, #16]
  410c88:	add	sp, sp, #0x20
  410c8c:	ret
  410c90:	sub	sp, sp, #0x20
  410c94:	stp	x29, x30, [sp, #16]
  410c98:	add	x29, sp, #0x10
  410c9c:	str	x0, [sp, #8]
  410ca0:	ldr	x0, [sp, #8]
  410ca4:	bl	408900 <printf@plt+0x7180>
  410ca8:	ldp	x29, x30, [sp, #16]
  410cac:	add	sp, sp, #0x20
  410cb0:	ret
  410cb4:	sub	sp, sp, #0x30
  410cb8:	stp	x29, x30, [sp, #32]
  410cbc:	add	x29, sp, #0x20
  410cc0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410cc4:	add	x8, x8, #0xa10
  410cc8:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  410ccc:	add	x1, x1, #0xcba
  410cd0:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410cd4:	add	x9, x9, #0x6bd
  410cd8:	stur	x0, [x29, #-8]
  410cdc:	ldur	x10, [x29, #-8]
  410ce0:	ldr	x0, [x8]
  410ce4:	str	x8, [sp, #16]
  410ce8:	str	x9, [sp, #8]
  410cec:	str	x10, [sp]
  410cf0:	bl	401490 <fprintf@plt>
  410cf4:	ldr	x8, [sp]
  410cf8:	ldr	x9, [x8, #16]
  410cfc:	ldr	x10, [x9]
  410d00:	ldr	x10, [x10]
  410d04:	mov	x0, x9
  410d08:	blr	x10
  410d0c:	ldr	x8, [sp, #16]
  410d10:	ldr	x0, [x8]
  410d14:	ldr	x1, [sp, #8]
  410d18:	bl	401490 <fprintf@plt>
  410d1c:	ldp	x29, x30, [sp, #32]
  410d20:	add	sp, sp, #0x30
  410d24:	ret
  410d28:	sub	sp, sp, #0x40
  410d2c:	stp	x29, x30, [sp, #48]
  410d30:	add	x29, sp, #0x30
  410d34:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  410d38:	add	x8, x8, #0xea8
  410d3c:	add	x8, x8, #0x10
  410d40:	stur	x0, [x29, #-8]
  410d44:	stur	x1, [x29, #-16]
  410d48:	str	x2, [sp, #24]
  410d4c:	ldur	x9, [x29, #-8]
  410d50:	ldr	x1, [sp, #24]
  410d54:	mov	x0, x9
  410d58:	str	x8, [sp, #16]
  410d5c:	str	x9, [sp, #8]
  410d60:	bl	408c94 <printf@plt+0x7514>
  410d64:	ldr	x8, [sp, #16]
  410d68:	ldr	x9, [sp, #8]
  410d6c:	str	x8, [x9]
  410d70:	ldur	x10, [x29, #-16]
  410d74:	str	x10, [x9, #24]
  410d78:	ldp	x29, x30, [sp, #48]
  410d7c:	add	sp, sp, #0x40
  410d80:	ret
  410d84:	sub	sp, sp, #0x60
  410d88:	stp	x29, x30, [sp, #80]
  410d8c:	add	x29, sp, #0x50
  410d90:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  410d94:	add	x8, x8, #0xff8
  410d98:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  410d9c:	add	x9, x9, #0x6c6
  410da0:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  410da4:	add	x10, x10, #0xa
  410da8:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x3e40>
  410dac:	add	x11, x11, #0x37
  410db0:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x2e40>
  410db4:	add	x12, x12, #0x938
  410db8:	adrp	x13, 41c000 <_ZdlPvm@@Base+0x2e40>
  410dbc:	add	x13, x13, #0x94c
  410dc0:	adrp	x14, 41c000 <_ZdlPvm@@Base+0x2e40>
  410dc4:	add	x14, x14, #0x95f
  410dc8:	stur	x0, [x29, #-8]
  410dcc:	stur	w1, [x29, #-12]
  410dd0:	ldur	x15, [x29, #-8]
  410dd4:	ldr	w1, [x15, #12]
  410dd8:	mov	x0, x8
  410ddc:	stur	x9, [x29, #-24]
  410de0:	stur	x10, [x29, #-32]
  410de4:	str	x11, [sp, #40]
  410de8:	str	x12, [sp, #32]
  410dec:	str	x13, [sp, #24]
  410df0:	str	x14, [sp, #16]
  410df4:	str	x15, [sp, #8]
  410df8:	bl	401780 <printf@plt>
  410dfc:	ldr	x8, [sp, #8]
  410e00:	ldr	x1, [x8, #24]
  410e04:	ldur	x9, [x29, #-24]
  410e08:	mov	x0, x9
  410e0c:	bl	401780 <printf@plt>
  410e10:	ldr	x8, [sp, #8]
  410e14:	ldr	w1, [x8, #12]
  410e18:	ldur	x9, [x29, #-32]
  410e1c:	mov	x0, x9
  410e20:	bl	401780 <printf@plt>
  410e24:	ldr	x8, [sp, #8]
  410e28:	ldr	x9, [x8, #16]
  410e2c:	ldur	w1, [x29, #-12]
  410e30:	ldr	x10, [x9]
  410e34:	ldr	x10, [x10, #24]
  410e38:	mov	x0, x9
  410e3c:	blr	x10
  410e40:	stur	w0, [x29, #-16]
  410e44:	ldr	x8, [sp, #8]
  410e48:	ldr	w1, [x8, #12]
  410e4c:	ldr	x0, [sp, #40]
  410e50:	bl	401780 <printf@plt>
  410e54:	ldr	x8, [sp, #8]
  410e58:	ldr	w1, [x8, #12]
  410e5c:	ldr	x9, [x8, #16]
  410e60:	ldr	w2, [x9, #12]
  410e64:	ldr	x9, [sp, #32]
  410e68:	mov	x0, x9
  410e6c:	bl	401780 <printf@plt>
  410e70:	ldr	x8, [sp, #8]
  410e74:	ldr	w1, [x8, #12]
  410e78:	ldr	x9, [x8, #16]
  410e7c:	ldr	w2, [x9, #12]
  410e80:	ldr	x9, [sp, #24]
  410e84:	mov	x0, x9
  410e88:	bl	401780 <printf@plt>
  410e8c:	ldr	x8, [sp, #8]
  410e90:	ldr	w1, [x8, #12]
  410e94:	ldr	x9, [x8, #16]
  410e98:	ldr	w2, [x9, #12]
  410e9c:	ldr	x9, [sp, #16]
  410ea0:	mov	x0, x9
  410ea4:	bl	401780 <printf@plt>
  410ea8:	ldur	w16, [x29, #-16]
  410eac:	mov	w0, w16
  410eb0:	ldp	x29, x30, [sp, #80]
  410eb4:	add	sp, sp, #0x60
  410eb8:	ret
  410ebc:	sub	sp, sp, #0x20
  410ec0:	stp	x29, x30, [sp, #16]
  410ec4:	add	x29, sp, #0x10
  410ec8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410ecc:	add	x8, x8, #0xa40
  410ed0:	str	x0, [sp, #8]
  410ed4:	ldr	x9, [sp, #8]
  410ed8:	ldr	w10, [x8]
  410edc:	str	x9, [sp]
  410ee0:	cbnz	w10, 410f28 <printf@plt+0xf7a8>
  410ee4:	ldr	x8, [sp]
  410ee8:	ldr	w1, [x8, #12]
  410eec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  410ef0:	add	x0, x0, #0x15b
  410ef4:	bl	401780 <printf@plt>
  410ef8:	ldr	x8, [sp]
  410efc:	ldr	x9, [x8, #16]
  410f00:	ldr	x10, [x9]
  410f04:	ldr	x10, [x10, #48]
  410f08:	mov	x0, x9
  410f0c:	blr	x10
  410f10:	ldr	x8, [sp]
  410f14:	ldr	w1, [x8, #12]
  410f18:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  410f1c:	add	x0, x0, #0x1df
  410f20:	bl	401780 <printf@plt>
  410f24:	b	410f74 <printf@plt+0xf7f4>
  410f28:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410f2c:	add	x8, x8, #0xa40
  410f30:	ldr	w9, [x8]
  410f34:	cmp	w9, #0x1
  410f38:	b.ne	410f74 <printf@plt+0xf7f4>  // b.any
  410f3c:	ldr	x8, [sp]
  410f40:	ldr	x1, [x8, #24]
  410f44:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410f48:	add	x0, x0, #0x6ce
  410f4c:	bl	401780 <printf@plt>
  410f50:	ldr	x8, [sp]
  410f54:	ldr	x9, [x8, #16]
  410f58:	ldr	x10, [x9]
  410f5c:	ldr	x10, [x10, #48]
  410f60:	mov	x0, x9
  410f64:	blr	x10
  410f68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  410f6c:	add	x0, x0, #0x6e5
  410f70:	bl	401780 <printf@plt>
  410f74:	ldp	x29, x30, [sp, #16]
  410f78:	add	sp, sp, #0x20
  410f7c:	ret
  410f80:	sub	sp, sp, #0x20
  410f84:	stp	x29, x30, [sp, #16]
  410f88:	add	x29, sp, #0x10
  410f8c:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  410f90:	add	x8, x8, #0xea8
  410f94:	add	x8, x8, #0x10
  410f98:	str	x0, [sp, #8]
  410f9c:	ldr	x9, [sp, #8]
  410fa0:	str	x8, [x9]
  410fa4:	ldr	x0, [x9, #24]
  410fa8:	str	x9, [sp]
  410fac:	bl	401510 <free@plt>
  410fb0:	ldr	x0, [sp]
  410fb4:	bl	408cf4 <printf@plt+0x7574>
  410fb8:	ldp	x29, x30, [sp, #16]
  410fbc:	add	sp, sp, #0x20
  410fc0:	ret
  410fc4:	sub	sp, sp, #0x20
  410fc8:	stp	x29, x30, [sp, #16]
  410fcc:	add	x29, sp, #0x10
  410fd0:	adrp	x8, 410000 <printf@plt+0xe880>
  410fd4:	add	x8, x8, #0xf80
  410fd8:	str	x0, [sp, #8]
  410fdc:	ldr	x9, [sp, #8]
  410fe0:	mov	x0, x9
  410fe4:	str	x9, [sp]
  410fe8:	blr	x8
  410fec:	ldr	x0, [sp]
  410ff0:	bl	419194 <_ZdlPv@@Base>
  410ff4:	ldp	x29, x30, [sp, #16]
  410ff8:	add	sp, sp, #0x20
  410ffc:	ret
  411000:	sub	sp, sp, #0x30
  411004:	stp	x29, x30, [sp, #32]
  411008:	add	x29, sp, #0x20
  41100c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411010:	add	x8, x8, #0xa10
  411014:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  411018:	add	x1, x1, #0x6ef
  41101c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  411020:	add	x9, x9, #0x352
  411024:	stur	x0, [x29, #-8]
  411028:	ldur	x10, [x29, #-8]
  41102c:	ldr	x0, [x8]
  411030:	ldr	x2, [x10, #24]
  411034:	str	x8, [sp, #16]
  411038:	str	x9, [sp, #8]
  41103c:	str	x10, [sp]
  411040:	bl	401490 <fprintf@plt>
  411044:	ldr	x8, [sp]
  411048:	ldr	x9, [x8, #16]
  41104c:	ldr	x10, [x9]
  411050:	ldr	x10, [x10]
  411054:	mov	x0, x9
  411058:	blr	x10
  41105c:	ldr	x8, [sp, #16]
  411060:	ldr	x0, [x8]
  411064:	ldr	x1, [sp, #8]
  411068:	bl	401490 <fprintf@plt>
  41106c:	ldp	x29, x30, [sp, #32]
  411070:	add	sp, sp, #0x30
  411074:	ret
  411078:	sub	sp, sp, #0x40
  41107c:	stp	x29, x30, [sp, #48]
  411080:	add	x29, sp, #0x30
  411084:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  411088:	add	x8, x8, #0xf30
  41108c:	add	x8, x8, #0x10
  411090:	stur	x0, [x29, #-8]
  411094:	stur	x1, [x29, #-16]
  411098:	str	x2, [sp, #24]
  41109c:	ldur	x9, [x29, #-8]
  4110a0:	ldr	x1, [sp, #24]
  4110a4:	mov	x0, x9
  4110a8:	str	x8, [sp, #16]
  4110ac:	str	x9, [sp, #8]
  4110b0:	bl	408c94 <printf@plt+0x7514>
  4110b4:	ldr	x8, [sp, #16]
  4110b8:	ldr	x9, [sp, #8]
  4110bc:	str	x8, [x9]
  4110c0:	ldur	x10, [x29, #-16]
  4110c4:	str	x10, [x9, #24]
  4110c8:	ldp	x29, x30, [sp, #48]
  4110cc:	add	sp, sp, #0x40
  4110d0:	ret
  4110d4:	sub	sp, sp, #0x20
  4110d8:	stp	x29, x30, [sp, #16]
  4110dc:	add	x29, sp, #0x10
  4110e0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  4110e4:	add	x8, x8, #0xf30
  4110e8:	add	x8, x8, #0x10
  4110ec:	str	x0, [sp, #8]
  4110f0:	ldr	x9, [sp, #8]
  4110f4:	str	x8, [x9]
  4110f8:	ldr	x0, [x9, #24]
  4110fc:	str	x9, [sp]
  411100:	bl	401510 <free@plt>
  411104:	ldr	x0, [sp]
  411108:	bl	408cf4 <printf@plt+0x7574>
  41110c:	ldp	x29, x30, [sp, #16]
  411110:	add	sp, sp, #0x20
  411114:	ret
  411118:	sub	sp, sp, #0x20
  41111c:	stp	x29, x30, [sp, #16]
  411120:	add	x29, sp, #0x10
  411124:	adrp	x8, 411000 <printf@plt+0xf880>
  411128:	add	x8, x8, #0xd4
  41112c:	str	x0, [sp, #8]
  411130:	ldr	x9, [sp, #8]
  411134:	mov	x0, x9
  411138:	str	x9, [sp]
  41113c:	blr	x8
  411140:	ldr	x0, [sp]
  411144:	bl	419194 <_ZdlPv@@Base>
  411148:	ldp	x29, x30, [sp, #16]
  41114c:	add	sp, sp, #0x20
  411150:	ret
  411154:	sub	sp, sp, #0x70
  411158:	stp	x29, x30, [sp, #96]
  41115c:	add	x29, sp, #0x60
  411160:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  411164:	add	x8, x8, #0xac8
  411168:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  41116c:	add	x9, x9, #0x6fa
  411170:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  411174:	add	x10, x10, #0x606
  411178:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  41117c:	add	x11, x11, #0x70b
  411180:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x2e40>
  411184:	add	x12, x12, #0x938
  411188:	adrp	x13, 41c000 <_ZdlPvm@@Base+0x2e40>
  41118c:	add	x13, x13, #0x94c
  411190:	adrp	x14, 41c000 <_ZdlPvm@@Base+0x2e40>
  411194:	add	x14, x14, #0x95f
  411198:	stur	x0, [x29, #-8]
  41119c:	stur	w1, [x29, #-12]
  4111a0:	ldur	x15, [x29, #-8]
  4111a4:	ldr	x16, [x8]
  4111a8:	stur	x16, [x29, #-24]
  4111ac:	ldr	x16, [x15, #24]
  4111b0:	str	x16, [x8]
  4111b4:	ldr	w1, [x15, #12]
  4111b8:	mov	x0, x9
  4111bc:	stur	x8, [x29, #-40]
  4111c0:	str	x10, [sp, #48]
  4111c4:	str	x11, [sp, #40]
  4111c8:	str	x12, [sp, #32]
  4111cc:	str	x13, [sp, #24]
  4111d0:	str	x14, [sp, #16]
  4111d4:	str	x15, [sp, #8]
  4111d8:	bl	401780 <printf@plt>
  4111dc:	ldr	x8, [sp, #8]
  4111e0:	ldr	x1, [x8, #24]
  4111e4:	ldr	x9, [sp, #48]
  4111e8:	mov	x0, x9
  4111ec:	bl	401780 <printf@plt>
  4111f0:	ldr	x8, [sp, #8]
  4111f4:	ldr	x9, [x8, #16]
  4111f8:	ldur	w1, [x29, #-12]
  4111fc:	ldr	x10, [x9]
  411200:	ldr	x10, [x10, #24]
  411204:	mov	x0, x9
  411208:	blr	x10
  41120c:	stur	w0, [x29, #-28]
  411210:	ldur	x8, [x29, #-24]
  411214:	ldur	x9, [x29, #-40]
  411218:	str	x8, [x9]
  41121c:	ldr	x8, [sp, #8]
  411220:	ldr	w1, [x8, #12]
  411224:	ldr	x0, [sp, #40]
  411228:	bl	401780 <printf@plt>
  41122c:	ldr	x8, [sp, #8]
  411230:	ldr	w1, [x8, #12]
  411234:	ldr	x9, [x8, #16]
  411238:	ldr	w2, [x9, #12]
  41123c:	ldr	x9, [sp, #32]
  411240:	mov	x0, x9
  411244:	bl	401780 <printf@plt>
  411248:	ldr	x8, [sp, #8]
  41124c:	ldr	w1, [x8, #12]
  411250:	ldr	x9, [x8, #16]
  411254:	ldr	w2, [x9, #12]
  411258:	ldr	x9, [sp, #24]
  41125c:	mov	x0, x9
  411260:	bl	401780 <printf@plt>
  411264:	ldr	x8, [sp, #8]
  411268:	ldr	w1, [x8, #12]
  41126c:	ldr	x9, [x8, #16]
  411270:	ldr	w2, [x9, #12]
  411274:	ldr	x9, [sp, #16]
  411278:	mov	x0, x9
  41127c:	bl	401780 <printf@plt>
  411280:	ldur	w17, [x29, #-28]
  411284:	mov	w0, w17
  411288:	ldp	x29, x30, [sp, #96]
  41128c:	add	sp, sp, #0x70
  411290:	ret
  411294:	sub	sp, sp, #0x40
  411298:	stp	x29, x30, [sp, #48]
  41129c:	add	x29, sp, #0x30
  4112a0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4112a4:	add	x8, x8, #0xa40
  4112a8:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  4112ac:	add	x9, x9, #0xac8
  4112b0:	stur	x0, [x29, #-8]
  4112b4:	ldur	x10, [x29, #-8]
  4112b8:	ldr	w11, [x8]
  4112bc:	str	x9, [sp, #16]
  4112c0:	str	x10, [sp, #8]
  4112c4:	cbnz	w11, 41132c <printf@plt+0xfbac>
  4112c8:	ldr	x8, [sp, #8]
  4112cc:	ldr	x1, [x8, #24]
  4112d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  4112d4:	add	x0, x0, #0x78c
  4112d8:	bl	401780 <printf@plt>
  4112dc:	ldr	x8, [sp, #16]
  4112e0:	ldr	x9, [x8]
  4112e4:	stur	x9, [x29, #-16]
  4112e8:	ldr	x9, [sp, #8]
  4112ec:	ldr	x10, [x9, #24]
  4112f0:	str	x10, [x8]
  4112f4:	ldr	x10, [x9, #16]
  4112f8:	ldr	x11, [x10]
  4112fc:	ldr	x11, [x11, #48]
  411300:	mov	x0, x10
  411304:	blr	x11
  411308:	ldur	x8, [x29, #-16]
  41130c:	ldr	x9, [sp, #16]
  411310:	str	x8, [x9]
  411314:	ldr	x8, [sp, #8]
  411318:	ldr	w1, [x8, #12]
  41131c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411320:	add	x0, x0, #0x719
  411324:	bl	401780 <printf@plt>
  411328:	b	411414 <printf@plt+0xfc94>
  41132c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411330:	add	x8, x8, #0xa40
  411334:	ldr	w9, [x8]
  411338:	cmp	w9, #0x1
  41133c:	b.ne	411414 <printf@plt+0xfc94>  // b.any
  411340:	ldr	x8, [sp, #8]
  411344:	ldr	x9, [x8, #24]
  411348:	str	x9, [sp, #24]
  41134c:	ldr	x9, [x8, #24]
  411350:	ldrb	w10, [x9]
  411354:	cmp	w10, #0x42
  411358:	str	w10, [sp, #4]
  41135c:	b.eq	4113c4 <printf@plt+0xfc44>  // b.none
  411360:	b	411364 <printf@plt+0xfbe4>
  411364:	ldr	w8, [sp, #4]
  411368:	cmp	w8, #0x49
  41136c:	b.eq	4113b4 <printf@plt+0xfc34>  // b.none
  411370:	b	411374 <printf@plt+0xfbf4>
  411374:	ldr	w8, [sp, #4]
  411378:	cmp	w8, #0x52
  41137c:	b.eq	4113d4 <printf@plt+0xfc54>  // b.none
  411380:	b	411384 <printf@plt+0xfc04>
  411384:	ldr	w8, [sp, #4]
  411388:	cmp	w8, #0x62
  41138c:	b.eq	4113c4 <printf@plt+0xfc44>  // b.none
  411390:	b	411394 <printf@plt+0xfc14>
  411394:	ldr	w8, [sp, #4]
  411398:	cmp	w8, #0x69
  41139c:	b.eq	4113b4 <printf@plt+0xfc34>  // b.none
  4113a0:	b	4113a4 <printf@plt+0xfc24>
  4113a4:	ldr	w8, [sp, #4]
  4113a8:	cmp	w8, #0x72
  4113ac:	b.eq	4113d4 <printf@plt+0xfc54>  // b.none
  4113b0:	b	4113d4 <printf@plt+0xfc54>
  4113b4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4113b8:	add	x8, x8, #0x9b4
  4113bc:	str	x8, [sp, #24]
  4113c0:	b	4113e0 <printf@plt+0xfc60>
  4113c4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4113c8:	add	x8, x8, #0x9af
  4113cc:	str	x8, [sp, #24]
  4113d0:	b	4113e0 <printf@plt+0xfc60>
  4113d4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  4113d8:	add	x8, x8, #0x726
  4113dc:	str	x8, [sp, #24]
  4113e0:	ldr	x1, [sp, #24]
  4113e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4113e8:	add	x0, x0, #0x72d
  4113ec:	bl	401780 <printf@plt>
  4113f0:	ldr	x8, [sp, #8]
  4113f4:	ldr	x9, [x8, #16]
  4113f8:	ldr	x10, [x9]
  4113fc:	ldr	x10, [x10, #48]
  411400:	mov	x0, x9
  411404:	blr	x10
  411408:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41140c:	add	x0, x0, #0x6e5
  411410:	bl	401780 <printf@plt>
  411414:	ldp	x29, x30, [sp, #48]
  411418:	add	sp, sp, #0x40
  41141c:	ret
  411420:	sub	sp, sp, #0x30
  411424:	stp	x29, x30, [sp, #32]
  411428:	add	x29, sp, #0x20
  41142c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411430:	add	x8, x8, #0xa10
  411434:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  411438:	add	x1, x1, #0x747
  41143c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  411440:	add	x9, x9, #0x352
  411444:	stur	x0, [x29, #-8]
  411448:	ldur	x10, [x29, #-8]
  41144c:	ldr	x0, [x8]
  411450:	ldr	x2, [x10, #24]
  411454:	str	x8, [sp, #16]
  411458:	str	x9, [sp, #8]
  41145c:	str	x10, [sp]
  411460:	bl	401490 <fprintf@plt>
  411464:	ldr	x8, [sp]
  411468:	ldr	x9, [x8, #16]
  41146c:	ldr	x10, [x9]
  411470:	ldr	x10, [x10]
  411474:	mov	x0, x9
  411478:	blr	x10
  41147c:	ldr	x8, [sp, #16]
  411480:	ldr	x0, [x8]
  411484:	ldr	x1, [sp, #8]
  411488:	bl	401490 <fprintf@plt>
  41148c:	ldp	x29, x30, [sp, #32]
  411490:	add	sp, sp, #0x30
  411494:	ret
  411498:	sub	sp, sp, #0x30
  41149c:	stp	x29, x30, [sp, #32]
  4114a0:	add	x29, sp, #0x20
  4114a4:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x4e40>
  4114a8:	add	x8, x8, #0xfb8
  4114ac:	add	x8, x8, #0x10
  4114b0:	stur	x0, [x29, #-8]
  4114b4:	str	x1, [sp, #16]
  4114b8:	ldur	x9, [x29, #-8]
  4114bc:	ldr	x1, [sp, #16]
  4114c0:	mov	x0, x9
  4114c4:	str	x8, [sp, #8]
  4114c8:	str	x9, [sp]
  4114cc:	bl	408c94 <printf@plt+0x7514>
  4114d0:	ldr	x8, [sp, #8]
  4114d4:	ldr	x9, [sp]
  4114d8:	str	x8, [x9]
  4114dc:	ldp	x29, x30, [sp, #32]
  4114e0:	add	sp, sp, #0x30
  4114e4:	ret
  4114e8:	sub	sp, sp, #0x50
  4114ec:	stp	x29, x30, [sp, #64]
  4114f0:	add	x29, sp, #0x40
  4114f4:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4114f8:	add	x8, x8, #0xe40
  4114fc:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  411500:	add	x9, x9, #0x752
  411504:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  411508:	add	x10, x10, #0x94c
  41150c:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x2e40>
  411510:	add	x11, x11, #0x95f
  411514:	stur	x0, [x29, #-8]
  411518:	stur	w1, [x29, #-12]
  41151c:	ldur	x12, [x29, #-8]
  411520:	ldr	x13, [x12, #16]
  411524:	ldur	w1, [x29, #-12]
  411528:	ldr	x14, [x13]
  41152c:	ldr	x14, [x14, #24]
  411530:	mov	x0, x13
  411534:	stur	x8, [x29, #-24]
  411538:	str	x9, [sp, #32]
  41153c:	str	x10, [sp, #24]
  411540:	str	x11, [sp, #16]
  411544:	str	x12, [sp, #8]
  411548:	blr	x14
  41154c:	stur	w0, [x29, #-16]
  411550:	ldr	x8, [sp, #8]
  411554:	ldr	w1, [x8, #12]
  411558:	ldr	x9, [x8, #16]
  41155c:	ldr	w2, [x9, #12]
  411560:	ldur	x9, [x29, #-24]
  411564:	ldr	w3, [x9]
  411568:	ldr	x0, [sp, #32]
  41156c:	bl	401780 <printf@plt>
  411570:	ldr	x8, [sp, #8]
  411574:	ldr	w1, [x8, #12]
  411578:	ldr	x9, [x8, #16]
  41157c:	ldr	w2, [x9, #12]
  411580:	ldr	x9, [sp, #24]
  411584:	mov	x0, x9
  411588:	bl	401780 <printf@plt>
  41158c:	ldr	x8, [sp, #8]
  411590:	ldr	w1, [x8, #12]
  411594:	ldr	x9, [x8, #16]
  411598:	ldr	w2, [x9, #12]
  41159c:	ldr	x9, [sp, #16]
  4115a0:	mov	x0, x9
  4115a4:	bl	401780 <printf@plt>
  4115a8:	ldur	w15, [x29, #-16]
  4115ac:	mov	w0, w15
  4115b0:	ldp	x29, x30, [sp, #64]
  4115b4:	add	sp, sp, #0x50
  4115b8:	ret
  4115bc:	sub	sp, sp, #0x20
  4115c0:	stp	x29, x30, [sp, #16]
  4115c4:	add	x29, sp, #0x10
  4115c8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4115cc:	add	x8, x8, #0xa40
  4115d0:	str	x0, [sp, #8]
  4115d4:	ldr	x9, [sp, #8]
  4115d8:	ldr	w10, [x8]
  4115dc:	str	x9, [sp]
  4115e0:	cbnz	w10, 41164c <printf@plt+0xfecc>
  4115e4:	ldr	x8, [sp]
  4115e8:	ldr	x9, [x8, #16]
  4115ec:	ldr	x10, [x9]
  4115f0:	ldr	x10, [x10, #48]
  4115f4:	mov	x0, x9
  4115f8:	blr	x10
  4115fc:	ldr	x8, [sp]
  411600:	ldr	x9, [x8, #16]
  411604:	ldr	w1, [x9, #12]
  411608:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41160c:	add	x0, x0, #0x76a
  411610:	bl	401780 <printf@plt>
  411614:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  411618:	add	x8, x8, #0xe40
  41161c:	ldr	w1, [x8]
  411620:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  411624:	add	x8, x8, #0xa30
  411628:	mov	x0, x8
  41162c:	bl	401780 <printf@plt>
  411630:	ldr	x8, [sp]
  411634:	ldr	x9, [x8, #16]
  411638:	ldr	x10, [x9]
  41163c:	ldr	x10, [x10, #48]
  411640:	mov	x0, x9
  411644:	blr	x10
  411648:	b	411690 <printf@plt+0xff10>
  41164c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411650:	add	x8, x8, #0xa40
  411654:	ldr	w9, [x8]
  411658:	cmp	w9, #0x1
  41165c:	b.ne	411690 <printf@plt+0xff10>  // b.any
  411660:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411664:	add	x0, x0, #0x779
  411668:	bl	401780 <printf@plt>
  41166c:	ldr	x8, [sp]
  411670:	ldr	x9, [x8, #16]
  411674:	ldr	x10, [x9]
  411678:	ldr	x10, [x10, #48]
  41167c:	mov	x0, x9
  411680:	blr	x10
  411684:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411688:	add	x0, x0, #0x6e5
  41168c:	bl	401780 <printf@plt>
  411690:	ldp	x29, x30, [sp, #16]
  411694:	add	sp, sp, #0x20
  411698:	ret
  41169c:	sub	sp, sp, #0x30
  4116a0:	stp	x29, x30, [sp, #32]
  4116a4:	add	x29, sp, #0x20
  4116a8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4116ac:	add	x8, x8, #0xa10
  4116b0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  4116b4:	add	x1, x1, #0x79e
  4116b8:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  4116bc:	add	x9, x9, #0x352
  4116c0:	stur	x0, [x29, #-8]
  4116c4:	ldur	x10, [x29, #-8]
  4116c8:	ldr	x0, [x8]
  4116cc:	str	x8, [sp, #16]
  4116d0:	str	x9, [sp, #8]
  4116d4:	str	x10, [sp]
  4116d8:	bl	401490 <fprintf@plt>
  4116dc:	ldr	x8, [sp]
  4116e0:	ldr	x9, [x8, #16]
  4116e4:	ldr	x10, [x9]
  4116e8:	ldr	x10, [x10]
  4116ec:	mov	x0, x9
  4116f0:	blr	x10
  4116f4:	ldr	x8, [sp, #16]
  4116f8:	ldr	x0, [x8]
  4116fc:	ldr	x1, [sp, #8]
  411700:	bl	401490 <fprintf@plt>
  411704:	ldp	x29, x30, [sp, #32]
  411708:	add	sp, sp, #0x30
  41170c:	ret
  411710:	sub	sp, sp, #0x40
  411714:	stp	x29, x30, [sp, #48]
  411718:	add	x29, sp, #0x30
  41171c:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  411720:	add	x8, x8, #0x40
  411724:	add	x8, x8, #0x10
  411728:	stur	x0, [x29, #-8]
  41172c:	stur	w1, [x29, #-12]
  411730:	str	x2, [sp, #24]
  411734:	ldur	x9, [x29, #-8]
  411738:	ldr	x1, [sp, #24]
  41173c:	mov	x0, x9
  411740:	str	x8, [sp, #16]
  411744:	str	x9, [sp, #8]
  411748:	bl	408c94 <printf@plt+0x7514>
  41174c:	ldr	x8, [sp, #16]
  411750:	ldr	x9, [sp, #8]
  411754:	str	x8, [x9]
  411758:	ldur	w10, [x29, #-12]
  41175c:	str	w10, [x9, #24]
  411760:	ldp	x29, x30, [sp, #48]
  411764:	add	sp, sp, #0x40
  411768:	ret
  41176c:	sub	sp, sp, #0x30
  411770:	stp	x29, x30, [sp, #32]
  411774:	add	x29, sp, #0x20
  411778:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  41177c:	add	x8, x8, #0x938
  411780:	stur	x0, [x29, #-8]
  411784:	stur	w1, [x29, #-12]
  411788:	ldur	x9, [x29, #-8]
  41178c:	ldr	x10, [x9, #16]
  411790:	ldur	w1, [x29, #-12]
  411794:	ldr	x11, [x10]
  411798:	ldr	x11, [x11, #24]
  41179c:	mov	x0, x10
  4117a0:	str	x8, [sp, #8]
  4117a4:	str	x9, [sp]
  4117a8:	blr	x11
  4117ac:	str	w0, [sp, #16]
  4117b0:	ldr	x8, [sp]
  4117b4:	ldr	w1, [x8, #12]
  4117b8:	ldr	x9, [x8, #16]
  4117bc:	ldr	w2, [x9, #12]
  4117c0:	ldr	x0, [sp, #8]
  4117c4:	bl	401780 <printf@plt>
  4117c8:	ldr	x8, [sp]
  4117cc:	ldr	w12, [x8, #24]
  4117d0:	cmp	w12, #0x0
  4117d4:	cset	w12, le
  4117d8:	tbnz	w12, #0, 411820 <printf@plt+0x100a0>
  4117dc:	ldr	x8, [sp]
  4117e0:	ldr	w1, [x8, #12]
  4117e4:	ldr	w2, [x8, #24]
  4117e8:	ldr	x9, [x8, #16]
  4117ec:	ldr	w3, [x9, #12]
  4117f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4117f4:	add	x0, x0, #0x7a5
  4117f8:	bl	401780 <printf@plt>
  4117fc:	ldr	x8, [sp]
  411800:	ldr	w1, [x8, #12]
  411804:	ldr	x9, [x8, #16]
  411808:	ldr	w2, [x9, #12]
  41180c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  411810:	add	x9, x9, #0x95f
  411814:	mov	x0, x9
  411818:	bl	401780 <printf@plt>
  41181c:	b	411868 <printf@plt+0x100e8>
  411820:	ldr	x8, [sp]
  411824:	ldr	w1, [x8, #12]
  411828:	ldr	w9, [x8, #24]
  41182c:	mov	w10, wzr
  411830:	subs	w2, w10, w9
  411834:	ldr	x11, [x8, #16]
  411838:	ldr	w3, [x11, #12]
  41183c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411840:	add	x0, x0, #0x7bc
  411844:	bl	401780 <printf@plt>
  411848:	ldr	x8, [sp]
  41184c:	ldr	w1, [x8, #12]
  411850:	ldr	x11, [x8, #16]
  411854:	ldr	w2, [x11, #12]
  411858:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x2e40>
  41185c:	add	x11, x11, #0x94c
  411860:	mov	x0, x11
  411864:	bl	401780 <printf@plt>
  411868:	ldr	w0, [sp, #16]
  41186c:	ldp	x29, x30, [sp, #32]
  411870:	add	sp, sp, #0x30
  411874:	ret
  411878:	sub	sp, sp, #0x30
  41187c:	stp	x29, x30, [sp, #32]
  411880:	add	x29, sp, #0x20
  411884:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411888:	add	x8, x8, #0xa40
  41188c:	stur	x0, [x29, #-8]
  411890:	ldur	x9, [x29, #-8]
  411894:	ldr	w10, [x8]
  411898:	str	x9, [sp, #16]
  41189c:	cbnz	w10, 4118f0 <printf@plt+0x10170>
  4118a0:	ldr	x8, [sp, #16]
  4118a4:	ldr	w9, [x8, #24]
  4118a8:	mov	w10, wzr
  4118ac:	subs	w1, w10, w9
  4118b0:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x3e40>
  4118b4:	add	x11, x11, #0x5c2
  4118b8:	mov	x0, x11
  4118bc:	str	x11, [sp, #8]
  4118c0:	bl	401780 <printf@plt>
  4118c4:	ldr	x8, [sp, #16]
  4118c8:	ldr	x11, [x8, #16]
  4118cc:	ldr	x12, [x11]
  4118d0:	ldr	x12, [x12, #48]
  4118d4:	mov	x0, x11
  4118d8:	blr	x12
  4118dc:	ldr	x8, [sp, #16]
  4118e0:	ldr	w1, [x8, #24]
  4118e4:	ldr	x0, [sp, #8]
  4118e8:	bl	401780 <printf@plt>
  4118ec:	b	411928 <printf@plt+0x101a8>
  4118f0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4118f4:	add	x8, x8, #0xa40
  4118f8:	ldr	w9, [x8]
  4118fc:	cmp	w9, #0x1
  411900:	b.ne	411928 <printf@plt+0x101a8>  // b.any
  411904:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411908:	add	x0, x0, #0x7d6
  41190c:	bl	401780 <printf@plt>
  411910:	ldr	x8, [sp, #16]
  411914:	ldr	x9, [x8, #16]
  411918:	ldr	x10, [x9]
  41191c:	ldr	x10, [x10, #48]
  411920:	mov	x0, x9
  411924:	blr	x10
  411928:	ldp	x29, x30, [sp, #32]
  41192c:	add	sp, sp, #0x30
  411930:	ret
  411934:	sub	sp, sp, #0x30
  411938:	stp	x29, x30, [sp, #32]
  41193c:	add	x29, sp, #0x20
  411940:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411944:	add	x8, x8, #0xa10
  411948:	stur	x0, [x29, #-8]
  41194c:	ldur	x9, [x29, #-8]
  411950:	ldr	w10, [x9, #24]
  411954:	cmp	w10, #0x0
  411958:	cset	w10, lt  // lt = tstop
  41195c:	str	x8, [sp, #16]
  411960:	str	x9, [sp, #8]
  411964:	tbnz	w10, #0, 411988 <printf@plt+0x10208>
  411968:	ldr	x8, [sp, #16]
  41196c:	ldr	x0, [x8]
  411970:	ldr	x9, [sp, #8]
  411974:	ldr	w2, [x9, #24]
  411978:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  41197c:	add	x1, x1, #0x819
  411980:	bl	401490 <fprintf@plt>
  411984:	b	4119ac <printf@plt+0x1022c>
  411988:	ldr	x8, [sp, #16]
  41198c:	ldr	x0, [x8]
  411990:	ldr	x9, [sp, #8]
  411994:	ldr	w10, [x9, #24]
  411998:	mov	w11, wzr
  41199c:	subs	w2, w11, w10
  4119a0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  4119a4:	add	x1, x1, #0x822
  4119a8:	bl	401490 <fprintf@plt>
  4119ac:	ldr	x8, [sp, #8]
  4119b0:	ldr	x9, [x8, #16]
  4119b4:	ldr	x10, [x9]
  4119b8:	ldr	x10, [x10]
  4119bc:	mov	x0, x9
  4119c0:	blr	x10
  4119c4:	ldr	x8, [sp, #16]
  4119c8:	ldr	x0, [x8]
  4119cc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  4119d0:	add	x1, x1, #0x352
  4119d4:	bl	401490 <fprintf@plt>
  4119d8:	ldp	x29, x30, [sp, #32]
  4119dc:	add	sp, sp, #0x30
  4119e0:	ret
  4119e4:	sub	sp, sp, #0x40
  4119e8:	stp	x29, x30, [sp, #48]
  4119ec:	add	x29, sp, #0x30
  4119f0:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  4119f4:	add	x8, x8, #0xc8
  4119f8:	add	x8, x8, #0x10
  4119fc:	stur	x0, [x29, #-8]
  411a00:	stur	w1, [x29, #-12]
  411a04:	str	x2, [sp, #24]
  411a08:	ldur	x9, [x29, #-8]
  411a0c:	ldr	x1, [sp, #24]
  411a10:	mov	x0, x9
  411a14:	str	x8, [sp, #16]
  411a18:	str	x9, [sp, #8]
  411a1c:	bl	408c94 <printf@plt+0x7514>
  411a20:	ldr	x8, [sp, #16]
  411a24:	ldr	x9, [sp, #8]
  411a28:	str	x8, [x9]
  411a2c:	ldur	w10, [x29, #-12]
  411a30:	str	w10, [x9, #24]
  411a34:	ldp	x29, x30, [sp, #48]
  411a38:	add	sp, sp, #0x40
  411a3c:	ret
  411a40:	sub	sp, sp, #0x40
  411a44:	stp	x29, x30, [sp, #48]
  411a48:	add	x29, sp, #0x30
  411a4c:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  411a50:	add	x8, x8, #0x752
  411a54:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  411a58:	add	x9, x9, #0x94c
  411a5c:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  411a60:	add	x10, x10, #0x95f
  411a64:	stur	x0, [x29, #-8]
  411a68:	stur	w1, [x29, #-12]
  411a6c:	ldur	x11, [x29, #-8]
  411a70:	ldr	x12, [x11, #16]
  411a74:	ldur	w1, [x29, #-12]
  411a78:	ldr	x13, [x12]
  411a7c:	ldr	x13, [x13, #24]
  411a80:	mov	x0, x12
  411a84:	str	x8, [sp, #24]
  411a88:	str	x9, [sp, #16]
  411a8c:	str	x10, [sp, #8]
  411a90:	str	x11, [sp]
  411a94:	blr	x13
  411a98:	stur	w0, [x29, #-16]
  411a9c:	ldr	x8, [sp]
  411aa0:	ldr	w1, [x8, #12]
  411aa4:	ldr	x9, [x8, #16]
  411aa8:	ldr	w2, [x9, #12]
  411aac:	ldr	w3, [x8, #24]
  411ab0:	ldr	x0, [sp, #24]
  411ab4:	bl	401780 <printf@plt>
  411ab8:	ldr	x8, [sp]
  411abc:	ldr	w1, [x8, #12]
  411ac0:	ldr	x9, [x8, #16]
  411ac4:	ldr	w2, [x9, #12]
  411ac8:	ldr	x9, [sp, #16]
  411acc:	mov	x0, x9
  411ad0:	bl	401780 <printf@plt>
  411ad4:	ldr	x8, [sp]
  411ad8:	ldr	w1, [x8, #12]
  411adc:	ldr	x9, [x8, #16]
  411ae0:	ldr	w2, [x9, #12]
  411ae4:	ldr	x9, [sp, #8]
  411ae8:	mov	x0, x9
  411aec:	bl	401780 <printf@plt>
  411af0:	ldur	w14, [x29, #-16]
  411af4:	cbz	w14, 411b0c <printf@plt+0x1038c>
  411af8:	ldr	x8, [sp]
  411afc:	ldr	w1, [x8, #24]
  411b00:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411b04:	add	x0, x0, #0x82d
  411b08:	bl	401780 <printf@plt>
  411b0c:	ldur	w0, [x29, #-16]
  411b10:	ldp	x29, x30, [sp, #48]
  411b14:	add	sp, sp, #0x40
  411b18:	ret
  411b1c:	sub	sp, sp, #0x20
  411b20:	stp	x29, x30, [sp, #16]
  411b24:	add	x29, sp, #0x10
  411b28:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411b2c:	add	x8, x8, #0xa40
  411b30:	str	x0, [sp, #8]
  411b34:	ldr	x9, [sp, #8]
  411b38:	ldr	w10, [x8]
  411b3c:	str	x9, [sp]
  411b40:	cbnz	w10, 411b74 <printf@plt+0x103f4>
  411b44:	ldr	x8, [sp]
  411b48:	ldr	w1, [x8, #24]
  411b4c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  411b50:	add	x0, x0, #0xa30
  411b54:	bl	401780 <printf@plt>
  411b58:	ldr	x8, [sp]
  411b5c:	ldr	x9, [x8, #16]
  411b60:	ldr	x10, [x9]
  411b64:	ldr	x10, [x10, #48]
  411b68:	mov	x0, x9
  411b6c:	blr	x10
  411b70:	b	411bac <printf@plt+0x1042c>
  411b74:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411b78:	add	x8, x8, #0xa40
  411b7c:	ldr	w9, [x8]
  411b80:	cmp	w9, #0x1
  411b84:	b.ne	411bac <printf@plt+0x1042c>  // b.any
  411b88:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411b8c:	add	x0, x0, #0x83d
  411b90:	bl	401780 <printf@plt>
  411b94:	ldr	x8, [sp]
  411b98:	ldr	x9, [x8, #16]
  411b9c:	ldr	x10, [x9]
  411ba0:	ldr	x10, [x10, #48]
  411ba4:	mov	x0, x9
  411ba8:	blr	x10
  411bac:	ldp	x29, x30, [sp, #16]
  411bb0:	add	sp, sp, #0x20
  411bb4:	ret
  411bb8:	sub	sp, sp, #0x30
  411bbc:	stp	x29, x30, [sp, #32]
  411bc0:	add	x29, sp, #0x20
  411bc4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411bc8:	add	x8, x8, #0xa10
  411bcc:	stur	x0, [x29, #-8]
  411bd0:	ldur	x9, [x29, #-8]
  411bd4:	ldr	w10, [x9, #24]
  411bd8:	cmp	w10, #0x0
  411bdc:	cset	w10, lt  // lt = tstop
  411be0:	str	x8, [sp, #16]
  411be4:	str	x9, [sp, #8]
  411be8:	tbnz	w10, #0, 411c0c <printf@plt+0x1048c>
  411bec:	ldr	x8, [sp, #16]
  411bf0:	ldr	x0, [x8]
  411bf4:	ldr	x9, [sp, #8]
  411bf8:	ldr	w2, [x9, #24]
  411bfc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  411c00:	add	x1, x1, #0x881
  411c04:	bl	401490 <fprintf@plt>
  411c08:	b	411c30 <printf@plt+0x104b0>
  411c0c:	ldr	x8, [sp, #16]
  411c10:	ldr	x0, [x8]
  411c14:	ldr	x9, [sp, #8]
  411c18:	ldr	w10, [x9, #24]
  411c1c:	mov	w11, wzr
  411c20:	subs	w2, w11, w10
  411c24:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  411c28:	add	x1, x1, #0x88b
  411c2c:	bl	401490 <fprintf@plt>
  411c30:	ldr	x8, [sp, #8]
  411c34:	ldr	x9, [x8, #16]
  411c38:	ldr	x10, [x9]
  411c3c:	ldr	x10, [x10]
  411c40:	mov	x0, x9
  411c44:	blr	x10
  411c48:	ldr	x8, [sp, #16]
  411c4c:	ldr	x0, [x8]
  411c50:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  411c54:	add	x1, x1, #0x352
  411c58:	bl	401490 <fprintf@plt>
  411c5c:	ldp	x29, x30, [sp, #32]
  411c60:	add	sp, sp, #0x30
  411c64:	ret
  411c68:	sub	sp, sp, #0x30
  411c6c:	stp	x29, x30, [sp, #32]
  411c70:	add	x29, sp, #0x20
  411c74:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  411c78:	add	x8, x8, #0x150
  411c7c:	add	x8, x8, #0x10
  411c80:	stur	x0, [x29, #-8]
  411c84:	str	x1, [sp, #16]
  411c88:	ldur	x9, [x29, #-8]
  411c8c:	ldr	x1, [sp, #16]
  411c90:	mov	x0, x9
  411c94:	str	x8, [sp, #8]
  411c98:	str	x9, [sp]
  411c9c:	bl	408c94 <printf@plt+0x7514>
  411ca0:	ldr	x8, [sp, #8]
  411ca4:	ldr	x9, [sp]
  411ca8:	str	x8, [x9]
  411cac:	ldp	x29, x30, [sp, #32]
  411cb0:	add	sp, sp, #0x30
  411cb4:	ret
  411cb8:	sub	sp, sp, #0x50
  411cbc:	stp	x29, x30, [sp, #64]
  411cc0:	add	x29, sp, #0x40
  411cc4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  411cc8:	add	x8, x8, #0x938
  411ccc:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  411cd0:	add	x9, x9, #0xe7c
  411cd4:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x5e40>
  411cd8:	add	x10, x10, #0x896
  411cdc:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  411ce0:	add	x11, x11, #0x8b8
  411ce4:	adrp	x12, 41f000 <_ZdlPvm@@Base+0x5e40>
  411ce8:	add	x12, x12, #0x8d7
  411cec:	stur	x0, [x29, #-8]
  411cf0:	stur	w1, [x29, #-12]
  411cf4:	ldur	x13, [x29, #-8]
  411cf8:	ldr	x14, [x13, #16]
  411cfc:	ldur	w1, [x29, #-12]
  411d00:	ldr	x15, [x14]
  411d04:	ldr	x15, [x15, #24]
  411d08:	mov	x0, x14
  411d0c:	stur	x8, [x29, #-24]
  411d10:	str	x9, [sp, #32]
  411d14:	str	x10, [sp, #24]
  411d18:	str	x11, [sp, #16]
  411d1c:	str	x12, [sp, #8]
  411d20:	str	x13, [sp]
  411d24:	blr	x15
  411d28:	stur	w0, [x29, #-16]
  411d2c:	ldr	x8, [sp]
  411d30:	ldr	w1, [x8, #12]
  411d34:	ldr	x9, [x8, #16]
  411d38:	ldr	w2, [x9, #12]
  411d3c:	ldur	x0, [x29, #-24]
  411d40:	bl	401780 <printf@plt>
  411d44:	ldr	x8, [sp]
  411d48:	ldr	w1, [x8, #12]
  411d4c:	ldr	x9, [x8, #16]
  411d50:	ldr	w2, [x9, #12]
  411d54:	ldr	x9, [x8, #16]
  411d58:	ldr	w3, [x9, #12]
  411d5c:	ldr	x9, [sp, #32]
  411d60:	ldr	w4, [x9]
  411d64:	ldr	x10, [sp, #24]
  411d68:	mov	x0, x10
  411d6c:	bl	401780 <printf@plt>
  411d70:	ldr	x8, [sp]
  411d74:	ldr	w1, [x8, #12]
  411d78:	ldr	x9, [x8, #16]
  411d7c:	ldr	w2, [x9, #12]
  411d80:	ldr	w3, [x8, #12]
  411d84:	ldr	x9, [sp, #16]
  411d88:	mov	x0, x9
  411d8c:	bl	401780 <printf@plt>
  411d90:	ldr	x8, [sp]
  411d94:	ldr	w1, [x8, #12]
  411d98:	ldr	x9, [x8, #16]
  411d9c:	ldr	w2, [x9, #12]
  411da0:	ldr	w3, [x8, #12]
  411da4:	ldr	x9, [sp, #8]
  411da8:	mov	x0, x9
  411dac:	bl	401780 <printf@plt>
  411db0:	ldur	w16, [x29, #-16]
  411db4:	mov	w0, w16
  411db8:	ldp	x29, x30, [sp, #64]
  411dbc:	add	sp, sp, #0x50
  411dc0:	ret
  411dc4:	sub	sp, sp, #0x20
  411dc8:	stp	x29, x30, [sp, #16]
  411dcc:	add	x29, sp, #0x10
  411dd0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411dd4:	add	x8, x8, #0xa40
  411dd8:	str	x0, [sp, #8]
  411ddc:	ldr	x9, [sp, #8]
  411de0:	ldr	w10, [x8]
  411de4:	str	x9, [sp]
  411de8:	cbnz	w10, 411e00 <printf@plt+0x10680>
  411dec:	ldr	x8, [sp]
  411df0:	ldr	w1, [x8, #12]
  411df4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  411df8:	add	x0, x0, #0x170
  411dfc:	bl	401780 <printf@plt>
  411e00:	ldr	x8, [sp]
  411e04:	ldr	x9, [x8, #16]
  411e08:	ldr	x10, [x9]
  411e0c:	ldr	x10, [x10, #48]
  411e10:	mov	x0, x9
  411e14:	blr	x10
  411e18:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411e1c:	add	x8, x8, #0xa40
  411e20:	ldr	w11, [x8]
  411e24:	cbnz	w11, 411e3c <printf@plt+0x106bc>
  411e28:	ldr	x8, [sp]
  411e2c:	ldr	w1, [x8, #12]
  411e30:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  411e34:	add	x0, x0, #0x8f6
  411e38:	bl	401780 <printf@plt>
  411e3c:	ldp	x29, x30, [sp, #16]
  411e40:	add	sp, sp, #0x20
  411e44:	ret
  411e48:	sub	sp, sp, #0x30
  411e4c:	stp	x29, x30, [sp, #32]
  411e50:	add	x29, sp, #0x20
  411e54:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411e58:	add	x8, x8, #0xa10
  411e5c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  411e60:	add	x1, x1, #0x904
  411e64:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  411e68:	add	x9, x9, #0x352
  411e6c:	stur	x0, [x29, #-8]
  411e70:	ldur	x10, [x29, #-8]
  411e74:	ldr	x0, [x8]
  411e78:	str	x8, [sp, #16]
  411e7c:	str	x9, [sp, #8]
  411e80:	str	x10, [sp]
  411e84:	bl	401490 <fprintf@plt>
  411e88:	ldr	x8, [sp]
  411e8c:	ldr	x9, [x8, #16]
  411e90:	ldr	x10, [x9]
  411e94:	ldr	x10, [x10]
  411e98:	mov	x0, x9
  411e9c:	blr	x10
  411ea0:	ldr	x8, [sp, #16]
  411ea4:	ldr	x0, [x8]
  411ea8:	ldr	x1, [sp, #8]
  411eac:	bl	401490 <fprintf@plt>
  411eb0:	ldp	x29, x30, [sp, #32]
  411eb4:	add	sp, sp, #0x30
  411eb8:	ret
  411ebc:	sub	sp, sp, #0x20
  411ec0:	stp	x29, x30, [sp, #16]
  411ec4:	add	x29, sp, #0x10
  411ec8:	str	x0, [sp, #8]
  411ecc:	ldr	x0, [sp, #8]
  411ed0:	bl	409658 <printf@plt+0x7ed8>
  411ed4:	ldp	x29, x30, [sp, #16]
  411ed8:	add	sp, sp, #0x20
  411edc:	ret
  411ee0:	sub	sp, sp, #0x20
  411ee4:	stp	x29, x30, [sp, #16]
  411ee8:	add	x29, sp, #0x10
  411eec:	str	x0, [sp, #8]
  411ef0:	ldr	x8, [sp, #8]
  411ef4:	mov	x0, x8
  411ef8:	str	x8, [sp]
  411efc:	bl	411ebc <printf@plt+0x1073c>
  411f00:	ldr	x0, [sp]
  411f04:	bl	419194 <_ZdlPv@@Base>
  411f08:	ldp	x29, x30, [sp, #16]
  411f0c:	add	sp, sp, #0x20
  411f10:	ret
  411f14:	sub	sp, sp, #0x20
  411f18:	stp	x29, x30, [sp, #16]
  411f1c:	add	x29, sp, #0x10
  411f20:	str	x0, [sp, #8]
  411f24:	ldr	x0, [sp, #8]
  411f28:	bl	408cf4 <printf@plt+0x7574>
  411f2c:	ldp	x29, x30, [sp, #16]
  411f30:	add	sp, sp, #0x20
  411f34:	ret
  411f38:	sub	sp, sp, #0x20
  411f3c:	stp	x29, x30, [sp, #16]
  411f40:	add	x29, sp, #0x10
  411f44:	str	x0, [sp, #8]
  411f48:	ldr	x8, [sp, #8]
  411f4c:	mov	x0, x8
  411f50:	str	x8, [sp]
  411f54:	bl	411f14 <printf@plt+0x10794>
  411f58:	ldr	x0, [sp]
  411f5c:	bl	419194 <_ZdlPv@@Base>
  411f60:	ldp	x29, x30, [sp, #16]
  411f64:	add	sp, sp, #0x20
  411f68:	ret
  411f6c:	sub	sp, sp, #0x20
  411f70:	stp	x29, x30, [sp, #16]
  411f74:	add	x29, sp, #0x10
  411f78:	str	x0, [sp, #8]
  411f7c:	ldr	x0, [sp, #8]
  411f80:	bl	409658 <printf@plt+0x7ed8>
  411f84:	ldp	x29, x30, [sp, #16]
  411f88:	add	sp, sp, #0x20
  411f8c:	ret
  411f90:	sub	sp, sp, #0x20
  411f94:	stp	x29, x30, [sp, #16]
  411f98:	add	x29, sp, #0x10
  411f9c:	str	x0, [sp, #8]
  411fa0:	ldr	x8, [sp, #8]
  411fa4:	mov	x0, x8
  411fa8:	str	x8, [sp]
  411fac:	bl	411f6c <printf@plt+0x107ec>
  411fb0:	ldr	x0, [sp]
  411fb4:	bl	419194 <_ZdlPv@@Base>
  411fb8:	ldp	x29, x30, [sp, #16]
  411fbc:	add	sp, sp, #0x20
  411fc0:	ret
  411fc4:	sub	sp, sp, #0x20
  411fc8:	stp	x29, x30, [sp, #16]
  411fcc:	add	x29, sp, #0x10
  411fd0:	str	x0, [sp, #8]
  411fd4:	ldr	x0, [sp, #8]
  411fd8:	bl	408cf4 <printf@plt+0x7574>
  411fdc:	ldp	x29, x30, [sp, #16]
  411fe0:	add	sp, sp, #0x20
  411fe4:	ret
  411fe8:	sub	sp, sp, #0x20
  411fec:	stp	x29, x30, [sp, #16]
  411ff0:	add	x29, sp, #0x10
  411ff4:	str	x0, [sp, #8]
  411ff8:	ldr	x8, [sp, #8]
  411ffc:	mov	x0, x8
  412000:	str	x8, [sp]
  412004:	bl	411fc4 <printf@plt+0x10844>
  412008:	ldr	x0, [sp]
  41200c:	bl	419194 <_ZdlPv@@Base>
  412010:	ldp	x29, x30, [sp, #16]
  412014:	add	sp, sp, #0x20
  412018:	ret
  41201c:	sub	sp, sp, #0x20
  412020:	stp	x29, x30, [sp, #16]
  412024:	add	x29, sp, #0x10
  412028:	str	x0, [sp, #8]
  41202c:	ldr	x0, [sp, #8]
  412030:	bl	408cf4 <printf@plt+0x7574>
  412034:	ldp	x29, x30, [sp, #16]
  412038:	add	sp, sp, #0x20
  41203c:	ret
  412040:	sub	sp, sp, #0x20
  412044:	stp	x29, x30, [sp, #16]
  412048:	add	x29, sp, #0x10
  41204c:	str	x0, [sp, #8]
  412050:	ldr	x8, [sp, #8]
  412054:	mov	x0, x8
  412058:	str	x8, [sp]
  41205c:	bl	41201c <printf@plt+0x1089c>
  412060:	ldr	x0, [sp]
  412064:	bl	419194 <_ZdlPv@@Base>
  412068:	ldp	x29, x30, [sp, #16]
  41206c:	add	sp, sp, #0x20
  412070:	ret
  412074:	sub	sp, sp, #0x20
  412078:	stp	x29, x30, [sp, #16]
  41207c:	add	x29, sp, #0x10
  412080:	str	x0, [sp, #8]
  412084:	ldr	x0, [sp, #8]
  412088:	bl	408cf4 <printf@plt+0x7574>
  41208c:	ldp	x29, x30, [sp, #16]
  412090:	add	sp, sp, #0x20
  412094:	ret
  412098:	sub	sp, sp, #0x20
  41209c:	stp	x29, x30, [sp, #16]
  4120a0:	add	x29, sp, #0x10
  4120a4:	str	x0, [sp, #8]
  4120a8:	ldr	x8, [sp, #8]
  4120ac:	mov	x0, x8
  4120b0:	str	x8, [sp]
  4120b4:	bl	412074 <printf@plt+0x108f4>
  4120b8:	ldr	x0, [sp]
  4120bc:	bl	419194 <_ZdlPv@@Base>
  4120c0:	ldp	x29, x30, [sp, #16]
  4120c4:	add	sp, sp, #0x20
  4120c8:	ret
  4120cc:	sub	sp, sp, #0x20
  4120d0:	stp	x29, x30, [sp, #16]
  4120d4:	add	x29, sp, #0x10
  4120d8:	str	x0, [sp, #8]
  4120dc:	ldr	x0, [sp, #8]
  4120e0:	bl	408cf4 <printf@plt+0x7574>
  4120e4:	ldp	x29, x30, [sp, #16]
  4120e8:	add	sp, sp, #0x20
  4120ec:	ret
  4120f0:	sub	sp, sp, #0x20
  4120f4:	stp	x29, x30, [sp, #16]
  4120f8:	add	x29, sp, #0x10
  4120fc:	str	x0, [sp, #8]
  412100:	ldr	x8, [sp, #8]
  412104:	mov	x0, x8
  412108:	str	x8, [sp]
  41210c:	bl	4120cc <printf@plt+0x1094c>
  412110:	ldr	x0, [sp]
  412114:	bl	419194 <_ZdlPv@@Base>
  412118:	ldp	x29, x30, [sp, #16]
  41211c:	add	sp, sp, #0x20
  412120:	ret
  412124:	sub	sp, sp, #0x20
  412128:	stp	x29, x30, [sp, #16]
  41212c:	add	x29, sp, #0x10
  412130:	str	x0, [sp, #8]
  412134:	ldr	x0, [sp, #8]
  412138:	bl	408cf4 <printf@plt+0x7574>
  41213c:	ldp	x29, x30, [sp, #16]
  412140:	add	sp, sp, #0x20
  412144:	ret
  412148:	sub	sp, sp, #0x20
  41214c:	stp	x29, x30, [sp, #16]
  412150:	add	x29, sp, #0x10
  412154:	str	x0, [sp, #8]
  412158:	ldr	x8, [sp, #8]
  41215c:	mov	x0, x8
  412160:	str	x8, [sp]
  412164:	bl	412124 <printf@plt+0x109a4>
  412168:	ldr	x0, [sp]
  41216c:	bl	419194 <_ZdlPv@@Base>
  412170:	ldp	x29, x30, [sp, #16]
  412174:	add	sp, sp, #0x20
  412178:	ret
  41217c:	sub	sp, sp, #0x50
  412180:	stp	x29, x30, [sp, #64]
  412184:	add	x29, sp, #0x40
  412188:	stur	x0, [x29, #-8]
  41218c:	stur	x1, [x29, #-16]
  412190:	stur	x2, [x29, #-24]
  412194:	ldur	x8, [x29, #-8]
  412198:	cbz	x8, 4121c4 <printf@plt+0x10a44>
  41219c:	ldur	x8, [x29, #-8]
  4121a0:	ldrb	w9, [x8]
  4121a4:	cbnz	w9, 4121c4 <printf@plt+0x10a44>
  4121a8:	ldur	x8, [x29, #-8]
  4121ac:	str	x8, [sp, #16]
  4121b0:	cbz	x8, 4121bc <printf@plt+0x10a3c>
  4121b4:	ldr	x0, [sp, #16]
  4121b8:	bl	401650 <_ZdaPv@plt>
  4121bc:	mov	x8, xzr
  4121c0:	stur	x8, [x29, #-8]
  4121c4:	ldur	x8, [x29, #-24]
  4121c8:	cbz	x8, 4121f4 <printf@plt+0x10a74>
  4121cc:	ldur	x8, [x29, #-24]
  4121d0:	ldrb	w9, [x8]
  4121d4:	cbnz	w9, 4121f4 <printf@plt+0x10a74>
  4121d8:	ldur	x8, [x29, #-24]
  4121dc:	str	x8, [sp, #8]
  4121e0:	cbz	x8, 4121ec <printf@plt+0x10a6c>
  4121e4:	ldr	x0, [sp, #8]
  4121e8:	bl	401650 <_ZdaPv@plt>
  4121ec:	mov	x8, xzr
  4121f0:	stur	x8, [x29, #-24]
  4121f4:	mov	x0, #0x28                  	// #40
  4121f8:	bl	4190bc <_Znwm@@Base>
  4121fc:	ldur	x1, [x29, #-8]
  412200:	ldur	x2, [x29, #-16]
  412204:	ldur	x3, [x29, #-24]
  412208:	str	x0, [sp]
  41220c:	adrp	x8, 412000 <printf@plt+0x10880>
  412210:	add	x8, x8, #0x244
  412214:	blr	x8
  412218:	b	41221c <printf@plt+0x10a9c>
  41221c:	ldr	x0, [sp]
  412220:	ldp	x29, x30, [sp, #64]
  412224:	add	sp, sp, #0x50
  412228:	ret
  41222c:	str	x0, [sp, #32]
  412230:	str	w1, [sp, #28]
  412234:	ldr	x0, [sp]
  412238:	bl	419194 <_ZdlPv@@Base>
  41223c:	ldr	x0, [sp, #32]
  412240:	bl	401720 <_Unwind_Resume@plt>
  412244:	sub	sp, sp, #0x40
  412248:	stp	x29, x30, [sp, #48]
  41224c:	add	x29, sp, #0x30
  412250:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412254:	add	x8, x8, #0x210
  412258:	add	x8, x8, #0x10
  41225c:	stur	x0, [x29, #-8]
  412260:	stur	x1, [x29, #-16]
  412264:	str	x2, [sp, #24]
  412268:	str	x3, [sp, #16]
  41226c:	ldur	x9, [x29, #-8]
  412270:	mov	x0, x9
  412274:	str	x8, [sp, #8]
  412278:	str	x9, [sp]
  41227c:	bl	408368 <printf@plt+0x6be8>
  412280:	ldr	x8, [sp, #8]
  412284:	ldr	x9, [sp]
  412288:	str	x8, [x9]
  41228c:	ldur	x10, [x29, #-16]
  412290:	str	x10, [x9, #16]
  412294:	ldr	x10, [sp, #16]
  412298:	str	x10, [x9, #24]
  41229c:	ldr	x10, [sp, #24]
  4122a0:	str	x10, [x9, #32]
  4122a4:	ldp	x29, x30, [sp, #48]
  4122a8:	add	sp, sp, #0x40
  4122ac:	ret
  4122b0:	sub	sp, sp, #0x40
  4122b4:	stp	x29, x30, [sp, #48]
  4122b8:	add	x29, sp, #0x30
  4122bc:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  4122c0:	add	x8, x8, #0x210
  4122c4:	add	x8, x8, #0x10
  4122c8:	stur	x0, [x29, #-8]
  4122cc:	ldur	x9, [x29, #-8]
  4122d0:	str	x8, [x9]
  4122d4:	ldr	x8, [x9, #16]
  4122d8:	stur	x9, [x29, #-16]
  4122dc:	str	x8, [sp, #24]
  4122e0:	cbz	x8, 4122ec <printf@plt+0x10b6c>
  4122e4:	ldr	x0, [sp, #24]
  4122e8:	bl	401650 <_ZdaPv@plt>
  4122ec:	ldur	x8, [x29, #-16]
  4122f0:	ldr	x9, [x8, #24]
  4122f4:	str	x9, [sp, #16]
  4122f8:	cbz	x9, 412304 <printf@plt+0x10b84>
  4122fc:	ldr	x0, [sp, #16]
  412300:	bl	401650 <_ZdaPv@plt>
  412304:	ldur	x8, [x29, #-16]
  412308:	ldr	x9, [x8, #32]
  41230c:	str	x9, [sp, #8]
  412310:	cbz	x9, 412328 <printf@plt+0x10ba8>
  412314:	ldr	x8, [sp, #8]
  412318:	ldr	x9, [x8]
  41231c:	ldr	x9, [x9, #16]
  412320:	mov	x0, x8
  412324:	blr	x9
  412328:	ldur	x0, [x29, #-16]
  41232c:	bl	4083a8 <printf@plt+0x6c28>
  412330:	ldp	x29, x30, [sp, #48]
  412334:	add	sp, sp, #0x40
  412338:	ret
  41233c:	sub	sp, sp, #0x20
  412340:	stp	x29, x30, [sp, #16]
  412344:	add	x29, sp, #0x10
  412348:	adrp	x8, 412000 <printf@plt+0x10880>
  41234c:	add	x8, x8, #0x2b0
  412350:	str	x0, [sp, #8]
  412354:	ldr	x9, [sp, #8]
  412358:	mov	x0, x9
  41235c:	str	x9, [sp]
  412360:	blr	x8
  412364:	ldr	x0, [sp]
  412368:	bl	419194 <_ZdlPv@@Base>
  41236c:	ldp	x29, x30, [sp, #16]
  412370:	add	sp, sp, #0x20
  412374:	ret
  412378:	sub	sp, sp, #0x70
  41237c:	stp	x29, x30, [sp, #96]
  412380:	add	x29, sp, #0x60
  412384:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x2e40>
  412388:	add	x8, x8, #0x938
  41238c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  412390:	add	x9, x9, #0x94c
  412394:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  412398:	add	x10, x10, #0x95f
  41239c:	adrp	x11, 436000 <_Znam@GLIBCXX_3.4>
  4123a0:	add	x11, x11, #0xe7c
  4123a4:	adrp	x12, 41f000 <_ZdlPvm@@Base+0x5e40>
  4123a8:	add	x12, x12, #0xbe3
  4123ac:	adrp	x13, 436000 <_Znam@GLIBCXX_3.4>
  4123b0:	add	x13, x13, #0xe50
  4123b4:	adrp	x14, 436000 <_Znam@GLIBCXX_3.4>
  4123b8:	add	x14, x14, #0xe54
  4123bc:	adrp	x15, 41f000 <_ZdlPvm@@Base+0x5e40>
  4123c0:	add	x15, x15, #0xc0c
  4123c4:	stur	x0, [x29, #-8]
  4123c8:	stur	w1, [x29, #-12]
  4123cc:	ldur	x16, [x29, #-8]
  4123d0:	ldr	x17, [x16, #32]
  4123d4:	ldur	w1, [x29, #-12]
  4123d8:	ldr	x18, [x17]
  4123dc:	ldr	x18, [x18, #24]
  4123e0:	mov	x0, x17
  4123e4:	stur	x8, [x29, #-24]
  4123e8:	stur	x9, [x29, #-32]
  4123ec:	stur	x10, [x29, #-40]
  4123f0:	str	x11, [sp, #48]
  4123f4:	str	x12, [sp, #40]
  4123f8:	str	x13, [sp, #32]
  4123fc:	str	x14, [sp, #24]
  412400:	str	x15, [sp, #16]
  412404:	str	x16, [sp, #8]
  412408:	blr	x18
  41240c:	stur	w0, [x29, #-16]
  412410:	ldr	x8, [sp, #8]
  412414:	ldr	w1, [x8, #12]
  412418:	ldr	x9, [x8, #32]
  41241c:	ldr	w2, [x9, #12]
  412420:	ldur	x0, [x29, #-24]
  412424:	bl	401780 <printf@plt>
  412428:	ldr	x8, [sp, #8]
  41242c:	ldr	w1, [x8, #12]
  412430:	ldr	x9, [x8, #32]
  412434:	ldr	w2, [x9, #12]
  412438:	ldur	x9, [x29, #-32]
  41243c:	mov	x0, x9
  412440:	bl	401780 <printf@plt>
  412444:	ldr	x8, [sp, #8]
  412448:	ldr	w1, [x8, #12]
  41244c:	ldr	x9, [x8, #32]
  412450:	ldr	w2, [x9, #12]
  412454:	ldur	x9, [x29, #-40]
  412458:	mov	x0, x9
  41245c:	bl	401780 <printf@plt>
  412460:	ldr	x8, [sp, #8]
  412464:	ldr	x9, [x8, #32]
  412468:	ldr	w1, [x9, #12]
  41246c:	ldr	x9, [sp, #48]
  412470:	ldr	w2, [x9]
  412474:	ldr	x10, [x8, #32]
  412478:	ldr	w3, [x10, #12]
  41247c:	ldr	w4, [x9]
  412480:	ldr	x10, [sp, #40]
  412484:	mov	x0, x10
  412488:	bl	401780 <printf@plt>
  41248c:	ldr	x8, [sp, #32]
  412490:	ldr	w1, [x8]
  412494:	ldr	x9, [sp, #24]
  412498:	ldr	w2, [x9]
  41249c:	ldr	x10, [sp, #16]
  4124a0:	mov	x0, x10
  4124a4:	bl	401780 <printf@plt>
  4124a8:	ldr	x8, [sp, #8]
  4124ac:	ldr	x9, [x8, #16]
  4124b0:	cbz	x9, 4124f0 <printf@plt+0x10d70>
  4124b4:	ldr	x8, [sp, #8]
  4124b8:	ldr	x0, [x8, #16]
  4124bc:	ldr	w1, [x8, #12]
  4124c0:	mov	w2, #0x1                   	// #1
  4124c4:	bl	412534 <printf@plt+0x10db4>
  4124c8:	ldr	x8, [sp, #8]
  4124cc:	ldr	w1, [x8, #12]
  4124d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4124d4:	add	x0, x0, #0xc3f
  4124d8:	bl	401780 <printf@plt>
  4124dc:	ldur	w9, [x29, #-16]
  4124e0:	cbz	w9, 4124f0 <printf@plt+0x10d70>
  4124e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4124e8:	add	x0, x0, #0xc50
  4124ec:	bl	401780 <printf@plt>
  4124f0:	ldr	x8, [sp, #8]
  4124f4:	ldr	x9, [x8, #24]
  4124f8:	cbz	x9, 412524 <printf@plt+0x10da4>
  4124fc:	ldr	x8, [sp, #8]
  412500:	ldr	x0, [x8, #24]
  412504:	ldr	w1, [x8, #12]
  412508:	mov	w2, #0x2                   	// #2
  41250c:	bl	412534 <printf@plt+0x10db4>
  412510:	ldr	x8, [sp, #8]
  412514:	ldr	w1, [x8, #12]
  412518:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41251c:	add	x0, x0, #0xc68
  412520:	bl	401780 <printf@plt>
  412524:	ldur	w0, [x29, #-16]
  412528:	ldp	x29, x30, [sp, #96]
  41252c:	add	sp, sp, #0x70
  412530:	ret
  412534:	sub	sp, sp, #0x170
  412538:	stp	x29, x30, [sp, #336]
  41253c:	str	x28, [sp, #352]
  412540:	add	x29, sp, #0x150
  412544:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412548:	add	x8, x8, #0xcc9
  41254c:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412550:	add	x9, x9, #0x490
  412554:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  412558:	add	x10, x10, #0xe7c
  41255c:	stur	x0, [x29, #-8]
  412560:	stur	w1, [x29, #-12]
  412564:	stur	w2, [x29, #-16]
  412568:	mov	x0, x8
  41256c:	str	x9, [sp, #24]
  412570:	str	x10, [sp, #16]
  412574:	bl	401780 <printf@plt>
  412578:	ldr	x8, [sp, #24]
  41257c:	stur	x8, [x29, #-24]
  412580:	ldur	x9, [x29, #-8]
  412584:	mov	x0, x9
  412588:	bl	401480 <strlen@plt>
  41258c:	stur	w0, [x29, #-28]
  412590:	stur	wzr, [x29, #-32]
  412594:	ldur	w8, [x29, #-32]
  412598:	cmp	w8, #0x11
  41259c:	b.ge	4125ec <printf@plt+0x10e6c>  // b.tcont
  4125a0:	ldur	x0, [x29, #-8]
  4125a4:	ldur	x8, [x29, #-24]
  4125a8:	ldr	x1, [x8]
  4125ac:	ldursw	x2, [x29, #-28]
  4125b0:	bl	4015d0 <strncmp@plt>
  4125b4:	cbnz	w0, 4125d0 <printf@plt+0x10e50>
  4125b8:	ldur	w8, [x29, #-16]
  4125bc:	ldur	x9, [x29, #-24]
  4125c0:	ldr	w10, [x9, #8]
  4125c4:	and	w8, w8, w10
  4125c8:	cbz	w8, 4125d0 <printf@plt+0x10e50>
  4125cc:	b	4125ec <printf@plt+0x10e6c>
  4125d0:	ldur	w8, [x29, #-32]
  4125d4:	add	w8, w8, #0x1
  4125d8:	stur	w8, [x29, #-32]
  4125dc:	ldur	x9, [x29, #-24]
  4125e0:	add	x9, x9, #0x40
  4125e4:	stur	x9, [x29, #-24]
  4125e8:	b	412594 <printf@plt+0x10e14>
  4125ec:	ldur	w8, [x29, #-32]
  4125f0:	cmp	w8, #0x11
  4125f4:	b.lt	41263c <printf@plt+0x10ebc>  // b.tstop
  4125f8:	ldur	x1, [x29, #-8]
  4125fc:	sub	x8, x29, #0x30
  412600:	mov	x0, x8
  412604:	str	x8, [sp, #8]
  412608:	bl	416be4 <printf@plt+0x15464>
  41260c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412610:	add	x0, x0, #0xcd5
  412614:	ldr	x1, [sp, #8]
  412618:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41261c:	add	x8, x8, #0xe40
  412620:	mov	x2, x8
  412624:	mov	x3, x8
  412628:	bl	416fbc <printf@plt+0x1583c>
  41262c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412630:	add	x0, x0, #0xcf0
  412634:	bl	401780 <printf@plt>
  412638:	b	412778 <printf@plt+0x10ff8>
  41263c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x15f0>
  412640:	add	x8, x8, #0xac8
  412644:	ldr	x1, [x8]
  412648:	ldur	x9, [x29, #-24]
  41264c:	ldr	x2, [x9, #16]
  412650:	ldr	x9, [sp, #16]
  412654:	ldr	w3, [x9]
  412658:	ldr	x4, [x8]
  41265c:	ldur	x8, [x29, #-24]
  412660:	ldr	x5, [x8, #16]
  412664:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412668:	add	x0, x0, #0xcff
  41266c:	bl	401780 <printf@plt>
  412670:	ldur	x8, [x29, #-24]
  412674:	ldr	x1, [x8, #24]
  412678:	add	x8, sp, #0x20
  41267c:	mov	x0, x8
  412680:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x5e40>
  412684:	add	x2, x2, #0xd93
  412688:	str	x8, [sp]
  41268c:	bl	401560 <sprintf@plt>
  412690:	ldr	x8, [sp, #16]
  412694:	ldr	w3, [x8]
  412698:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  41269c:	add	x9, x9, #0xd9b
  4126a0:	mov	x0, x9
  4126a4:	ldr	x1, [sp]
  4126a8:	ldr	x2, [sp]
  4126ac:	ldr	x4, [sp]
  4126b0:	bl	401780 <printf@plt>
  4126b4:	ldur	x8, [x29, #-24]
  4126b8:	ldr	x8, [x8, #32]
  4126bc:	cbz	x8, 412708 <printf@plt+0x10f88>
  4126c0:	ldur	x8, [x29, #-24]
  4126c4:	ldr	x1, [x8, #32]
  4126c8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4126cc:	add	x0, x0, #0xe7a
  4126d0:	bl	401780 <printf@plt>
  4126d4:	ldur	x8, [x29, #-24]
  4126d8:	ldr	x8, [x8, #32]
  4126dc:	ldur	x9, [x29, #-24]
  4126e0:	ldr	x1, [x9, #40]
  4126e4:	ldur	x9, [x29, #-24]
  4126e8:	ldr	x2, [x9, #48]
  4126ec:	ldur	x9, [x29, #-24]
  4126f0:	ldr	x3, [x9, #56]
  4126f4:	mov	x0, x8
  4126f8:	bl	412970 <printf@plt+0x111f0>
  4126fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412700:	add	x0, x0, #0xe96
  412704:	bl	401780 <printf@plt>
  412708:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  41270c:	add	x0, x0, #0x8af
  412710:	bl	401780 <printf@plt>
  412714:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412718:	add	x8, x8, #0xe9d
  41271c:	mov	x0, x8
  412720:	bl	401780 <printf@plt>
  412724:	ldur	w1, [x29, #-12]
  412728:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  41272c:	add	x8, x8, #0xeba
  412730:	mov	x0, x8
  412734:	bl	401780 <printf@plt>
  412738:	ldur	w1, [x29, #-12]
  41273c:	ldur	w2, [x29, #-12]
  412740:	ldr	x8, [sp, #16]
  412744:	ldr	w3, [x8]
  412748:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  41274c:	add	x9, x9, #0xed1
  412750:	mov	x0, x9
  412754:	bl	401780 <printf@plt>
  412758:	ldur	w1, [x29, #-12]
  41275c:	ldur	w2, [x29, #-12]
  412760:	ldr	x8, [sp, #16]
  412764:	ldr	w3, [x8]
  412768:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  41276c:	add	x9, x9, #0xef6
  412770:	mov	x0, x9
  412774:	bl	401780 <printf@plt>
  412778:	ldr	x28, [sp, #352]
  41277c:	ldp	x29, x30, [sp, #336]
  412780:	add	sp, sp, #0x170
  412784:	ret
  412788:	sub	sp, sp, #0x20
  41278c:	stp	x29, x30, [sp, #16]
  412790:	add	x29, sp, #0x10
  412794:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412798:	add	x8, x8, #0xa40
  41279c:	str	x0, [sp, #8]
  4127a0:	ldr	x9, [sp, #8]
  4127a4:	ldr	w10, [x8]
  4127a8:	str	x9, [sp]
  4127ac:	cbnz	w10, 41280c <printf@plt+0x1108c>
  4127b0:	ldr	x8, [sp]
  4127b4:	ldr	x9, [x8, #16]
  4127b8:	cbz	x9, 4127d0 <printf@plt+0x11050>
  4127bc:	ldr	x8, [sp]
  4127c0:	ldr	w1, [x8, #12]
  4127c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4127c8:	add	x0, x0, #0xc79
  4127cc:	bl	401780 <printf@plt>
  4127d0:	ldr	x8, [sp]
  4127d4:	ldr	x9, [x8, #32]
  4127d8:	ldr	x10, [x9]
  4127dc:	ldr	x10, [x10, #48]
  4127e0:	mov	x0, x9
  4127e4:	blr	x10
  4127e8:	ldr	x8, [sp]
  4127ec:	ldr	x9, [x8, #24]
  4127f0:	cbz	x9, 412808 <printf@plt+0x11088>
  4127f4:	ldr	x8, [sp]
  4127f8:	ldr	w1, [x8, #12]
  4127fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412800:	add	x0, x0, #0xc82
  412804:	bl	401780 <printf@plt>
  412808:	b	412860 <printf@plt+0x110e0>
  41280c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412810:	add	x8, x8, #0xa40
  412814:	ldr	w9, [x8]
  412818:	cmp	w9, #0x1
  41281c:	b.ne	412860 <printf@plt+0x110e0>  // b.any
  412820:	ldr	x8, [sp]
  412824:	ldr	x1, [x8, #16]
  412828:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41282c:	add	x0, x0, #0xc8b
  412830:	bl	401780 <printf@plt>
  412834:	ldr	x8, [sp]
  412838:	ldr	x9, [x8, #32]
  41283c:	ldr	x10, [x9]
  412840:	ldr	x10, [x10, #48]
  412844:	mov	x0, x9
  412848:	blr	x10
  41284c:	ldr	x8, [sp]
  412850:	ldr	x1, [x8, #24]
  412854:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412858:	add	x0, x0, #0xc9d
  41285c:	bl	401780 <printf@plt>
  412860:	ldp	x29, x30, [sp, #16]
  412864:	add	sp, sp, #0x20
  412868:	ret
  41286c:	sub	sp, sp, #0x20
  412870:	stp	x29, x30, [sp, #16]
  412874:	add	x29, sp, #0x10
  412878:	str	x0, [sp, #8]
  41287c:	str	w1, [sp, #4]
  412880:	ldr	x8, [sp, #8]
  412884:	ldr	x8, [x8, #32]
  412888:	ldr	w1, [sp, #4]
  41288c:	ldr	x9, [x8]
  412890:	ldr	x9, [x9, #112]
  412894:	mov	x0, x8
  412898:	blr	x9
  41289c:	ldp	x29, x30, [sp, #16]
  4128a0:	add	sp, sp, #0x20
  4128a4:	ret
  4128a8:	sub	sp, sp, #0x40
  4128ac:	stp	x29, x30, [sp, #48]
  4128b0:	add	x29, sp, #0x30
  4128b4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4128b8:	add	x8, x8, #0xa10
  4128bc:	stur	x0, [x29, #-8]
  4128c0:	ldur	x9, [x29, #-8]
  4128c4:	ldr	x0, [x8]
  4128c8:	ldr	x10, [x9, #16]
  4128cc:	stur	x8, [x29, #-16]
  4128d0:	str	x9, [sp, #24]
  4128d4:	str	x0, [sp, #16]
  4128d8:	cbz	x10, 4128ec <printf@plt+0x1116c>
  4128dc:	ldr	x8, [sp, #24]
  4128e0:	ldr	x9, [x8, #16]
  4128e4:	str	x9, [sp, #8]
  4128e8:	b	4128f8 <printf@plt+0x11178>
  4128ec:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4128f0:	add	x8, x8, #0x6fd
  4128f4:	str	x8, [sp, #8]
  4128f8:	ldr	x8, [sp, #8]
  4128fc:	ldr	x0, [sp, #16]
  412900:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  412904:	add	x1, x1, #0xcb0
  412908:	mov	x2, x8
  41290c:	bl	401490 <fprintf@plt>
  412910:	ldr	x8, [sp, #24]
  412914:	ldr	x9, [x8, #32]
  412918:	ldr	x10, [x9]
  41291c:	ldr	x10, [x10]
  412920:	mov	x0, x9
  412924:	blr	x10
  412928:	ldur	x8, [x29, #-16]
  41292c:	ldr	x0, [x8]
  412930:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  412934:	add	x1, x1, #0x352
  412938:	bl	401490 <fprintf@plt>
  41293c:	ldr	x8, [sp, #24]
  412940:	ldr	x9, [x8, #24]
  412944:	cbz	x9, 412964 <printf@plt+0x111e4>
  412948:	ldur	x8, [x29, #-16]
  41294c:	ldr	x0, [x8]
  412950:	ldr	x9, [sp, #24]
  412954:	ldr	x2, [x9, #24]
  412958:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x5e40>
  41295c:	add	x1, x1, #0xcbd
  412960:	bl	401490 <fprintf@plt>
  412964:	ldp	x29, x30, [sp, #48]
  412968:	add	sp, sp, #0x40
  41296c:	ret
  412970:	sub	sp, sp, #0x50
  412974:	stp	x29, x30, [sp, #64]
  412978:	add	x29, sp, #0x40
  41297c:	mov	w8, #0xcc                  	// #204
  412980:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  412984:	add	x9, x9, #0xf1b
  412988:	adrp	x10, 41f000 <_ZdlPvm@@Base+0x5e40>
  41298c:	add	x10, x10, #0xf35
  412990:	adrp	x11, 41f000 <_ZdlPvm@@Base+0x5e40>
  412994:	add	x11, x11, #0xf50
  412998:	adrp	x12, 41f000 <_ZdlPvm@@Base+0x5e40>
  41299c:	add	x12, x12, #0xf62
  4129a0:	adrp	x13, 41f000 <_ZdlPvm@@Base+0x5e40>
  4129a4:	add	x13, x13, #0xf75
  4129a8:	stur	x0, [x29, #-8]
  4129ac:	stur	x1, [x29, #-16]
  4129b0:	stur	x2, [x29, #-24]
  4129b4:	str	x3, [sp, #32]
  4129b8:	ldur	x14, [x29, #-8]
  4129bc:	cmp	x14, #0x0
  4129c0:	cset	w15, ne  // ne = any
  4129c4:	and	w0, w15, #0x1
  4129c8:	mov	w1, w8
  4129cc:	mov	x2, x9
  4129d0:	str	x10, [sp, #24]
  4129d4:	str	x11, [sp, #16]
  4129d8:	str	x12, [sp, #8]
  4129dc:	str	x13, [sp]
  4129e0:	bl	403a74 <printf@plt+0x22f4>
  4129e4:	ldur	x1, [x29, #-8]
  4129e8:	ldr	x0, [sp, #24]
  4129ec:	bl	401780 <printf@plt>
  4129f0:	ldr	x9, [sp, #16]
  4129f4:	mov	x0, x9
  4129f8:	bl	401780 <printf@plt>
  4129fc:	ldr	x9, [sp, #8]
  412a00:	mov	x0, x9
  412a04:	bl	401780 <printf@plt>
  412a08:	ldur	x9, [x29, #-16]
  412a0c:	cbz	x9, 412a3c <printf@plt+0x112bc>
  412a10:	ldur	x1, [x29, #-16]
  412a14:	ldr	x0, [sp]
  412a18:	bl	401780 <printf@plt>
  412a1c:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a20:	add	x8, x8, #0xf9d
  412a24:	mov	x0, x8
  412a28:	bl	401780 <printf@plt>
  412a2c:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a30:	add	x8, x8, #0xfaf
  412a34:	mov	x0, x8
  412a38:	bl	401780 <printf@plt>
  412a3c:	ldur	x8, [x29, #-24]
  412a40:	cbz	x8, 412a70 <printf@plt+0x112f0>
  412a44:	ldur	x1, [x29, #-24]
  412a48:	ldr	x0, [sp]
  412a4c:	bl	401780 <printf@plt>
  412a50:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a54:	add	x8, x8, #0xfc2
  412a58:	mov	x0, x8
  412a5c:	bl	401780 <printf@plt>
  412a60:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a64:	add	x8, x8, #0xfd4
  412a68:	mov	x0, x8
  412a6c:	bl	401780 <printf@plt>
  412a70:	ldr	x8, [sp, #32]
  412a74:	cbz	x8, 412aa4 <printf@plt+0x11324>
  412a78:	ldr	x1, [sp, #32]
  412a7c:	ldr	x0, [sp]
  412a80:	bl	401780 <printf@plt>
  412a84:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a88:	add	x8, x8, #0xfe7
  412a8c:	mov	x0, x8
  412a90:	bl	401780 <printf@plt>
  412a94:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x5e40>
  412a98:	add	x8, x8, #0xff9
  412a9c:	mov	x0, x8
  412aa0:	bl	401780 <printf@plt>
  412aa4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412aa8:	add	x0, x0, #0xc
  412aac:	bl	401780 <printf@plt>
  412ab0:	ldur	x8, [x29, #-16]
  412ab4:	cbz	x8, 412ac4 <printf@plt+0x11344>
  412ab8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412abc:	add	x0, x0, #0x17
  412ac0:	bl	401780 <printf@plt>
  412ac4:	ldr	x8, [sp, #32]
  412ac8:	cbz	x8, 412ad8 <printf@plt+0x11358>
  412acc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412ad0:	add	x0, x0, #0x28
  412ad4:	bl	401780 <printf@plt>
  412ad8:	ldur	x8, [x29, #-24]
  412adc:	cbz	x8, 412aec <printf@plt+0x1136c>
  412ae0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412ae4:	add	x0, x0, #0x39
  412ae8:	bl	401780 <printf@plt>
  412aec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  412af0:	add	x0, x0, #0x46b
  412af4:	bl	401780 <printf@plt>
  412af8:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412afc:	add	x8, x8, #0x4a
  412b00:	mov	x0, x8
  412b04:	bl	401780 <printf@plt>
  412b08:	ldur	x8, [x29, #-24]
  412b0c:	cbz	x8, 412b1c <printf@plt+0x1139c>
  412b10:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412b14:	add	x0, x0, #0x68
  412b18:	bl	401780 <printf@plt>
  412b1c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412b20:	add	x0, x0, #0x6b
  412b24:	bl	401780 <printf@plt>
  412b28:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412b2c:	add	x8, x8, #0x94
  412b30:	mov	x0, x8
  412b34:	bl	401780 <printf@plt>
  412b38:	ldur	x8, [x29, #-24]
  412b3c:	cbz	x8, 412b4c <printf@plt+0x113cc>
  412b40:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412b44:	add	x0, x0, #0xb9
  412b48:	bl	401780 <printf@plt>
  412b4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  412b50:	add	x0, x0, #0xce
  412b54:	bl	401780 <printf@plt>
  412b58:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  412b5c:	add	x8, x8, #0xe7c
  412b60:	ldr	w1, [x8]
  412b64:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412b68:	add	x8, x8, #0xbc
  412b6c:	mov	x0, x8
  412b70:	bl	401780 <printf@plt>
  412b74:	ldur	x8, [x29, #-16]
  412b78:	cbz	x8, 412b8c <printf@plt+0x1140c>
  412b7c:	ldur	x1, [x29, #-16]
  412b80:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412b84:	add	x0, x0, #0xe6
  412b88:	bl	401780 <printf@plt>
  412b8c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412b90:	add	x0, x0, #0x117
  412b94:	bl	401780 <printf@plt>
  412b98:	ldur	x1, [x29, #-8]
  412b9c:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412ba0:	add	x8, x8, #0x15b
  412ba4:	mov	x0, x8
  412ba8:	bl	401780 <printf@plt>
  412bac:	ldur	x8, [x29, #-24]
  412bb0:	cbz	x8, 412bd8 <printf@plt+0x11458>
  412bb4:	ldur	x1, [x29, #-24]
  412bb8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412bbc:	add	x0, x0, #0x198
  412bc0:	bl	401780 <printf@plt>
  412bc4:	ldur	x1, [x29, #-8]
  412bc8:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412bcc:	add	x8, x8, #0x15b
  412bd0:	mov	x0, x8
  412bd4:	bl	401780 <printf@plt>
  412bd8:	ldr	x8, [sp, #32]
  412bdc:	cbz	x8, 412bf0 <printf@plt+0x11470>
  412be0:	ldr	x1, [sp, #32]
  412be4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412be8:	add	x0, x0, #0x1c9
  412bec:	bl	401780 <printf@plt>
  412bf0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412bf4:	add	x0, x0, #0x1fa
  412bf8:	bl	401780 <printf@plt>
  412bfc:	ldp	x29, x30, [sp, #64]
  412c00:	add	sp, sp, #0x50
  412c04:	ret
  412c08:	sub	sp, sp, #0x40
  412c0c:	stp	x29, x30, [sp, #48]
  412c10:	add	x29, sp, #0x30
  412c14:	mov	x8, #0x18                  	// #24
  412c18:	adrp	x9, 412000 <printf@plt+0x10880>
  412c1c:	add	x9, x9, #0xc6c
  412c20:	stur	x0, [x29, #-8]
  412c24:	mov	x0, x8
  412c28:	str	x9, [sp, #16]
  412c2c:	bl	4190bc <_Znwm@@Base>
  412c30:	ldur	x1, [x29, #-8]
  412c34:	str	x0, [sp, #8]
  412c38:	ldr	x8, [sp, #16]
  412c3c:	blr	x8
  412c40:	b	412c44 <printf@plt+0x114c4>
  412c44:	ldr	x0, [sp, #8]
  412c48:	ldp	x29, x30, [sp, #48]
  412c4c:	add	sp, sp, #0x40
  412c50:	ret
  412c54:	stur	x0, [x29, #-16]
  412c58:	stur	w1, [x29, #-20]
  412c5c:	ldr	x0, [sp, #8]
  412c60:	bl	419194 <_ZdlPv@@Base>
  412c64:	ldur	x0, [x29, #-16]
  412c68:	bl	401720 <_Unwind_Resume@plt>
  412c6c:	sub	sp, sp, #0x30
  412c70:	stp	x29, x30, [sp, #32]
  412c74:	add	x29, sp, #0x20
  412c78:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  412c7c:	add	x8, x8, #0x2c0
  412c80:	add	x8, x8, #0x10
  412c84:	stur	x0, [x29, #-8]
  412c88:	str	x1, [sp, #16]
  412c8c:	ldur	x9, [x29, #-8]
  412c90:	ldr	x1, [sp, #16]
  412c94:	mov	x0, x9
  412c98:	str	x8, [sp, #8]
  412c9c:	str	x9, [sp]
  412ca0:	bl	408c94 <printf@plt+0x7514>
  412ca4:	ldr	x8, [sp, #8]
  412ca8:	ldr	x9, [sp]
  412cac:	str	x8, [x9]
  412cb0:	ldp	x29, x30, [sp, #32]
  412cb4:	add	sp, sp, #0x30
  412cb8:	ret
  412cbc:	sub	sp, sp, #0x50
  412cc0:	stp	x29, x30, [sp, #64]
  412cc4:	add	x29, sp, #0x40
  412cc8:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  412ccc:	add	x8, x8, #0xe8c
  412cd0:	stur	x0, [x29, #-8]
  412cd4:	stur	w1, [x29, #-12]
  412cd8:	ldur	x9, [x29, #-8]
  412cdc:	ldr	x10, [x9, #16]
  412ce0:	ldur	w0, [x29, #-12]
  412ce4:	stur	x8, [x29, #-24]
  412ce8:	str	x9, [sp, #32]
  412cec:	str	x10, [sp, #24]
  412cf0:	bl	407d60 <printf@plt+0x65e0>
  412cf4:	ldr	x8, [sp, #24]
  412cf8:	ldr	x9, [x8]
  412cfc:	ldr	x9, [x9, #24]
  412d00:	str	w0, [sp, #20]
  412d04:	mov	x0, x8
  412d08:	ldr	w1, [sp, #20]
  412d0c:	blr	x9
  412d10:	stur	w0, [x29, #-16]
  412d14:	ldr	x8, [sp, #32]
  412d18:	ldr	x9, [x8, #16]
  412d1c:	ldr	w1, [x9, #12]
  412d20:	ldr	x9, [x8, #16]
  412d24:	ldr	w2, [x9, #12]
  412d28:	ldur	x9, [x29, #-24]
  412d2c:	ldr	w3, [x9]
  412d30:	ldur	w11, [x29, #-12]
  412d34:	cmp	w11, #0x1
  412d38:	str	w1, [sp, #16]
  412d3c:	str	w2, [sp, #12]
  412d40:	str	w3, [sp, #8]
  412d44:	b.le	412d5c <printf@plt+0x115dc>
  412d48:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  412d4c:	add	x8, x8, #0xea0
  412d50:	ldr	w9, [x8]
  412d54:	str	w9, [sp, #4]
  412d58:	b	412d68 <printf@plt+0x115e8>
  412d5c:	ldur	x8, [x29, #-24]
  412d60:	ldr	w9, [x8]
  412d64:	str	w9, [sp, #4]
  412d68:	ldr	w8, [sp, #4]
  412d6c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412d70:	add	x0, x0, #0x370
  412d74:	ldr	w1, [sp, #16]
  412d78:	ldr	w2, [sp, #12]
  412d7c:	ldr	w3, [sp, #8]
  412d80:	mov	w4, w8
  412d84:	bl	401780 <printf@plt>
  412d88:	ldr	x9, [sp, #32]
  412d8c:	ldr	w1, [x9, #12]
  412d90:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  412d94:	add	x10, x10, #0xff8
  412d98:	mov	x0, x10
  412d9c:	bl	401780 <printf@plt>
  412da0:	ldr	x9, [sp, #32]
  412da4:	ldr	w1, [x9, #12]
  412da8:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412dac:	add	x10, x10, #0x399
  412db0:	mov	x0, x10
  412db4:	bl	401780 <printf@plt>
  412db8:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  412dbc:	add	x9, x9, #0x3ad
  412dc0:	mov	x0, x9
  412dc4:	bl	401780 <printf@plt>
  412dc8:	ldr	x9, [sp, #32]
  412dcc:	ldr	w1, [x9, #12]
  412dd0:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412dd4:	add	x10, x10, #0x3c1
  412dd8:	mov	x0, x10
  412ddc:	bl	401780 <printf@plt>
  412de0:	ldur	x9, [x29, #-24]
  412de4:	ldr	w1, [x9]
  412de8:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412dec:	add	x10, x10, #0x3df
  412df0:	mov	x0, x10
  412df4:	bl	401780 <printf@plt>
  412df8:	ldr	x9, [sp, #32]
  412dfc:	ldr	w1, [x9, #12]
  412e00:	ldr	w2, [x9, #12]
  412e04:	ldur	x10, [x29, #-24]
  412e08:	ldr	w3, [x10]
  412e0c:	adrp	x11, 420000 <_ZdlPvm@@Base+0x6e40>
  412e10:	add	x11, x11, #0x404
  412e14:	mov	x0, x11
  412e18:	bl	401780 <printf@plt>
  412e1c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  412e20:	add	x9, x9, #0x512
  412e24:	mov	x0, x9
  412e28:	bl	401780 <printf@plt>
  412e2c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  412e30:	add	x9, x9, #0x522
  412e34:	mov	x0, x9
  412e38:	bl	401780 <printf@plt>
  412e3c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  412e40:	add	x9, x9, #0x52c
  412e44:	mov	x0, x9
  412e48:	bl	401780 <printf@plt>
  412e4c:	ldr	x9, [sp, #32]
  412e50:	ldr	w1, [x9, #12]
  412e54:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  412e58:	add	x10, x10, #0x37
  412e5c:	mov	x0, x10
  412e60:	bl	401780 <printf@plt>
  412e64:	ldr	x9, [sp, #32]
  412e68:	ldr	w1, [x9, #12]
  412e6c:	ldr	w2, [x9, #12]
  412e70:	ldur	x10, [x29, #-24]
  412e74:	ldr	w3, [x10]
  412e78:	adrp	x11, 420000 <_ZdlPvm@@Base+0x6e40>
  412e7c:	add	x11, x11, #0x53f
  412e80:	mov	x0, x11
  412e84:	bl	401780 <printf@plt>
  412e88:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  412e8c:	add	x9, x9, #0xe96
  412e90:	mov	x0, x9
  412e94:	bl	401780 <printf@plt>
  412e98:	ldr	x9, [sp, #32]
  412e9c:	ldr	w1, [x9, #12]
  412ea0:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  412ea4:	add	x10, x10, #0xa
  412ea8:	mov	x0, x10
  412eac:	bl	401780 <printf@plt>
  412eb0:	ldur	x9, [x29, #-24]
  412eb4:	ldr	w1, [x9]
  412eb8:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412ebc:	add	x10, x10, #0x5d5
  412ec0:	mov	x0, x10
  412ec4:	bl	401780 <printf@plt>
  412ec8:	ldr	x9, [sp, #32]
  412ecc:	ldr	w1, [x9, #12]
  412ed0:	ldr	x10, [x9, #16]
  412ed4:	ldr	w2, [x10, #12]
  412ed8:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412edc:	add	x10, x10, #0x5fe
  412ee0:	mov	x0, x10
  412ee4:	bl	401780 <printf@plt>
  412ee8:	ldr	x9, [sp, #32]
  412eec:	ldr	w1, [x9, #12]
  412ef0:	ldr	x10, [x9, #16]
  412ef4:	ldr	w2, [x10, #12]
  412ef8:	ldr	w3, [x9, #12]
  412efc:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412f00:	add	x10, x10, #0x636
  412f04:	mov	x0, x10
  412f08:	bl	401780 <printf@plt>
  412f0c:	ldr	x9, [sp, #32]
  412f10:	ldr	w1, [x9, #12]
  412f14:	ldr	x10, [x9, #16]
  412f18:	ldr	w2, [x10, #12]
  412f1c:	ldr	w3, [x9, #12]
  412f20:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412f24:	add	x10, x10, #0x65d
  412f28:	mov	x0, x10
  412f2c:	bl	401780 <printf@plt>
  412f30:	ldr	x9, [sp, #32]
  412f34:	ldr	x10, [x9, #16]
  412f38:	ldr	w1, [x10, #12]
  412f3c:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412f40:	add	x10, x10, #0x685
  412f44:	mov	x0, x10
  412f48:	bl	401780 <printf@plt>
  412f4c:	ldr	x9, [sp, #32]
  412f50:	ldr	w1, [x9, #12]
  412f54:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412f58:	add	x10, x10, #0x6ad
  412f5c:	mov	x0, x10
  412f60:	bl	401780 <printf@plt>
  412f64:	ldr	x9, [sp, #32]
  412f68:	ldr	w1, [x9, #12]
  412f6c:	ldr	w2, [x9, #12]
  412f70:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412f74:	add	x10, x10, #0x6d2
  412f78:	mov	x0, x10
  412f7c:	bl	401780 <printf@plt>
  412f80:	ldur	w8, [x29, #-16]
  412f84:	cbz	w8, 412f9c <printf@plt+0x1181c>
  412f88:	ldr	x8, [sp, #32]
  412f8c:	ldr	w1, [x8, #12]
  412f90:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412f94:	add	x0, x0, #0x6f0
  412f98:	bl	401780 <printf@plt>
  412f9c:	ldr	x8, [sp, #32]
  412fa0:	ldr	w1, [x8, #12]
  412fa4:	ldr	x9, [x8, #16]
  412fa8:	ldr	w2, [x9, #12]
  412fac:	ldr	w3, [x8, #12]
  412fb0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  412fb4:	add	x0, x0, #0x636
  412fb8:	bl	401780 <printf@plt>
  412fbc:	ldr	x8, [sp, #32]
  412fc0:	ldr	w1, [x8, #12]
  412fc4:	ldur	x9, [x29, #-24]
  412fc8:	ldr	w2, [x9]
  412fcc:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  412fd0:	add	x10, x10, #0x706
  412fd4:	mov	x0, x10
  412fd8:	bl	401780 <printf@plt>
  412fdc:	ldr	x8, [sp, #32]
  412fe0:	ldr	w1, [x8, #12]
  412fe4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  412fe8:	add	x9, x9, #0x37
  412fec:	mov	x0, x9
  412ff0:	bl	401780 <printf@plt>
  412ff4:	ldur	w11, [x29, #-16]
  412ff8:	mov	w0, w11
  412ffc:	ldp	x29, x30, [sp, #64]
  413000:	add	sp, sp, #0x50
  413004:	ret
  413008:	sub	sp, sp, #0x30
  41300c:	stp	x29, x30, [sp, #32]
  413010:	add	x29, sp, #0x20
  413014:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413018:	add	x8, x8, #0xa40
  41301c:	stur	x0, [x29, #-8]
  413020:	ldur	x9, [x29, #-8]
  413024:	ldr	w10, [x8]
  413028:	str	x9, [sp, #16]
  41302c:	cbnz	w10, 413124 <printf@plt+0x119a4>
  413030:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  413034:	add	x8, x8, #0x169
  413038:	mov	x0, x8
  41303c:	str	x8, [sp, #8]
  413040:	bl	401780 <printf@plt>
  413044:	ldr	x8, [sp, #16]
  413048:	ldr	w1, [x8, #12]
  41304c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  413050:	add	x9, x9, #0x15b
  413054:	mov	x0, x9
  413058:	bl	401780 <printf@plt>
  41305c:	ldr	x8, [sp, #16]
  413060:	ldr	w1, [x8, #12]
  413064:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  413068:	add	x9, x9, #0x170
  41306c:	mov	x0, x9
  413070:	bl	401780 <printf@plt>
  413074:	ldr	x8, [sp, #16]
  413078:	ldr	w1, [x8, #12]
  41307c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  413080:	add	x9, x9, #0x715
  413084:	mov	x0, x9
  413088:	bl	401780 <printf@plt>
  41308c:	ldr	x8, [sp, #16]
  413090:	ldr	w1, [x8, #12]
  413094:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  413098:	add	x9, x9, #0x1df
  41309c:	mov	x0, x9
  4130a0:	bl	401780 <printf@plt>
  4130a4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x3e40>
  4130a8:	add	x8, x8, #0x16b
  4130ac:	mov	x0, x8
  4130b0:	str	x8, [sp]
  4130b4:	bl	401780 <printf@plt>
  4130b8:	ldr	x8, [sp, #8]
  4130bc:	mov	x0, x8
  4130c0:	bl	401780 <printf@plt>
  4130c4:	ldr	x8, [sp, #16]
  4130c8:	ldr	w1, [x8, #12]
  4130cc:	ldr	x9, [x8, #16]
  4130d0:	ldr	w2, [x9, #12]
  4130d4:	ldr	w3, [x8, #12]
  4130d8:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  4130dc:	add	x9, x9, #0x720
  4130e0:	mov	x0, x9
  4130e4:	bl	401780 <printf@plt>
  4130e8:	ldr	x8, [sp, #16]
  4130ec:	ldr	x9, [x8, #16]
  4130f0:	ldr	x10, [x9]
  4130f4:	ldr	x10, [x10, #48]
  4130f8:	mov	x0, x9
  4130fc:	blr	x10
  413100:	ldr	x0, [sp]
  413104:	bl	401780 <printf@plt>
  413108:	ldr	x8, [sp, #16]
  41310c:	ldr	w1, [x8, #12]
  413110:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x3e40>
  413114:	add	x9, x9, #0x20b
  413118:	mov	x0, x9
  41311c:	bl	401780 <printf@plt>
  413120:	b	413168 <printf@plt+0x119e8>
  413124:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413128:	add	x8, x8, #0xa40
  41312c:	ldr	w9, [x8]
  413130:	cmp	w9, #0x1
  413134:	b.ne	413168 <printf@plt+0x119e8>  // b.any
  413138:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  41313c:	add	x0, x0, #0x746
  413140:	bl	401780 <printf@plt>
  413144:	ldr	x8, [sp, #16]
  413148:	ldr	x9, [x8, #16]
  41314c:	ldr	x10, [x9]
  413150:	ldr	x10, [x10, #48]
  413154:	mov	x0, x9
  413158:	blr	x10
  41315c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413160:	add	x0, x0, #0x74e
  413164:	bl	401780 <printf@plt>
  413168:	ldp	x29, x30, [sp, #32]
  41316c:	add	sp, sp, #0x30
  413170:	ret
  413174:	sub	sp, sp, #0x30
  413178:	stp	x29, x30, [sp, #32]
  41317c:	add	x29, sp, #0x20
  413180:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413184:	add	x8, x8, #0xa10
  413188:	adrp	x1, 420000 <_ZdlPvm@@Base+0x6e40>
  41318c:	add	x1, x1, #0x757
  413190:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  413194:	add	x9, x9, #0x352
  413198:	stur	x0, [x29, #-8]
  41319c:	ldur	x10, [x29, #-8]
  4131a0:	ldr	x0, [x8]
  4131a4:	str	x8, [sp, #16]
  4131a8:	str	x9, [sp, #8]
  4131ac:	str	x10, [sp]
  4131b0:	bl	401490 <fprintf@plt>
  4131b4:	ldr	x8, [sp]
  4131b8:	ldr	x9, [x8, #16]
  4131bc:	ldr	x10, [x9]
  4131c0:	ldr	x10, [x10]
  4131c4:	mov	x0, x9
  4131c8:	blr	x10
  4131cc:	ldr	x8, [sp, #16]
  4131d0:	ldr	x0, [x8]
  4131d4:	ldr	x1, [sp, #8]
  4131d8:	bl	401490 <fprintf@plt>
  4131dc:	ldp	x29, x30, [sp, #32]
  4131e0:	add	sp, sp, #0x30
  4131e4:	ret
  4131e8:	sub	sp, sp, #0x20
  4131ec:	stp	x29, x30, [sp, #16]
  4131f0:	add	x29, sp, #0x10
  4131f4:	str	x0, [sp, #8]
  4131f8:	str	w1, [sp, #4]
  4131fc:	ldr	x8, [sp, #8]
  413200:	ldr	x8, [x8, #16]
  413204:	ldr	w9, [sp, #4]
  413208:	add	w1, w9, #0x1
  41320c:	ldr	x10, [x8]
  413210:	ldr	x10, [x10, #112]
  413214:	mov	x0, x8
  413218:	blr	x10
  41321c:	ldp	x29, x30, [sp, #16]
  413220:	add	sp, sp, #0x20
  413224:	ret
  413228:	sub	sp, sp, #0x20
  41322c:	stp	x29, x30, [sp, #16]
  413230:	add	x29, sp, #0x10
  413234:	str	x0, [sp, #8]
  413238:	ldr	x0, [sp, #8]
  41323c:	bl	408cf4 <printf@plt+0x7574>
  413240:	ldp	x29, x30, [sp, #16]
  413244:	add	sp, sp, #0x20
  413248:	ret
  41324c:	sub	sp, sp, #0x20
  413250:	stp	x29, x30, [sp, #16]
  413254:	add	x29, sp, #0x10
  413258:	str	x0, [sp, #8]
  41325c:	ldr	x8, [sp, #8]
  413260:	mov	x0, x8
  413264:	str	x8, [sp]
  413268:	bl	413228 <printf@plt+0x11aa8>
  41326c:	ldr	x0, [sp]
  413270:	bl	419194 <_ZdlPv@@Base>
  413274:	ldp	x29, x30, [sp, #16]
  413278:	add	sp, sp, #0x20
  41327c:	ret
  413280:	sub	sp, sp, #0x30
  413284:	stp	x29, x30, [sp, #32]
  413288:	add	x29, sp, #0x20
  41328c:	stur	x0, [x29, #-8]
  413290:	stur	w1, [x29, #-12]
  413294:	ldur	x8, [x29, #-8]
  413298:	str	wzr, [sp, #16]
  41329c:	str	x8, [sp, #8]
  4132a0:	ldr	w8, [sp, #16]
  4132a4:	ldr	x9, [sp, #8]
  4132a8:	ldr	w10, [x9, #32]
  4132ac:	cmp	w8, w10
  4132b0:	b.ge	4132f4 <printf@plt+0x11b74>  // b.tcont
  4132b4:	mov	x8, #0x8                   	// #8
  4132b8:	ldr	x9, [sp, #8]
  4132bc:	ldr	x10, [x9, #24]
  4132c0:	ldrsw	x11, [sp, #16]
  4132c4:	mul	x8, x8, x11
  4132c8:	add	x8, x10, x8
  4132cc:	ldr	x8, [x8]
  4132d0:	ldur	w1, [x29, #-12]
  4132d4:	ldr	x10, [x8]
  4132d8:	ldr	x10, [x10, #24]
  4132dc:	mov	x0, x8
  4132e0:	blr	x10
  4132e4:	ldr	w8, [sp, #16]
  4132e8:	add	w8, w8, #0x1
  4132ec:	str	w8, [sp, #16]
  4132f0:	b	4132a0 <printf@plt+0x11b20>
  4132f4:	ldr	x8, [sp, #8]
  4132f8:	ldr	w1, [x8, #12]
  4132fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413300:	add	x0, x0, #0x75f
  413304:	bl	401780 <printf@plt>
  413308:	str	wzr, [sp, #16]
  41330c:	ldr	w8, [sp, #16]
  413310:	ldr	x9, [sp, #8]
  413314:	ldr	w10, [x9, #32]
  413318:	cmp	w8, w10
  41331c:	b.ge	41335c <printf@plt+0x11bdc>  // b.tcont
  413320:	mov	x8, #0x8                   	// #8
  413324:	ldr	x9, [sp, #8]
  413328:	ldr	x10, [x9, #24]
  41332c:	ldrsw	x11, [sp, #16]
  413330:	mul	x8, x8, x11
  413334:	add	x8, x10, x8
  413338:	ldr	x8, [x8]
  41333c:	ldr	w1, [x8, #12]
  413340:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413344:	add	x0, x0, #0x48a
  413348:	bl	401780 <printf@plt>
  41334c:	ldr	w8, [sp, #16]
  413350:	add	w8, w8, #0x1
  413354:	str	w8, [sp, #16]
  413358:	b	41330c <printf@plt+0x11b8c>
  41335c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  413360:	add	x0, x0, #0x46b
  413364:	bl	401780 <printf@plt>
  413368:	ldr	x8, [sp, #8]
  41336c:	ldr	w1, [x8, #12]
  413370:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  413374:	add	x9, x9, #0xeb8
  413378:	ldr	w10, [x9]
  41337c:	ldr	w11, [x8, #40]
  413380:	add	w2, w10, w11
  413384:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  413388:	add	x9, x9, #0x76a
  41338c:	mov	x0, x9
  413390:	bl	401780 <printf@plt>
  413394:	mov	w10, #0x1                   	// #1
  413398:	str	w10, [sp, #16]
  41339c:	ldr	w8, [sp, #16]
  4133a0:	ldr	x9, [sp, #8]
  4133a4:	ldr	w10, [x9, #32]
  4133a8:	cmp	w8, w10
  4133ac:	b.ge	413424 <printf@plt+0x11ca4>  // b.tcont
  4133b0:	mov	x8, #0x8                   	// #8
  4133b4:	ldr	x9, [sp, #8]
  4133b8:	ldr	x10, [x9, #24]
  4133bc:	ldr	w11, [sp, #16]
  4133c0:	subs	w11, w11, #0x1
  4133c4:	mov	w0, w11
  4133c8:	sxtw	x12, w0
  4133cc:	mul	x12, x8, x12
  4133d0:	add	x10, x10, x12
  4133d4:	ldr	x10, [x10]
  4133d8:	ldr	w1, [x10, #12]
  4133dc:	ldr	x10, [x9, #24]
  4133e0:	ldrsw	x12, [sp, #16]
  4133e4:	mul	x8, x8, x12
  4133e8:	add	x8, x10, x8
  4133ec:	ldr	x8, [x8]
  4133f0:	ldr	w2, [x8, #12]
  4133f4:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  4133f8:	add	x8, x8, #0xe8c
  4133fc:	ldr	w11, [x8]
  413400:	mov	w13, #0x5                   	// #5
  413404:	mul	w3, w11, w13
  413408:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  41340c:	add	x0, x0, #0x778
  413410:	bl	401780 <printf@plt>
  413414:	ldr	w8, [sp, #16]
  413418:	add	w8, w8, #0x1
  41341c:	str	w8, [sp, #16]
  413420:	b	41339c <printf@plt+0x11c1c>
  413424:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413428:	add	x0, x0, #0x792
  41342c:	bl	401780 <printf@plt>
  413430:	ldr	x8, [sp, #8]
  413434:	ldr	w1, [x8, #12]
  413438:	ldr	w2, [x8, #12]
  41343c:	ldr	w9, [x8, #32]
  413440:	subs	w3, w9, #0x1
  413444:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  413448:	add	x10, x10, #0xe7c
  41344c:	ldr	w9, [x10]
  413450:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  413454:	add	x10, x10, #0xebc
  413458:	ldr	w11, [x10]
  41345c:	subs	w4, w9, w11
  413460:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  413464:	add	x10, x10, #0x7aa
  413468:	mov	x0, x10
  41346c:	bl	401780 <printf@plt>
  413470:	ldr	x8, [sp, #8]
  413474:	ldr	w1, [x8, #12]
  413478:	ldr	w2, [x8, #12]
  41347c:	mov	x10, #0x8                   	// #8
  413480:	ldr	x12, [x8, #24]
  413484:	ldr	x12, [x12]
  413488:	ldr	w3, [x12, #12]
  41348c:	adrp	x12, 41d000 <_ZdlPvm@@Base+0x3e40>
  413490:	add	x12, x12, #0x52d
  413494:	mov	x0, x12
  413498:	str	x10, [sp]
  41349c:	bl	401780 <printf@plt>
  4134a0:	ldr	x8, [sp, #8]
  4134a4:	ldr	w1, [x8, #12]
  4134a8:	ldr	w2, [x8, #12]
  4134ac:	ldr	w9, [x8, #32]
  4134b0:	subs	w3, w9, #0x1
  4134b4:	ldr	x10, [x8, #24]
  4134b8:	ldr	w9, [x8, #32]
  4134bc:	subs	w9, w9, #0x1
  4134c0:	mov	w5, w9
  4134c4:	sxtw	x12, w5
  4134c8:	ldr	x13, [sp]
  4134cc:	mul	x12, x13, x12
  4134d0:	add	x10, x10, x12
  4134d4:	ldr	x10, [x10]
  4134d8:	ldr	w4, [x10, #12]
  4134dc:	ldr	w5, [x8, #12]
  4134e0:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  4134e4:	add	x10, x10, #0x7c7
  4134e8:	mov	x0, x10
  4134ec:	bl	401780 <printf@plt>
  4134f0:	mov	w9, wzr
  4134f4:	mov	w0, w9
  4134f8:	ldp	x29, x30, [sp, #32]
  4134fc:	add	sp, sp, #0x30
  413500:	ret
  413504:	sub	sp, sp, #0x60
  413508:	stp	x29, x30, [sp, #80]
  41350c:	add	x29, sp, #0x50
  413510:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413514:	add	x8, x8, #0xa40
  413518:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  41351c:	add	x9, x9, #0x7f0
  413520:	stur	x0, [x29, #-8]
  413524:	ldur	x10, [x29, #-8]
  413528:	ldr	w11, [x8]
  41352c:	str	x9, [sp, #40]
  413530:	str	x10, [sp, #32]
  413534:	cbnz	w11, 4137b4 <printf@plt+0x12034>
  413538:	ldr	x8, [sp, #32]
  41353c:	ldr	w1, [x8, #12]
  413540:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413544:	add	x0, x0, #0x170
  413548:	bl	401780 <printf@plt>
  41354c:	stur	wzr, [x29, #-12]
  413550:	ldur	w8, [x29, #-12]
  413554:	ldr	x9, [sp, #32]
  413558:	ldr	w10, [x9, #32]
  41355c:	cmp	w8, w10
  413560:	b.ge	413764 <printf@plt+0x11fe4>  // b.tcont
  413564:	ldr	x8, [sp, #32]
  413568:	ldr	w9, [x8, #36]
  41356c:	str	w9, [sp, #28]
  413570:	cbz	w9, 413598 <printf@plt+0x11e18>
  413574:	b	413578 <printf@plt+0x11df8>
  413578:	ldr	w8, [sp, #28]
  41357c:	cmp	w8, #0x1
  413580:	b.eq	4135d0 <printf@plt+0x11e50>  // b.none
  413584:	b	413588 <printf@plt+0x11e08>
  413588:	ldr	w8, [sp, #28]
  41358c:	cmp	w8, #0x2
  413590:	b.eq	41359c <printf@plt+0x11e1c>  // b.none
  413594:	b	413604 <printf@plt+0x11e84>
  413598:	b	413618 <printf@plt+0x11e98>
  41359c:	ldr	x8, [sp, #32]
  4135a0:	ldr	w1, [x8, #12]
  4135a4:	mov	x9, #0x8                   	// #8
  4135a8:	ldr	x10, [x8, #24]
  4135ac:	ldursw	x11, [x29, #-12]
  4135b0:	mul	x9, x9, x11
  4135b4:	add	x9, x10, x9
  4135b8:	ldr	x9, [x9]
  4135bc:	ldr	w2, [x9, #12]
  4135c0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  4135c4:	add	x0, x0, #0x587
  4135c8:	bl	401780 <printf@plt>
  4135cc:	b	413618 <printf@plt+0x11e98>
  4135d0:	ldr	x8, [sp, #32]
  4135d4:	ldr	w1, [x8, #12]
  4135d8:	mov	x9, #0x8                   	// #8
  4135dc:	ldr	x10, [x8, #24]
  4135e0:	ldursw	x11, [x29, #-12]
  4135e4:	mul	x9, x9, x11
  4135e8:	add	x9, x10, x9
  4135ec:	ldr	x9, [x9]
  4135f0:	ldr	w2, [x9, #12]
  4135f4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  4135f8:	add	x0, x0, #0x99b
  4135fc:	bl	401780 <printf@plt>
  413600:	b	413618 <printf@plt+0x11e98>
  413604:	mov	w8, wzr
  413608:	mov	w0, w8
  41360c:	mov	w1, #0x4a                  	// #74
  413610:	ldr	x2, [sp, #40]
  413614:	bl	403a74 <printf@plt+0x22f4>
  413618:	mov	x8, #0x8                   	// #8
  41361c:	ldr	x9, [sp, #32]
  413620:	ldr	x10, [x9, #24]
  413624:	ldursw	x11, [x29, #-12]
  413628:	mul	x11, x8, x11
  41362c:	add	x10, x10, x11
  413630:	ldr	x10, [x10]
  413634:	ldr	x11, [x10]
  413638:	ldr	x11, [x11, #48]
  41363c:	mov	x0, x10
  413640:	str	x8, [sp, #16]
  413644:	blr	x11
  413648:	ldr	x8, [sp, #32]
  41364c:	ldr	x9, [x8, #24]
  413650:	ldursw	x10, [x29, #-12]
  413654:	ldr	x11, [sp, #16]
  413658:	mul	x10, x11, x10
  41365c:	add	x9, x9, x10
  413660:	ldr	x9, [x9]
  413664:	ldr	w1, [x9, #12]
  413668:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  41366c:	add	x0, x0, #0x76a
  413670:	bl	401780 <printf@plt>
  413674:	ldr	x8, [sp, #32]
  413678:	ldr	w12, [x8, #36]
  41367c:	str	w12, [sp, #12]
  413680:	cbz	w12, 4136a8 <printf@plt+0x11f28>
  413684:	b	413688 <printf@plt+0x11f08>
  413688:	ldr	w8, [sp, #12]
  41368c:	cmp	w8, #0x1
  413690:	b.eq	4136e0 <printf@plt+0x11f60>  // b.none
  413694:	b	413698 <printf@plt+0x11f18>
  413698:	ldr	w8, [sp, #12]
  41369c:	cmp	w8, #0x2
  4136a0:	b.eq	4136ac <printf@plt+0x11f2c>  // b.none
  4136a4:	b	413714 <printf@plt+0x11f94>
  4136a8:	b	413728 <printf@plt+0x11fa8>
  4136ac:	mov	x8, #0x8                   	// #8
  4136b0:	ldr	x9, [sp, #32]
  4136b4:	ldr	x10, [x9, #24]
  4136b8:	ldursw	x11, [x29, #-12]
  4136bc:	mul	x8, x8, x11
  4136c0:	add	x8, x10, x8
  4136c4:	ldr	x8, [x8]
  4136c8:	ldr	w1, [x8, #12]
  4136cc:	ldr	w2, [x9, #12]
  4136d0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  4136d4:	add	x0, x0, #0x587
  4136d8:	bl	401780 <printf@plt>
  4136dc:	b	413728 <printf@plt+0x11fa8>
  4136e0:	mov	x8, #0x8                   	// #8
  4136e4:	ldr	x9, [sp, #32]
  4136e8:	ldr	x10, [x9, #24]
  4136ec:	ldursw	x11, [x29, #-12]
  4136f0:	mul	x8, x8, x11
  4136f4:	add	x8, x10, x8
  4136f8:	ldr	x8, [x8]
  4136fc:	ldr	w1, [x8, #12]
  413700:	ldr	w2, [x9, #12]
  413704:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  413708:	add	x0, x0, #0x99b
  41370c:	bl	401780 <printf@plt>
  413710:	b	413728 <printf@plt+0x11fa8>
  413714:	mov	w8, wzr
  413718:	mov	w0, w8
  41371c:	mov	w1, #0x5a                  	// #90
  413720:	ldr	x2, [sp, #40]
  413724:	bl	403a74 <printf@plt+0x22f4>
  413728:	ldur	w8, [x29, #-12]
  41372c:	ldr	x9, [sp, #32]
  413730:	ldr	w10, [x9, #32]
  413734:	subs	w10, w10, #0x1
  413738:	cmp	w8, w10
  41373c:	b.eq	413754 <printf@plt+0x11fd4>  // b.none
  413740:	ldr	x8, [sp, #32]
  413744:	ldr	w1, [x8, #12]
  413748:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  41374c:	add	x0, x0, #0x809
  413750:	bl	401780 <printf@plt>
  413754:	ldur	w8, [x29, #-12]
  413758:	add	w8, w8, #0x1
  41375c:	stur	w8, [x29, #-12]
  413760:	b	413550 <printf@plt+0x11dd0>
  413764:	ldr	x8, [sp, #32]
  413768:	ldr	w1, [x8, #12]
  41376c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  413770:	add	x0, x0, #0x8f6
  413774:	bl	401780 <printf@plt>
  413778:	ldr	x8, [sp, #32]
  41377c:	ldr	w9, [x8, #32]
  413780:	subs	w1, w9, #0x1
  413784:	ldr	w2, [x8, #12]
  413788:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  41378c:	add	x10, x10, #0x818
  413790:	mov	x0, x10
  413794:	bl	401780 <printf@plt>
  413798:	ldr	x8, [sp, #32]
  41379c:	ldr	w1, [x8, #12]
  4137a0:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x3e40>
  4137a4:	add	x10, x10, #0x20b
  4137a8:	mov	x0, x10
  4137ac:	bl	401780 <printf@plt>
  4137b0:	b	4138c8 <printf@plt+0x12148>
  4137b4:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4137b8:	add	x8, x8, #0xa40
  4137bc:	ldr	w9, [x8]
  4137c0:	cmp	w9, #0x1
  4137c4:	b.ne	4138c8 <printf@plt+0x12148>  // b.any
  4137c8:	ldr	x8, [sp, #32]
  4137cc:	ldr	w9, [x8, #36]
  4137d0:	str	w9, [sp, #8]
  4137d4:	cbz	w9, 4137fc <printf@plt+0x1207c>
  4137d8:	b	4137dc <printf@plt+0x1205c>
  4137dc:	ldr	w8, [sp, #8]
  4137e0:	cmp	w8, #0x1
  4137e4:	b.eq	41380c <printf@plt+0x1208c>  // b.none
  4137e8:	b	4137ec <printf@plt+0x1206c>
  4137ec:	ldr	w8, [sp, #8]
  4137f0:	cmp	w8, #0x2
  4137f4:	b.eq	41381c <printf@plt+0x1209c>  // b.none
  4137f8:	b	41382c <printf@plt+0x120ac>
  4137fc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  413800:	add	x8, x8, #0x996
  413804:	stur	x8, [x29, #-24]
  413808:	b	413840 <printf@plt+0x120c0>
  41380c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  413810:	add	x8, x8, #0x99b
  413814:	stur	x8, [x29, #-24]
  413818:	b	413840 <printf@plt+0x120c0>
  41381c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  413820:	add	x8, x8, #0xa2e
  413824:	stur	x8, [x29, #-24]
  413828:	b	413840 <printf@plt+0x120c0>
  41382c:	mov	w8, wzr
  413830:	mov	w0, w8
  413834:	mov	w1, #0x70                  	// #112
  413838:	ldr	x2, [sp, #40]
  41383c:	bl	403a74 <printf@plt+0x22f4>
  413840:	ldur	x1, [x29, #-24]
  413844:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413848:	add	x0, x0, #0x82e
  41384c:	bl	401780 <printf@plt>
  413850:	stur	wzr, [x29, #-28]
  413854:	ldur	w8, [x29, #-28]
  413858:	ldr	x9, [sp, #32]
  41385c:	ldr	w10, [x9, #32]
  413860:	cmp	w8, w10
  413864:	b.ge	4138bc <printf@plt+0x1213c>  // b.tcont
  413868:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  41386c:	add	x0, x0, #0x848
  413870:	bl	401780 <printf@plt>
  413874:	mov	x8, #0x8                   	// #8
  413878:	ldr	x9, [sp, #32]
  41387c:	ldr	x10, [x9, #24]
  413880:	ldursw	x11, [x29, #-28]
  413884:	mul	x8, x8, x11
  413888:	add	x8, x10, x8
  41388c:	ldr	x8, [x8]
  413890:	ldr	x10, [x8]
  413894:	ldr	x10, [x10, #48]
  413898:	mov	x0, x8
  41389c:	blr	x10
  4138a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4138a4:	add	x0, x0, #0x853
  4138a8:	bl	401780 <printf@plt>
  4138ac:	ldur	w8, [x29, #-28]
  4138b0:	add	w8, w8, #0x1
  4138b4:	stur	w8, [x29, #-28]
  4138b8:	b	413854 <printf@plt+0x120d4>
  4138bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4138c0:	add	x0, x0, #0x860
  4138c4:	bl	401780 <printf@plt>
  4138c8:	ldp	x29, x30, [sp, #80]
  4138cc:	add	sp, sp, #0x60
  4138d0:	ret
  4138d4:	sub	sp, sp, #0x50
  4138d8:	stp	x29, x30, [sp, #64]
  4138dc:	add	x29, sp, #0x40
  4138e0:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  4138e4:	add	x8, x8, #0x998
  4138e8:	add	x8, x8, #0x10
  4138ec:	adrp	x9, 414000 <printf@plt+0x12880>
  4138f0:	add	x9, x9, #0xa3c
  4138f4:	stur	x0, [x29, #-8]
  4138f8:	stur	x1, [x29, #-16]
  4138fc:	ldur	x10, [x29, #-8]
  413900:	mov	x0, x10
  413904:	str	x8, [sp, #24]
  413908:	str	x9, [sp, #16]
  41390c:	str	x10, [sp, #8]
  413910:	bl	408368 <printf@plt+0x6be8>
  413914:	ldr	x8, [sp, #24]
  413918:	ldr	x9, [sp, #8]
  41391c:	str	x8, [x9]
  413920:	add	x0, x9, #0x10
  413924:	ldur	x1, [x29, #-16]
  413928:	ldr	x10, [sp, #16]
  41392c:	blr	x10
  413930:	b	413934 <printf@plt+0x121b4>
  413934:	ldp	x29, x30, [sp, #64]
  413938:	add	sp, sp, #0x50
  41393c:	ret
  413940:	stur	x0, [x29, #-24]
  413944:	stur	w1, [x29, #-28]
  413948:	ldr	x0, [sp, #8]
  41394c:	bl	4083a8 <printf@plt+0x6c28>
  413950:	ldur	x0, [x29, #-24]
  413954:	bl	401720 <_Unwind_Resume@plt>
  413958:	sub	sp, sp, #0x20
  41395c:	stp	x29, x30, [sp, #16]
  413960:	add	x29, sp, #0x10
  413964:	str	x0, [sp, #8]
  413968:	str	w1, [sp, #4]
  41396c:	ldr	x8, [sp, #8]
  413970:	add	x0, x8, #0x10
  413974:	ldr	w1, [sp, #4]
  413978:	bl	408c14 <printf@plt+0x7494>
  41397c:	ldp	x29, x30, [sp, #16]
  413980:	add	sp, sp, #0x20
  413984:	ret
  413988:	sub	sp, sp, #0x20
  41398c:	stp	x29, x30, [sp, #16]
  413990:	add	x29, sp, #0x10
  413994:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  413998:	add	x1, x1, #0x991
  41399c:	str	x0, [sp, #8]
  4139a0:	ldr	x8, [sp, #8]
  4139a4:	add	x0, x8, #0x10
  4139a8:	bl	4139b8 <printf@plt+0x12238>
  4139ac:	ldp	x29, x30, [sp, #16]
  4139b0:	add	sp, sp, #0x20
  4139b4:	ret
  4139b8:	sub	sp, sp, #0x40
  4139bc:	stp	x29, x30, [sp, #48]
  4139c0:	add	x29, sp, #0x30
  4139c4:	mov	w8, #0x0                   	// #0
  4139c8:	stur	x0, [x29, #-8]
  4139cc:	stur	x1, [x29, #-16]
  4139d0:	ldur	x9, [x29, #-8]
  4139d4:	sturb	w8, [x29, #-17]
  4139d8:	ldr	w8, [x9, #20]
  4139dc:	str	x9, [sp, #16]
  4139e0:	str	w8, [sp, #12]
  4139e4:	cbz	w8, 413a0c <printf@plt+0x1228c>
  4139e8:	b	4139ec <printf@plt+0x1226c>
  4139ec:	ldr	w8, [sp, #12]
  4139f0:	cmp	w8, #0x1
  4139f4:	b.eq	413a18 <printf@plt+0x12298>  // b.none
  4139f8:	b	4139fc <printf@plt+0x1227c>
  4139fc:	ldr	w8, [sp, #12]
  413a00:	cmp	w8, #0x2
  413a04:	b.eq	413a24 <printf@plt+0x122a4>  // b.none
  413a08:	b	413a30 <printf@plt+0x122b0>
  413a0c:	mov	w8, #0x6c                  	// #108
  413a10:	sturb	w8, [x29, #-17]
  413a14:	b	413a48 <printf@plt+0x122c8>
  413a18:	mov	w8, #0x72                  	// #114
  413a1c:	sturb	w8, [x29, #-17]
  413a20:	b	413a48 <printf@plt+0x122c8>
  413a24:	mov	w8, #0x63                  	// #99
  413a28:	sturb	w8, [x29, #-17]
  413a2c:	b	413a48 <printf@plt+0x122c8>
  413a30:	mov	w8, wzr
  413a34:	mov	w0, w8
  413a38:	mov	w1, #0x155                 	// #341
  413a3c:	adrp	x2, 420000 <_ZdlPvm@@Base+0x6e40>
  413a40:	add	x2, x2, #0x7f0
  413a44:	bl	403a74 <printf@plt+0x22f4>
  413a48:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413a4c:	add	x8, x8, #0xa10
  413a50:	ldr	x0, [x8]
  413a54:	ldurb	w2, [x29, #-17]
  413a58:	ldur	x3, [x29, #-16]
  413a5c:	ldr	x9, [sp, #16]
  413a60:	ldr	w4, [x9, #24]
  413a64:	adrp	x1, 420000 <_ZdlPvm@@Base+0x6e40>
  413a68:	add	x1, x1, #0x97e
  413a6c:	str	x8, [sp]
  413a70:	bl	401490 <fprintf@plt>
  413a74:	ldr	x8, [sp, #16]
  413a78:	mov	x0, x8
  413a7c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x6e40>
  413a80:	add	x1, x1, #0x989
  413a84:	bl	409448 <printf@plt+0x7cc8>
  413a88:	ldr	x8, [sp]
  413a8c:	ldr	x0, [x8]
  413a90:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  413a94:	add	x1, x1, #0x352
  413a98:	bl	401490 <fprintf@plt>
  413a9c:	ldp	x29, x30, [sp, #48]
  413aa0:	add	sp, sp, #0x40
  413aa4:	ret
  413aa8:	sub	sp, sp, #0x40
  413aac:	stp	x29, x30, [sp, #48]
  413ab0:	add	x29, sp, #0x30
  413ab4:	stur	x0, [x29, #-8]
  413ab8:	stur	w1, [x29, #-12]
  413abc:	ldur	x8, [x29, #-8]
  413ac0:	str	wzr, [sp, #24]
  413ac4:	str	wzr, [sp, #20]
  413ac8:	stur	wzr, [x29, #-16]
  413acc:	str	x8, [sp, #8]
  413ad0:	ldur	w8, [x29, #-16]
  413ad4:	ldr	x9, [sp, #8]
  413ad8:	ldr	w10, [x9, #16]
  413adc:	cmp	w8, w10
  413ae0:	b.ge	413c18 <printf@plt+0x12498>  // b.tcont
  413ae4:	stur	wzr, [x29, #-20]
  413ae8:	ldur	w8, [x29, #-20]
  413aec:	ldr	x9, [sp, #8]
  413af0:	ldr	x10, [x9, #24]
  413af4:	ldursw	x11, [x29, #-16]
  413af8:	mov	x12, #0x8                   	// #8
  413afc:	mul	x11, x12, x11
  413b00:	add	x10, x10, x11
  413b04:	ldr	x10, [x10]
  413b08:	ldr	w13, [x10, #16]
  413b0c:	cmp	w8, w13
  413b10:	b.ge	413b68 <printf@plt+0x123e8>  // b.tcont
  413b14:	ldr	x8, [sp, #8]
  413b18:	ldr	x9, [x8, #24]
  413b1c:	ldursw	x10, [x29, #-16]
  413b20:	mov	x11, #0x8                   	// #8
  413b24:	mul	x10, x11, x10
  413b28:	add	x9, x9, x10
  413b2c:	ldr	x9, [x9]
  413b30:	ldr	x9, [x9, #8]
  413b34:	ldursw	x10, [x29, #-20]
  413b38:	mul	x10, x11, x10
  413b3c:	add	x9, x9, x10
  413b40:	ldr	x9, [x9]
  413b44:	ldur	w1, [x29, #-12]
  413b48:	ldr	x10, [x9]
  413b4c:	ldr	x10, [x10, #24]
  413b50:	mov	x0, x9
  413b54:	blr	x10
  413b58:	ldur	w8, [x29, #-20]
  413b5c:	add	w8, w8, #0x1
  413b60:	stur	w8, [x29, #-20]
  413b64:	b	413ae8 <printf@plt+0x12368>
  413b68:	ldr	x8, [sp, #8]
  413b6c:	ldr	x9, [x8, #24]
  413b70:	ldursw	x10, [x29, #-16]
  413b74:	mov	x11, #0x8                   	// #8
  413b78:	mul	x10, x11, x10
  413b7c:	add	x9, x9, x10
  413b80:	ldr	x9, [x9]
  413b84:	ldr	w12, [x9, #16]
  413b88:	ldr	w13, [sp, #24]
  413b8c:	cmp	w12, w13
  413b90:	b.le	413bb8 <printf@plt+0x12438>
  413b94:	ldr	x8, [sp, #8]
  413b98:	ldr	x9, [x8, #24]
  413b9c:	ldursw	x10, [x29, #-16]
  413ba0:	mov	x11, #0x8                   	// #8
  413ba4:	mul	x10, x11, x10
  413ba8:	add	x9, x9, x10
  413bac:	ldr	x9, [x9]
  413bb0:	ldr	w12, [x9, #16]
  413bb4:	str	w12, [sp, #24]
  413bb8:	ldr	x8, [sp, #8]
  413bbc:	ldr	x9, [x8, #24]
  413bc0:	ldursw	x10, [x29, #-16]
  413bc4:	mov	x11, #0x8                   	// #8
  413bc8:	mul	x10, x11, x10
  413bcc:	add	x9, x9, x10
  413bd0:	ldr	x9, [x9]
  413bd4:	ldr	w12, [x9, #24]
  413bd8:	ldr	w13, [sp, #20]
  413bdc:	cmp	w12, w13
  413be0:	b.le	413c08 <printf@plt+0x12488>
  413be4:	ldr	x8, [sp, #8]
  413be8:	ldr	x9, [x8, #24]
  413bec:	ldursw	x10, [x29, #-16]
  413bf0:	mov	x11, #0x8                   	// #8
  413bf4:	mul	x10, x11, x10
  413bf8:	add	x9, x9, x10
  413bfc:	ldr	x9, [x9]
  413c00:	ldr	w12, [x9, #24]
  413c04:	str	w12, [sp, #20]
  413c08:	ldur	w8, [x29, #-16]
  413c0c:	add	w8, w8, #0x1
  413c10:	stur	w8, [x29, #-16]
  413c14:	b	413ad0 <printf@plt+0x12350>
  413c18:	stur	wzr, [x29, #-16]
  413c1c:	ldur	w8, [x29, #-16]
  413c20:	ldr	x9, [sp, #8]
  413c24:	ldr	w10, [x9, #16]
  413c28:	cmp	w8, w10
  413c2c:	b.ge	413ce4 <printf@plt+0x12564>  // b.tcont
  413c30:	ldr	x8, [sp, #8]
  413c34:	ldr	w1, [x8, #12]
  413c38:	ldur	w2, [x29, #-16]
  413c3c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413c40:	add	x0, x0, #0x86a
  413c44:	bl	401780 <printf@plt>
  413c48:	stur	wzr, [x29, #-20]
  413c4c:	ldur	w8, [x29, #-20]
  413c50:	ldr	x9, [sp, #8]
  413c54:	ldr	x10, [x9, #24]
  413c58:	ldursw	x11, [x29, #-16]
  413c5c:	mov	x12, #0x8                   	// #8
  413c60:	mul	x11, x12, x11
  413c64:	add	x10, x10, x11
  413c68:	ldr	x10, [x10]
  413c6c:	ldr	w13, [x10, #16]
  413c70:	cmp	w8, w13
  413c74:	b.ge	413cc8 <printf@plt+0x12548>  // b.tcont
  413c78:	ldr	x8, [sp, #8]
  413c7c:	ldr	x9, [x8, #24]
  413c80:	ldursw	x10, [x29, #-16]
  413c84:	mov	x11, #0x8                   	// #8
  413c88:	mul	x10, x11, x10
  413c8c:	add	x9, x9, x10
  413c90:	ldr	x9, [x9]
  413c94:	ldr	x9, [x9, #8]
  413c98:	ldursw	x10, [x29, #-20]
  413c9c:	mul	x10, x11, x10
  413ca0:	add	x9, x9, x10
  413ca4:	ldr	x9, [x9]
  413ca8:	ldr	w1, [x9, #12]
  413cac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413cb0:	add	x0, x0, #0x48a
  413cb4:	bl	401780 <printf@plt>
  413cb8:	ldur	w8, [x29, #-20]
  413cbc:	add	w8, w8, #0x1
  413cc0:	stur	w8, [x29, #-20]
  413cc4:	b	413c4c <printf@plt+0x124cc>
  413cc8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  413ccc:	add	x0, x0, #0x46b
  413cd0:	bl	401780 <printf@plt>
  413cd4:	ldur	w8, [x29, #-16]
  413cd8:	add	w8, w8, #0x1
  413cdc:	stur	w8, [x29, #-16]
  413ce0:	b	413c1c <printf@plt+0x1249c>
  413ce4:	ldr	x8, [sp, #8]
  413ce8:	ldr	w1, [x8, #12]
  413cec:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  413cf0:	add	x9, x9, #0xec0
  413cf4:	ldr	w10, [x9]
  413cf8:	ldr	w11, [x8, #16]
  413cfc:	subs	w11, w11, #0x1
  413d00:	mul	w10, w10, w11
  413d04:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  413d08:	add	x9, x9, #0xec4
  413d0c:	ldr	w11, [x9]
  413d10:	mov	w12, #0x2                   	// #2
  413d14:	mul	w11, w12, w11
  413d18:	add	w2, w10, w11
  413d1c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413d20:	add	x0, x0, #0x31e
  413d24:	bl	401780 <printf@plt>
  413d28:	stur	wzr, [x29, #-16]
  413d2c:	ldur	w8, [x29, #-16]
  413d30:	ldr	x9, [sp, #8]
  413d34:	ldr	w10, [x9, #16]
  413d38:	cmp	w8, w10
  413d3c:	b.ge	413d68 <printf@plt+0x125e8>  // b.tcont
  413d40:	ldr	x8, [sp, #8]
  413d44:	ldr	w1, [x8, #12]
  413d48:	ldur	w2, [x29, #-16]
  413d4c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413d50:	add	x0, x0, #0x879
  413d54:	bl	401780 <printf@plt>
  413d58:	ldur	w8, [x29, #-16]
  413d5c:	add	w8, w8, #0x1
  413d60:	stur	w8, [x29, #-16]
  413d64:	b	413d2c <printf@plt+0x125ac>
  413d68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  413d6c:	add	x0, x0, #0x46b
  413d70:	bl	401780 <printf@plt>
  413d74:	ldr	x8, [sp, #8]
  413d78:	ldr	w1, [x8, #12]
  413d7c:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  413d80:	add	x9, x9, #0xeb8
  413d84:	ldr	w10, [x9]
  413d88:	ldr	w11, [sp, #20]
  413d8c:	add	w2, w10, w11
  413d90:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  413d94:	add	x9, x9, #0x76a
  413d98:	mov	x0, x9
  413d9c:	bl	401780 <printf@plt>
  413da0:	stur	wzr, [x29, #-16]
  413da4:	ldur	w8, [x29, #-16]
  413da8:	ldr	x9, [sp, #8]
  413dac:	ldr	w10, [x9, #16]
  413db0:	cmp	w8, w10
  413db4:	b.ge	413e98 <printf@plt+0x12718>  // b.tcont
  413db8:	mov	w8, #0x1                   	// #1
  413dbc:	stur	w8, [x29, #-20]
  413dc0:	ldur	w8, [x29, #-20]
  413dc4:	ldr	x9, [sp, #8]
  413dc8:	ldr	x10, [x9, #24]
  413dcc:	ldursw	x11, [x29, #-16]
  413dd0:	mov	x12, #0x8                   	// #8
  413dd4:	mul	x11, x12, x11
  413dd8:	add	x10, x10, x11
  413ddc:	ldr	x10, [x10]
  413de0:	ldr	w13, [x10, #16]
  413de4:	cmp	w8, w13
  413de8:	b.ge	413e88 <printf@plt+0x12708>  // b.tcont
  413dec:	ldr	x8, [sp, #8]
  413df0:	ldr	x9, [x8, #24]
  413df4:	ldursw	x10, [x29, #-16]
  413df8:	mov	x11, #0x8                   	// #8
  413dfc:	mul	x10, x11, x10
  413e00:	add	x9, x9, x10
  413e04:	ldr	x9, [x9]
  413e08:	ldr	x9, [x9, #8]
  413e0c:	ldur	w12, [x29, #-20]
  413e10:	subs	w12, w12, #0x1
  413e14:	mov	w0, w12
  413e18:	sxtw	x10, w0
  413e1c:	mul	x10, x11, x10
  413e20:	add	x9, x9, x10
  413e24:	ldr	x9, [x9]
  413e28:	ldr	w1, [x9, #12]
  413e2c:	ldr	x9, [x8, #24]
  413e30:	ldursw	x10, [x29, #-16]
  413e34:	mul	x10, x11, x10
  413e38:	add	x9, x9, x10
  413e3c:	ldr	x9, [x9]
  413e40:	ldr	x9, [x9, #8]
  413e44:	ldursw	x10, [x29, #-20]
  413e48:	mul	x10, x11, x10
  413e4c:	add	x9, x9, x10
  413e50:	ldr	x9, [x9]
  413e54:	ldr	w2, [x9, #12]
  413e58:	adrp	x9, 436000 <_Znam@GLIBCXX_3.4>
  413e5c:	add	x9, x9, #0xe8c
  413e60:	ldr	w12, [x9]
  413e64:	mov	w13, #0x5                   	// #5
  413e68:	mul	w3, w12, w13
  413e6c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413e70:	add	x0, x0, #0x778
  413e74:	bl	401780 <printf@plt>
  413e78:	ldur	w8, [x29, #-20]
  413e7c:	add	w8, w8, #0x1
  413e80:	stur	w8, [x29, #-20]
  413e84:	b	413dc0 <printf@plt+0x12640>
  413e88:	ldur	w8, [x29, #-16]
  413e8c:	add	w8, w8, #0x1
  413e90:	stur	w8, [x29, #-16]
  413e94:	b	413da4 <printf@plt+0x12624>
  413e98:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  413e9c:	add	x0, x0, #0x792
  413ea0:	bl	401780 <printf@plt>
  413ea4:	ldr	x8, [sp, #8]
  413ea8:	ldr	w1, [x8, #12]
  413eac:	ldr	w2, [x8, #12]
  413eb0:	ldr	w9, [sp, #24]
  413eb4:	subs	w3, w9, #0x1
  413eb8:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  413ebc:	add	x10, x10, #0xe7c
  413ec0:	ldr	w9, [x10]
  413ec4:	adrp	x10, 436000 <_Znam@GLIBCXX_3.4>
  413ec8:	add	x10, x10, #0xebc
  413ecc:	ldr	w11, [x10]
  413ed0:	subs	w4, w9, w11
  413ed4:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  413ed8:	add	x10, x10, #0x7aa
  413edc:	mov	x0, x10
  413ee0:	bl	401780 <printf@plt>
  413ee4:	ldr	x8, [sp, #8]
  413ee8:	ldr	w1, [x8, #12]
  413eec:	ldr	w2, [x8, #12]
  413ef0:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  413ef4:	add	x10, x10, #0x887
  413ef8:	mov	x0, x10
  413efc:	bl	401780 <printf@plt>
  413f00:	stur	wzr, [x29, #-16]
  413f04:	ldur	w8, [x29, #-16]
  413f08:	ldr	x9, [sp, #8]
  413f0c:	ldr	w10, [x9, #16]
  413f10:	cmp	w8, w10
  413f14:	b.ge	413f5c <printf@plt+0x127dc>  // b.tcont
  413f18:	ldr	x8, [sp, #8]
  413f1c:	ldr	x9, [x8, #24]
  413f20:	ldursw	x10, [x29, #-16]
  413f24:	mov	x11, #0x8                   	// #8
  413f28:	mul	x10, x11, x10
  413f2c:	add	x9, x9, x10
  413f30:	ldr	x9, [x9]
  413f34:	ldr	x9, [x9, #8]
  413f38:	ldr	x9, [x9]
  413f3c:	ldr	w1, [x9, #12]
  413f40:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413f44:	add	x0, x0, #0x340
  413f48:	bl	401780 <printf@plt>
  413f4c:	ldur	w8, [x29, #-16]
  413f50:	add	w8, w8, #0x1
  413f54:	stur	w8, [x29, #-16]
  413f58:	b	413f04 <printf@plt+0x12784>
  413f5c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  413f60:	add	x0, x0, #0x4f5
  413f64:	bl	401780 <printf@plt>
  413f68:	ldr	x8, [sp, #8]
  413f6c:	ldr	w1, [x8, #12]
  413f70:	ldr	w2, [x8, #12]
  413f74:	ldr	w9, [sp, #24]
  413f78:	subs	w3, w9, #0x1
  413f7c:	ldr	w4, [x8, #12]
  413f80:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  413f84:	add	x10, x10, #0x89d
  413f88:	mov	x0, x10
  413f8c:	bl	401780 <printf@plt>
  413f90:	stur	wzr, [x29, #-16]
  413f94:	ldur	w8, [x29, #-16]
  413f98:	ldr	x9, [sp, #8]
  413f9c:	ldr	w10, [x9, #16]
  413fa0:	cmp	w8, w10
  413fa4:	b.ge	414030 <printf@plt+0x128b0>  // b.tcont
  413fa8:	ldr	x8, [sp, #8]
  413fac:	ldr	x9, [x8, #24]
  413fb0:	ldursw	x10, [x29, #-16]
  413fb4:	mov	x11, #0x8                   	// #8
  413fb8:	mul	x10, x11, x10
  413fbc:	add	x9, x9, x10
  413fc0:	ldr	x9, [x9]
  413fc4:	ldr	w12, [x9, #16]
  413fc8:	ldr	w13, [sp, #24]
  413fcc:	cmp	w12, w13
  413fd0:	b.ne	414020 <printf@plt+0x128a0>  // b.any
  413fd4:	ldr	x8, [sp, #8]
  413fd8:	ldr	x9, [x8, #24]
  413fdc:	ldursw	x10, [x29, #-16]
  413fe0:	mov	x11, #0x8                   	// #8
  413fe4:	mul	x10, x11, x10
  413fe8:	add	x9, x9, x10
  413fec:	ldr	x9, [x9]
  413ff0:	ldr	x9, [x9, #8]
  413ff4:	ldr	w12, [sp, #24]
  413ff8:	subs	w12, w12, #0x1
  413ffc:	mov	w0, w12
  414000:	sxtw	x10, w0
  414004:	mul	x10, x11, x10
  414008:	add	x9, x9, x10
  41400c:	ldr	x9, [x9]
  414010:	ldr	w1, [x9, #12]
  414014:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  414018:	add	x0, x0, #0x356
  41401c:	bl	401780 <printf@plt>
  414020:	ldur	w8, [x29, #-16]
  414024:	add	w8, w8, #0x1
  414028:	stur	w8, [x29, #-16]
  41402c:	b	413f94 <printf@plt+0x12814>
  414030:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  414034:	add	x0, x0, #0x4f5
  414038:	bl	401780 <printf@plt>
  41403c:	mov	w8, wzr
  414040:	mov	w0, w8
  414044:	ldp	x29, x30, [sp, #48]
  414048:	add	sp, sp, #0x40
  41404c:	ret
  414050:	sub	sp, sp, #0x70
  414054:	stp	x29, x30, [sp, #96]
  414058:	add	x29, sp, #0x60
  41405c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414060:	add	x8, x8, #0xa40
  414064:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  414068:	add	x9, x9, #0x7f0
  41406c:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x2e40>
  414070:	add	x10, x10, #0xa30
  414074:	stur	x0, [x29, #-8]
  414078:	ldur	x11, [x29, #-8]
  41407c:	ldr	w12, [x8]
  414080:	str	x9, [sp, #48]
  414084:	str	x10, [sp, #40]
  414088:	str	x11, [sp, #32]
  41408c:	cbnz	w12, 41448c <printf@plt+0x12d0c>
  414090:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  414094:	add	x8, x8, #0xec4
  414098:	ldr	w1, [x8]
  41409c:	ldr	x0, [sp, #40]
  4140a0:	bl	401780 <printf@plt>
  4140a4:	stur	wzr, [x29, #-12]
  4140a8:	ldur	w8, [x29, #-12]
  4140ac:	ldr	x9, [sp, #32]
  4140b0:	ldr	w10, [x9, #16]
  4140b4:	cmp	w8, w10
  4140b8:	b.ge	414474 <printf@plt+0x12cf4>  // b.tcont
  4140bc:	ldr	x8, [sp, #32]
  4140c0:	ldr	w1, [x8, #12]
  4140c4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3e40>
  4140c8:	add	x0, x0, #0x170
  4140cc:	bl	401780 <printf@plt>
  4140d0:	stur	wzr, [x29, #-16]
  4140d4:	ldur	w8, [x29, #-16]
  4140d8:	ldr	x9, [sp, #32]
  4140dc:	ldr	x10, [x9, #24]
  4140e0:	ldursw	x11, [x29, #-12]
  4140e4:	mov	x12, #0x8                   	// #8
  4140e8:	mul	x11, x12, x11
  4140ec:	add	x10, x10, x11
  4140f0:	ldr	x10, [x10]
  4140f4:	ldr	w13, [x10, #16]
  4140f8:	cmp	w8, w13
  4140fc:	b.ge	4143d0 <printf@plt+0x12c50>  // b.tcont
  414100:	ldr	x8, [sp, #32]
  414104:	ldr	x9, [x8, #24]
  414108:	ldursw	x10, [x29, #-12]
  41410c:	mov	x11, #0x8                   	// #8
  414110:	mul	x10, x11, x10
  414114:	add	x9, x9, x10
  414118:	ldr	x9, [x9]
  41411c:	ldr	w12, [x9, #20]
  414120:	str	w12, [sp, #28]
  414124:	cbz	w12, 41414c <printf@plt+0x129cc>
  414128:	b	41412c <printf@plt+0x129ac>
  41412c:	ldr	w8, [sp, #28]
  414130:	cmp	w8, #0x1
  414134:	b.eq	41419c <printf@plt+0x12a1c>  // b.none
  414138:	b	41413c <printf@plt+0x129bc>
  41413c:	ldr	w8, [sp, #28]
  414140:	cmp	w8, #0x2
  414144:	b.eq	414150 <printf@plt+0x129d0>  // b.none
  414148:	b	4141e8 <printf@plt+0x12a68>
  41414c:	b	4141fc <printf@plt+0x12a7c>
  414150:	ldr	x8, [sp, #32]
  414154:	ldr	w1, [x8, #12]
  414158:	ldur	w2, [x29, #-12]
  41415c:	ldr	x9, [x8, #24]
  414160:	ldursw	x10, [x29, #-12]
  414164:	mov	x11, #0x8                   	// #8
  414168:	mul	x10, x11, x10
  41416c:	add	x9, x9, x10
  414170:	ldr	x9, [x9]
  414174:	ldr	x9, [x9, #8]
  414178:	ldursw	x10, [x29, #-16]
  41417c:	mul	x10, x11, x10
  414180:	add	x9, x9, x10
  414184:	ldr	x9, [x9]
  414188:	ldr	w3, [x9, #12]
  41418c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414190:	add	x0, x0, #0x8bf
  414194:	bl	401780 <printf@plt>
  414198:	b	4141fc <printf@plt+0x12a7c>
  41419c:	ldr	x8, [sp, #32]
  4141a0:	ldr	w1, [x8, #12]
  4141a4:	ldur	w2, [x29, #-12]
  4141a8:	ldr	x9, [x8, #24]
  4141ac:	ldursw	x10, [x29, #-12]
  4141b0:	mov	x11, #0x8                   	// #8
  4141b4:	mul	x10, x11, x10
  4141b8:	add	x9, x9, x10
  4141bc:	ldr	x9, [x9]
  4141c0:	ldr	x9, [x9, #8]
  4141c4:	ldursw	x10, [x29, #-16]
  4141c8:	mul	x10, x11, x10
  4141cc:	add	x9, x9, x10
  4141d0:	ldr	x9, [x9]
  4141d4:	ldr	w3, [x9, #12]
  4141d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4141dc:	add	x0, x0, #0x8de
  4141e0:	bl	401780 <printf@plt>
  4141e4:	b	4141fc <printf@plt+0x12a7c>
  4141e8:	mov	w8, wzr
  4141ec:	mov	w0, w8
  4141f0:	mov	w1, #0xd0                  	// #208
  4141f4:	ldr	x2, [sp, #48]
  4141f8:	bl	403a74 <printf@plt+0x22f4>
  4141fc:	ldr	x8, [sp, #32]
  414200:	ldr	x9, [x8, #24]
  414204:	ldursw	x10, [x29, #-12]
  414208:	mov	x11, #0x8                   	// #8
  41420c:	mul	x10, x11, x10
  414210:	add	x9, x9, x10
  414214:	ldr	x9, [x9]
  414218:	ldr	x9, [x9, #8]
  41421c:	ldursw	x10, [x29, #-16]
  414220:	mul	x10, x11, x10
  414224:	add	x9, x9, x10
  414228:	ldr	x9, [x9]
  41422c:	ldr	x10, [x9]
  414230:	ldr	x10, [x10, #48]
  414234:	mov	x0, x9
  414238:	str	x11, [sp, #16]
  41423c:	blr	x10
  414240:	ldr	x8, [sp, #32]
  414244:	ldr	x9, [x8, #24]
  414248:	ldursw	x10, [x29, #-12]
  41424c:	ldr	x11, [sp, #16]
  414250:	mul	x10, x11, x10
  414254:	add	x9, x9, x10
  414258:	ldr	x9, [x9]
  41425c:	ldr	x9, [x9, #8]
  414260:	ldursw	x10, [x29, #-16]
  414264:	mul	x10, x11, x10
  414268:	add	x9, x9, x10
  41426c:	ldr	x9, [x9]
  414270:	ldr	w1, [x9, #12]
  414274:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  414278:	add	x0, x0, #0x76a
  41427c:	bl	401780 <printf@plt>
  414280:	ldr	x8, [sp, #32]
  414284:	ldr	x9, [x8, #24]
  414288:	ldursw	x10, [x29, #-12]
  41428c:	ldr	x11, [sp, #16]
  414290:	mul	x10, x11, x10
  414294:	add	x9, x9, x10
  414298:	ldr	x9, [x9]
  41429c:	ldr	w12, [x9, #20]
  4142a0:	str	w12, [sp, #12]
  4142a4:	cbz	w12, 4142cc <printf@plt+0x12b4c>
  4142a8:	b	4142ac <printf@plt+0x12b2c>
  4142ac:	ldr	w8, [sp, #12]
  4142b0:	cmp	w8, #0x1
  4142b4:	b.eq	41431c <printf@plt+0x12b9c>  // b.none
  4142b8:	b	4142bc <printf@plt+0x12b3c>
  4142bc:	ldr	w8, [sp, #12]
  4142c0:	cmp	w8, #0x2
  4142c4:	b.eq	4142d0 <printf@plt+0x12b50>  // b.none
  4142c8:	b	414368 <printf@plt+0x12be8>
  4142cc:	b	41437c <printf@plt+0x12bfc>
  4142d0:	ldr	x8, [sp, #32]
  4142d4:	ldr	x9, [x8, #24]
  4142d8:	ldursw	x10, [x29, #-12]
  4142dc:	mov	x11, #0x8                   	// #8
  4142e0:	mul	x10, x11, x10
  4142e4:	add	x9, x9, x10
  4142e8:	ldr	x9, [x9]
  4142ec:	ldr	x9, [x9, #8]
  4142f0:	ldursw	x10, [x29, #-16]
  4142f4:	mul	x10, x11, x10
  4142f8:	add	x9, x9, x10
  4142fc:	ldr	x9, [x9]
  414300:	ldr	w1, [x9, #12]
  414304:	ldr	w2, [x8, #12]
  414308:	ldur	w3, [x29, #-12]
  41430c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414310:	add	x0, x0, #0x8fa
  414314:	bl	401780 <printf@plt>
  414318:	b	41437c <printf@plt+0x12bfc>
  41431c:	ldr	x8, [sp, #32]
  414320:	ldr	x9, [x8, #24]
  414324:	ldursw	x10, [x29, #-12]
  414328:	mov	x11, #0x8                   	// #8
  41432c:	mul	x10, x11, x10
  414330:	add	x9, x9, x10
  414334:	ldr	x9, [x9]
  414338:	ldr	x9, [x9, #8]
  41433c:	ldursw	x10, [x29, #-16]
  414340:	mul	x10, x11, x10
  414344:	add	x9, x9, x10
  414348:	ldr	x9, [x9]
  41434c:	ldr	w1, [x9, #12]
  414350:	ldr	w2, [x8, #12]
  414354:	ldur	w3, [x29, #-12]
  414358:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  41435c:	add	x0, x0, #0x919
  414360:	bl	401780 <printf@plt>
  414364:	b	41437c <printf@plt+0x12bfc>
  414368:	mov	w8, wzr
  41436c:	mov	w0, w8
  414370:	mov	w1, #0xe0                  	// #224
  414374:	ldr	x2, [sp, #48]
  414378:	bl	403a74 <printf@plt+0x22f4>
  41437c:	ldur	w8, [x29, #-16]
  414380:	ldr	x9, [sp, #32]
  414384:	ldr	x10, [x9, #24]
  414388:	ldursw	x11, [x29, #-12]
  41438c:	mov	x12, #0x8                   	// #8
  414390:	mul	x11, x12, x11
  414394:	add	x10, x10, x11
  414398:	ldr	x10, [x10]
  41439c:	ldr	w13, [x10, #16]
  4143a0:	subs	w13, w13, #0x1
  4143a4:	cmp	w8, w13
  4143a8:	b.eq	4143c0 <printf@plt+0x12c40>  // b.none
  4143ac:	ldr	x8, [sp, #32]
  4143b0:	ldr	w1, [x8, #12]
  4143b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4143b8:	add	x0, x0, #0x809
  4143bc:	bl	401780 <printf@plt>
  4143c0:	ldur	w8, [x29, #-16]
  4143c4:	add	w8, w8, #0x1
  4143c8:	stur	w8, [x29, #-16]
  4143cc:	b	4140d4 <printf@plt+0x12954>
  4143d0:	ldr	x8, [sp, #32]
  4143d4:	ldr	w1, [x8, #12]
  4143d8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5e40>
  4143dc:	add	x0, x0, #0x8f6
  4143e0:	bl	401780 <printf@plt>
  4143e4:	ldr	x8, [sp, #32]
  4143e8:	ldr	x9, [x8, #24]
  4143ec:	ldursw	x10, [x29, #-12]
  4143f0:	mov	x11, #0x8                   	// #8
  4143f4:	mul	x10, x11, x10
  4143f8:	add	x9, x9, x10
  4143fc:	ldr	x9, [x9]
  414400:	ldr	w12, [x9, #16]
  414404:	subs	w1, w12, #0x1
  414408:	ldr	w2, [x8, #12]
  41440c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  414410:	add	x9, x9, #0x818
  414414:	mov	x0, x9
  414418:	bl	401780 <printf@plt>
  41441c:	ldr	x8, [sp, #32]
  414420:	ldr	w1, [x8, #12]
  414424:	ldur	w2, [x29, #-12]
  414428:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  41442c:	add	x9, x9, #0x935
  414430:	mov	x0, x9
  414434:	bl	401780 <printf@plt>
  414438:	ldur	w12, [x29, #-12]
  41443c:	ldr	x8, [sp, #32]
  414440:	ldr	w13, [x8, #16]
  414444:	subs	w13, w13, #0x1
  414448:	cmp	w12, w13
  41444c:	b.eq	414464 <printf@plt+0x12ce4>  // b.none
  414450:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  414454:	add	x8, x8, #0xec0
  414458:	ldr	w1, [x8]
  41445c:	ldr	x0, [sp, #40]
  414460:	bl	401780 <printf@plt>
  414464:	ldur	w8, [x29, #-12]
  414468:	add	w8, w8, #0x1
  41446c:	stur	w8, [x29, #-12]
  414470:	b	4140a8 <printf@plt+0x12928>
  414474:	adrp	x8, 436000 <_Znam@GLIBCXX_3.4>
  414478:	add	x8, x8, #0xec4
  41447c:	ldr	w1, [x8]
  414480:	ldr	x0, [sp, #40]
  414484:	bl	401780 <printf@plt>
  414488:	b	41461c <printf@plt+0x12e9c>
  41448c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414490:	add	x8, x8, #0xa40
  414494:	ldr	w9, [x8]
  414498:	cmp	w9, #0x1
  41449c:	b.ne	41461c <printf@plt+0x12e9c>  // b.any
  4144a0:	ldr	x8, [sp, #32]
  4144a4:	ldr	x9, [x8, #24]
  4144a8:	ldr	x9, [x9]
  4144ac:	ldr	w10, [x9, #16]
  4144b0:	stur	w10, [x29, #-20]
  4144b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4144b8:	add	x0, x0, #0x947
  4144bc:	bl	401780 <printf@plt>
  4144c0:	stur	wzr, [x29, #-24]
  4144c4:	ldur	w8, [x29, #-24]
  4144c8:	ldur	w9, [x29, #-20]
  4144cc:	cmp	w8, w9
  4144d0:	b.ge	414610 <printf@plt+0x12e90>  // b.tcont
  4144d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4144d8:	add	x0, x0, #0x950
  4144dc:	bl	401780 <printf@plt>
  4144e0:	stur	wzr, [x29, #-28]
  4144e4:	ldur	w8, [x29, #-28]
  4144e8:	ldr	x9, [sp, #32]
  4144ec:	ldr	w10, [x9, #16]
  4144f0:	cmp	w8, w10
  4144f4:	b.ge	4145f4 <printf@plt+0x12e74>  // b.tcont
  4144f8:	ldr	x8, [sp, #32]
  4144fc:	ldr	x9, [x8, #24]
  414500:	ldursw	x10, [x29, #-28]
  414504:	mov	x11, #0x8                   	// #8
  414508:	mul	x10, x11, x10
  41450c:	add	x9, x9, x10
  414510:	ldr	x9, [x9]
  414514:	ldr	w12, [x9, #20]
  414518:	str	w12, [sp, #8]
  41451c:	cbz	w12, 414544 <printf@plt+0x12dc4>
  414520:	b	414524 <printf@plt+0x12da4>
  414524:	ldr	w8, [sp, #8]
  414528:	cmp	w8, #0x1
  41452c:	b.eq	414554 <printf@plt+0x12dd4>  // b.none
  414530:	b	414534 <printf@plt+0x12db4>
  414534:	ldr	w8, [sp, #8]
  414538:	cmp	w8, #0x2
  41453c:	b.eq	414564 <printf@plt+0x12de4>  // b.none
  414540:	b	414574 <printf@plt+0x12df4>
  414544:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  414548:	add	x8, x8, #0x996
  41454c:	stur	x8, [x29, #-40]
  414550:	b	414588 <printf@plt+0x12e08>
  414554:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  414558:	add	x8, x8, #0x99b
  41455c:	stur	x8, [x29, #-40]
  414560:	b	414588 <printf@plt+0x12e08>
  414564:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  414568:	add	x8, x8, #0xa2e
  41456c:	stur	x8, [x29, #-40]
  414570:	b	414588 <printf@plt+0x12e08>
  414574:	mov	w8, wzr
  414578:	mov	w0, w8
  41457c:	mov	w1, #0xff                  	// #255
  414580:	ldr	x2, [sp, #48]
  414584:	bl	403a74 <printf@plt+0x22f4>
  414588:	ldur	x1, [x29, #-40]
  41458c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414590:	add	x0, x0, #0x956
  414594:	bl	401780 <printf@plt>
  414598:	ldr	x8, [sp, #32]
  41459c:	ldr	x9, [x8, #24]
  4145a0:	ldursw	x10, [x29, #-28]
  4145a4:	mov	x11, #0x8                   	// #8
  4145a8:	mul	x10, x11, x10
  4145ac:	add	x9, x9, x10
  4145b0:	ldr	x9, [x9]
  4145b4:	ldr	x9, [x9, #8]
  4145b8:	ldursw	x10, [x29, #-24]
  4145bc:	mul	x10, x11, x10
  4145c0:	add	x9, x9, x10
  4145c4:	ldr	x9, [x9]
  4145c8:	ldr	x10, [x9]
  4145cc:	ldr	x10, [x10, #48]
  4145d0:	mov	x0, x9
  4145d4:	blr	x10
  4145d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4145dc:	add	x0, x0, #0x96d
  4145e0:	bl	401780 <printf@plt>
  4145e4:	ldur	w8, [x29, #-28]
  4145e8:	add	w8, w8, #0x1
  4145ec:	stur	w8, [x29, #-28]
  4145f0:	b	4144e4 <printf@plt+0x12d64>
  4145f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  4145f8:	add	x0, x0, #0x859
  4145fc:	bl	401780 <printf@plt>
  414600:	ldur	w8, [x29, #-24]
  414604:	add	w8, w8, #0x1
  414608:	stur	w8, [x29, #-24]
  41460c:	b	4144c4 <printf@plt+0x12d44>
  414610:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414614:	add	x0, x0, #0x860
  414618:	bl	401780 <printf@plt>
  41461c:	ldp	x29, x30, [sp, #96]
  414620:	add	sp, sp, #0x70
  414624:	ret
  414628:	sub	sp, sp, #0x50
  41462c:	stp	x29, x30, [sp, #64]
  414630:	add	x29, sp, #0x40
  414634:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414638:	add	x8, x8, #0xa20
  41463c:	add	x8, x8, #0x10
  414640:	mov	x9, #0x50                  	// #80
  414644:	stur	x0, [x29, #-8]
  414648:	stur	x1, [x29, #-16]
  41464c:	ldur	x10, [x29, #-8]
  414650:	mov	x0, x10
  414654:	str	x8, [sp, #24]
  414658:	str	x9, [sp, #16]
  41465c:	str	x10, [sp, #8]
  414660:	bl	408368 <printf@plt+0x6be8>
  414664:	ldr	x8, [sp, #24]
  414668:	ldr	x9, [sp, #8]
  41466c:	str	x8, [x9]
  414670:	ldr	x0, [sp, #16]
  414674:	bl	401430 <_Znam@plt>
  414678:	str	x0, [sp]
  41467c:	b	414680 <printf@plt+0x12f00>
  414680:	ldr	x8, [sp]
  414684:	ldr	x9, [sp, #8]
  414688:	str	x8, [x9, #24]
  41468c:	str	wzr, [sp, #32]
  414690:	ldr	w8, [sp, #32]
  414694:	cmp	w8, #0xa
  414698:	b.ge	4146e0 <printf@plt+0x12f60>  // b.tcont
  41469c:	ldr	x8, [sp, #8]
  4146a0:	ldr	x9, [x8, #24]
  4146a4:	ldrsw	x10, [sp, #32]
  4146a8:	mov	x11, #0x8                   	// #8
  4146ac:	mul	x10, x11, x10
  4146b0:	add	x9, x9, x10
  4146b4:	mov	x10, xzr
  4146b8:	str	x10, [x9]
  4146bc:	ldr	w8, [sp, #32]
  4146c0:	add	w8, w8, #0x1
  4146c4:	str	w8, [sp, #32]
  4146c8:	b	414690 <printf@plt+0x12f10>
  4146cc:	stur	x0, [x29, #-24]
  4146d0:	stur	w1, [x29, #-28]
  4146d4:	ldr	x0, [sp, #8]
  4146d8:	bl	4083a8 <printf@plt+0x6c28>
  4146dc:	b	41470c <printf@plt+0x12f8c>
  4146e0:	mov	w8, #0xa                   	// #10
  4146e4:	ldr	x9, [sp, #8]
  4146e8:	str	w8, [x9, #20]
  4146ec:	mov	w8, #0x1                   	// #1
  4146f0:	str	w8, [x9, #16]
  4146f4:	ldur	x10, [x29, #-16]
  4146f8:	ldr	x11, [x9, #24]
  4146fc:	str	x10, [x11]
  414700:	ldp	x29, x30, [sp, #64]
  414704:	add	sp, sp, #0x50
  414708:	ret
  41470c:	ldur	x0, [x29, #-24]
  414710:	bl	401720 <_Unwind_Resume@plt>
  414714:	sub	sp, sp, #0x40
  414718:	stp	x29, x30, [sp, #48]
  41471c:	add	x29, sp, #0x30
  414720:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414724:	add	x8, x8, #0xa20
  414728:	add	x8, x8, #0x10
  41472c:	stur	x0, [x29, #-8]
  414730:	ldur	x9, [x29, #-8]
  414734:	str	x8, [x9]
  414738:	stur	wzr, [x29, #-12]
  41473c:	str	x9, [sp, #24]
  414740:	ldur	w8, [x29, #-12]
  414744:	ldr	x9, [sp, #24]
  414748:	ldr	w10, [x9, #16]
  41474c:	cmp	w8, w10
  414750:	b.ge	414798 <printf@plt+0x13018>  // b.tcont
  414754:	ldr	x8, [sp, #24]
  414758:	ldr	x9, [x8, #24]
  41475c:	ldursw	x10, [x29, #-12]
  414760:	mov	x11, #0x8                   	// #8
  414764:	mul	x10, x11, x10
  414768:	add	x9, x9, x10
  41476c:	ldr	x9, [x9]
  414770:	str	x9, [sp, #16]
  414774:	cbz	x9, 414788 <printf@plt+0x13008>
  414778:	ldr	x0, [sp, #16]
  41477c:	bl	414ac8 <printf@plt+0x13348>
  414780:	ldr	x0, [sp, #16]
  414784:	bl	419194 <_ZdlPv@@Base>
  414788:	ldur	w8, [x29, #-12]
  41478c:	add	w8, w8, #0x1
  414790:	stur	w8, [x29, #-12]
  414794:	b	414740 <printf@plt+0x12fc0>
  414798:	ldr	x8, [sp, #24]
  41479c:	ldr	x9, [x8, #24]
  4147a0:	str	x9, [sp, #8]
  4147a4:	cbz	x9, 4147b0 <printf@plt+0x13030>
  4147a8:	ldr	x0, [sp, #8]
  4147ac:	bl	401650 <_ZdaPv@plt>
  4147b0:	ldr	x0, [sp, #24]
  4147b4:	bl	4083a8 <printf@plt+0x6c28>
  4147b8:	ldp	x29, x30, [sp, #48]
  4147bc:	add	sp, sp, #0x40
  4147c0:	ret
  4147c4:	sub	sp, sp, #0x20
  4147c8:	stp	x29, x30, [sp, #16]
  4147cc:	add	x29, sp, #0x10
  4147d0:	adrp	x8, 414000 <printf@plt+0x12880>
  4147d4:	add	x8, x8, #0x714
  4147d8:	str	x0, [sp, #8]
  4147dc:	ldr	x9, [sp, #8]
  4147e0:	mov	x0, x9
  4147e4:	str	x9, [sp]
  4147e8:	blr	x8
  4147ec:	ldr	x0, [sp]
  4147f0:	bl	419194 <_ZdlPv@@Base>
  4147f4:	ldp	x29, x30, [sp, #16]
  4147f8:	add	sp, sp, #0x20
  4147fc:	ret
  414800:	sub	sp, sp, #0x40
  414804:	stp	x29, x30, [sp, #48]
  414808:	add	x29, sp, #0x30
  41480c:	stur	x0, [x29, #-8]
  414810:	stur	x1, [x29, #-16]
  414814:	ldur	x8, [x29, #-8]
  414818:	ldr	w9, [x8, #16]
  41481c:	add	w9, w9, #0x1
  414820:	ldr	w10, [x8, #20]
  414824:	cmp	w9, w10
  414828:	str	x8, [sp, #16]
  41482c:	b.le	4148a4 <printf@plt+0x13124>
  414830:	ldr	x8, [sp, #16]
  414834:	ldr	x9, [x8, #24]
  414838:	str	x9, [sp, #24]
  41483c:	ldr	w10, [x8, #20]
  414840:	mov	w11, #0x2                   	// #2
  414844:	mul	w10, w10, w11
  414848:	str	w10, [x8, #20]
  41484c:	ldrsw	x9, [x8, #20]
  414850:	mov	x12, #0x8                   	// #8
  414854:	mul	x13, x9, x12
  414858:	umulh	x9, x9, x12
  41485c:	mov	x14, #0xffffffffffffffff    	// #-1
  414860:	cmp	x9, #0x0
  414864:	csel	x0, x14, x13, ne  // ne = any
  414868:	str	x12, [sp, #8]
  41486c:	bl	401430 <_Znam@plt>
  414870:	ldr	x8, [sp, #16]
  414874:	str	x0, [x8, #24]
  414878:	ldr	x0, [x8, #24]
  41487c:	ldr	x1, [sp, #24]
  414880:	ldrsw	x9, [x8, #16]
  414884:	ldr	x12, [sp, #8]
  414888:	mul	x2, x12, x9
  41488c:	bl	401450 <memcpy@plt>
  414890:	ldr	x8, [sp, #24]
  414894:	str	x8, [sp]
  414898:	cbz	x8, 4148a4 <printf@plt+0x13124>
  41489c:	ldr	x0, [sp]
  4148a0:	bl	401650 <_ZdaPv@plt>
  4148a4:	ldur	x8, [x29, #-16]
  4148a8:	ldr	x9, [sp, #16]
  4148ac:	ldr	x10, [x9, #24]
  4148b0:	ldrsw	x11, [x9, #16]
  4148b4:	mov	w12, w11
  4148b8:	add	w12, w12, #0x1
  4148bc:	str	w12, [x9, #16]
  4148c0:	mov	x13, #0x8                   	// #8
  4148c4:	mul	x11, x13, x11
  4148c8:	add	x10, x10, x11
  4148cc:	str	x8, [x10]
  4148d0:	ldp	x29, x30, [sp, #48]
  4148d4:	add	sp, sp, #0x40
  4148d8:	ret
  4148dc:	sub	sp, sp, #0x30
  4148e0:	stp	x29, x30, [sp, #32]
  4148e4:	add	x29, sp, #0x20
  4148e8:	stur	x0, [x29, #-8]
  4148ec:	stur	w1, [x29, #-12]
  4148f0:	ldur	x8, [x29, #-8]
  4148f4:	str	wzr, [sp, #16]
  4148f8:	str	x8, [sp, #8]
  4148fc:	ldr	w8, [sp, #16]
  414900:	ldr	x9, [sp, #8]
  414904:	ldr	w10, [x9, #16]
  414908:	cmp	w8, w10
  41490c:	b.ge	414944 <printf@plt+0x131c4>  // b.tcont
  414910:	ldr	x8, [sp, #8]
  414914:	ldr	x9, [x8, #24]
  414918:	ldrsw	x10, [sp, #16]
  41491c:	mov	x11, #0x8                   	// #8
  414920:	mul	x10, x11, x10
  414924:	add	x9, x9, x10
  414928:	ldr	x0, [x9]
  41492c:	ldur	w1, [x29, #-12]
  414930:	bl	408c14 <printf@plt+0x7494>
  414934:	ldr	w8, [sp, #16]
  414938:	add	w8, w8, #0x1
  41493c:	str	w8, [sp, #16]
  414940:	b	4148fc <printf@plt+0x1317c>
  414944:	ldp	x29, x30, [sp, #32]
  414948:	add	sp, sp, #0x30
  41494c:	ret
  414950:	sub	sp, sp, #0x40
  414954:	stp	x29, x30, [sp, #48]
  414958:	add	x29, sp, #0x30
  41495c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414960:	add	x8, x8, #0xa10
  414964:	adrp	x1, 420000 <_ZdlPvm@@Base+0x6e40>
  414968:	add	x1, x1, #0x974
  41496c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x1e40>
  414970:	add	x9, x9, #0x9e8
  414974:	mov	w10, #0x1                   	// #1
  414978:	stur	x0, [x29, #-8]
  41497c:	ldur	x11, [x29, #-8]
  414980:	ldr	x0, [x8]
  414984:	str	x8, [sp, #24]
  414988:	str	x9, [sp, #16]
  41498c:	str	w10, [sp, #12]
  414990:	str	x11, [sp]
  414994:	bl	401490 <fprintf@plt>
  414998:	ldr	x8, [sp]
  41499c:	ldr	x9, [x8, #24]
  4149a0:	ldr	x9, [x9]
  4149a4:	mov	x0, x9
  4149a8:	ldr	x1, [sp, #16]
  4149ac:	bl	4139b8 <printf@plt+0x12238>
  4149b0:	ldr	w10, [sp, #12]
  4149b4:	stur	w10, [x29, #-12]
  4149b8:	ldur	w8, [x29, #-12]
  4149bc:	ldr	x9, [sp]
  4149c0:	ldr	w10, [x9, #16]
  4149c4:	cmp	w8, w10
  4149c8:	b.ge	414a1c <printf@plt+0x1329c>  // b.tcont
  4149cc:	ldr	x8, [sp, #24]
  4149d0:	ldr	x0, [x8]
  4149d4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4149d8:	add	x1, x1, #0x734
  4149dc:	bl	401490 <fprintf@plt>
  4149e0:	ldr	x8, [sp]
  4149e4:	ldr	x9, [x8, #24]
  4149e8:	ldursw	x10, [x29, #-12]
  4149ec:	mov	x11, #0x8                   	// #8
  4149f0:	mul	x10, x11, x10
  4149f4:	add	x9, x9, x10
  4149f8:	ldr	x9, [x9]
  4149fc:	mov	x0, x9
  414a00:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  414a04:	add	x1, x1, #0x9e8
  414a08:	bl	4139b8 <printf@plt+0x12238>
  414a0c:	ldur	w8, [x29, #-12]
  414a10:	add	w8, w8, #0x1
  414a14:	stur	w8, [x29, #-12]
  414a18:	b	4149b8 <printf@plt+0x13238>
  414a1c:	ldr	x8, [sp, #24]
  414a20:	ldr	x0, [x8]
  414a24:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  414a28:	add	x1, x1, #0x352
  414a2c:	bl	401490 <fprintf@plt>
  414a30:	ldp	x29, x30, [sp, #48]
  414a34:	add	sp, sp, #0x40
  414a38:	ret
  414a3c:	sub	sp, sp, #0x30
  414a40:	stp	x29, x30, [sp, #32]
  414a44:	add	x29, sp, #0x20
  414a48:	mov	w8, #0x2                   	// #2
  414a4c:	stur	x0, [x29, #-8]
  414a50:	str	x1, [sp, #16]
  414a54:	ldur	x9, [x29, #-8]
  414a58:	ldr	x1, [sp, #16]
  414a5c:	mov	x0, x9
  414a60:	str	w8, [sp, #12]
  414a64:	str	x9, [sp]
  414a68:	bl	408a00 <printf@plt+0x7280>
  414a6c:	ldr	w8, [sp, #12]
  414a70:	ldr	x9, [sp]
  414a74:	str	w8, [x9, #20]
  414a78:	str	wzr, [x9, #24]
  414a7c:	ldp	x29, x30, [sp, #32]
  414a80:	add	sp, sp, #0x30
  414a84:	ret
  414a88:	sub	sp, sp, #0x10
  414a8c:	str	x0, [sp, #8]
  414a90:	str	w1, [sp, #4]
  414a94:	ldr	x8, [sp, #8]
  414a98:	ldr	w9, [sp, #4]
  414a9c:	str	w9, [x8, #20]
  414aa0:	add	sp, sp, #0x10
  414aa4:	ret
  414aa8:	sub	sp, sp, #0x10
  414aac:	str	x0, [sp, #8]
  414ab0:	str	w1, [sp, #4]
  414ab4:	ldr	x8, [sp, #8]
  414ab8:	ldr	w9, [sp, #4]
  414abc:	str	w9, [x8, #24]
  414ac0:	add	sp, sp, #0x10
  414ac4:	ret
  414ac8:	sub	sp, sp, #0x20
  414acc:	stp	x29, x30, [sp, #16]
  414ad0:	add	x29, sp, #0x10
  414ad4:	str	x0, [sp, #8]
  414ad8:	ldr	x0, [sp, #8]
  414adc:	bl	408b78 <printf@plt+0x73f8>
  414ae0:	ldp	x29, x30, [sp, #16]
  414ae4:	add	sp, sp, #0x20
  414ae8:	ret
  414aec:	sub	sp, sp, #0x20
  414af0:	stp	x29, x30, [sp, #16]
  414af4:	add	x29, sp, #0x10
  414af8:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414afc:	add	x8, x8, #0x998
  414b00:	add	x8, x8, #0x10
  414b04:	str	x0, [sp, #8]
  414b08:	ldr	x9, [sp, #8]
  414b0c:	str	x8, [x9]
  414b10:	add	x0, x9, #0x10
  414b14:	str	x9, [sp]
  414b18:	bl	414ac8 <printf@plt+0x13348>
  414b1c:	ldr	x0, [sp]
  414b20:	bl	4083a8 <printf@plt+0x6c28>
  414b24:	ldp	x29, x30, [sp, #16]
  414b28:	add	sp, sp, #0x20
  414b2c:	ret
  414b30:	sub	sp, sp, #0x20
  414b34:	stp	x29, x30, [sp, #16]
  414b38:	add	x29, sp, #0x10
  414b3c:	str	x0, [sp, #8]
  414b40:	ldr	x8, [sp, #8]
  414b44:	mov	x0, x8
  414b48:	str	x8, [sp]
  414b4c:	bl	414aec <printf@plt+0x1336c>
  414b50:	ldr	x0, [sp]
  414b54:	bl	419194 <_ZdlPv@@Base>
  414b58:	ldp	x29, x30, [sp, #16]
  414b5c:	add	sp, sp, #0x20
  414b60:	ret
  414b64:	sub	sp, sp, #0x40
  414b68:	stp	x29, x30, [sp, #48]
  414b6c:	add	x29, sp, #0x30
  414b70:	mov	x8, #0x20                  	// #32
  414b74:	adrp	x9, 414000 <printf@plt+0x12880>
  414b78:	add	x9, x9, #0xbd0
  414b7c:	stur	x0, [x29, #-8]
  414b80:	stur	x1, [x29, #-16]
  414b84:	mov	x0, x8
  414b88:	str	x9, [sp, #8]
  414b8c:	bl	4190bc <_Znwm@@Base>
  414b90:	ldur	x1, [x29, #-8]
  414b94:	ldur	x2, [x29, #-16]
  414b98:	str	x0, [sp]
  414b9c:	ldr	x8, [sp, #8]
  414ba0:	blr	x8
  414ba4:	b	414ba8 <printf@plt+0x13428>
  414ba8:	ldr	x0, [sp]
  414bac:	ldp	x29, x30, [sp, #48]
  414bb0:	add	sp, sp, #0x40
  414bb4:	ret
  414bb8:	str	x0, [sp, #24]
  414bbc:	str	w1, [sp, #20]
  414bc0:	ldr	x0, [sp]
  414bc4:	bl	419194 <_ZdlPv@@Base>
  414bc8:	ldr	x0, [sp, #24]
  414bcc:	bl	401720 <_Unwind_Resume@plt>
  414bd0:	sub	sp, sp, #0x40
  414bd4:	stp	x29, x30, [sp, #48]
  414bd8:	add	x29, sp, #0x30
  414bdc:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414be0:	add	x8, x8, #0xaf8
  414be4:	add	x8, x8, #0x10
  414be8:	stur	x0, [x29, #-8]
  414bec:	stur	x1, [x29, #-16]
  414bf0:	str	x2, [sp, #24]
  414bf4:	ldur	x9, [x29, #-8]
  414bf8:	ldr	x1, [sp, #24]
  414bfc:	mov	x0, x9
  414c00:	str	x8, [sp, #16]
  414c04:	str	x9, [sp, #8]
  414c08:	bl	408c94 <printf@plt+0x7514>
  414c0c:	ldr	x8, [sp, #16]
  414c10:	ldr	x9, [sp, #8]
  414c14:	str	x8, [x9]
  414c18:	ldur	x10, [x29, #-16]
  414c1c:	str	x10, [x9, #24]
  414c20:	ldp	x29, x30, [sp, #48]
  414c24:	add	sp, sp, #0x40
  414c28:	ret
  414c2c:	sub	sp, sp, #0x30
  414c30:	stp	x29, x30, [sp, #32]
  414c34:	add	x29, sp, #0x20
  414c38:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414c3c:	add	x8, x8, #0xaf8
  414c40:	add	x8, x8, #0x10
  414c44:	stur	x0, [x29, #-8]
  414c48:	ldur	x9, [x29, #-8]
  414c4c:	str	x8, [x9]
  414c50:	ldr	x8, [x9, #24]
  414c54:	str	x9, [sp, #16]
  414c58:	str	x8, [sp, #8]
  414c5c:	cbz	x8, 414c68 <printf@plt+0x134e8>
  414c60:	ldr	x0, [sp, #8]
  414c64:	bl	401650 <_ZdaPv@plt>
  414c68:	ldr	x0, [sp, #16]
  414c6c:	bl	408cf4 <printf@plt+0x7574>
  414c70:	ldp	x29, x30, [sp, #32]
  414c74:	add	sp, sp, #0x30
  414c78:	ret
  414c7c:	sub	sp, sp, #0x20
  414c80:	stp	x29, x30, [sp, #16]
  414c84:	add	x29, sp, #0x10
  414c88:	adrp	x8, 414000 <printf@plt+0x12880>
  414c8c:	add	x8, x8, #0xc2c
  414c90:	str	x0, [sp, #8]
  414c94:	ldr	x9, [sp, #8]
  414c98:	mov	x0, x9
  414c9c:	str	x9, [sp]
  414ca0:	blr	x8
  414ca4:	ldr	x0, [sp]
  414ca8:	bl	419194 <_ZdlPv@@Base>
  414cac:	ldp	x29, x30, [sp, #16]
  414cb0:	add	sp, sp, #0x20
  414cb4:	ret
  414cb8:	sub	sp, sp, #0xa0
  414cbc:	stp	x29, x30, [sp, #144]
  414cc0:	add	x29, sp, #0x90
  414cc4:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  414cc8:	add	x8, x8, #0xba8
  414ccc:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x5e40>
  414cd0:	add	x9, x9, #0x46b
  414cd4:	adrp	x10, 420000 <_ZdlPvm@@Base+0x6e40>
  414cd8:	add	x10, x10, #0xbb1
  414cdc:	adrp	x11, 420000 <_ZdlPvm@@Base+0x6e40>
  414ce0:	add	x11, x11, #0xbc3
  414ce4:	adrp	x12, 420000 <_ZdlPvm@@Base+0x6e40>
  414ce8:	add	x12, x12, #0xbd4
  414cec:	adrp	x13, 420000 <_ZdlPvm@@Base+0x6e40>
  414cf0:	add	x13, x13, #0xbe5
  414cf4:	adrp	x14, 420000 <_ZdlPvm@@Base+0x6e40>
  414cf8:	add	x14, x14, #0xbfa
  414cfc:	adrp	x15, 420000 <_ZdlPvm@@Base+0x6e40>
  414d00:	add	x15, x15, #0xc0f
  414d04:	adrp	x16, 420000 <_ZdlPvm@@Base+0x6e40>
  414d08:	add	x16, x16, #0xc14
  414d0c:	adrp	x17, 420000 <_ZdlPvm@@Base+0x6e40>
  414d10:	add	x17, x17, #0xc23
  414d14:	adrp	x18, 420000 <_ZdlPvm@@Base+0x6e40>
  414d18:	add	x18, x18, #0xc35
  414d1c:	adrp	x2, 420000 <_ZdlPvm@@Base+0x6e40>
  414d20:	add	x2, x2, #0xc49
  414d24:	adrp	x3, 420000 <_ZdlPvm@@Base+0x6e40>
  414d28:	add	x3, x3, #0xc5d
  414d2c:	adrp	x4, 420000 <_ZdlPvm@@Base+0x6e40>
  414d30:	add	x4, x4, #0xc75
  414d34:	stur	x0, [x29, #-8]
  414d38:	stur	w1, [x29, #-12]
  414d3c:	ldur	x0, [x29, #-8]
  414d40:	ldr	x5, [x0, #16]
  414d44:	ldur	w1, [x29, #-12]
  414d48:	ldr	x6, [x5]
  414d4c:	ldr	x6, [x6, #24]
  414d50:	stur	x0, [x29, #-24]
  414d54:	mov	x0, x5
  414d58:	stur	x8, [x29, #-32]
  414d5c:	stur	x9, [x29, #-40]
  414d60:	stur	x10, [x29, #-48]
  414d64:	stur	x11, [x29, #-56]
  414d68:	stur	x12, [x29, #-64]
  414d6c:	str	x13, [sp, #72]
  414d70:	str	x14, [sp, #64]
  414d74:	str	x15, [sp, #56]
  414d78:	str	x16, [sp, #48]
  414d7c:	str	x17, [sp, #40]
  414d80:	str	x18, [sp, #32]
  414d84:	str	x2, [sp, #24]
  414d88:	str	x3, [sp, #16]
  414d8c:	str	x4, [sp, #8]
  414d90:	blr	x6
  414d94:	stur	w0, [x29, #-16]
  414d98:	ldur	x8, [x29, #-24]
  414d9c:	ldr	x9, [x8, #16]
  414da0:	ldr	x10, [x9]
  414da4:	ldr	x10, [x10, #32]
  414da8:	mov	x0, x9
  414dac:	blr	x10
  414db0:	ldur	x8, [x29, #-24]
  414db4:	ldr	x9, [x8, #16]
  414db8:	ldr	x10, [x9]
  414dbc:	ldr	x10, [x10, #40]
  414dc0:	mov	x0, x9
  414dc4:	blr	x10
  414dc8:	ldur	x0, [x29, #-32]
  414dcc:	bl	401780 <printf@plt>
  414dd0:	ldur	x8, [x29, #-24]
  414dd4:	ldr	x9, [x8, #16]
  414dd8:	ldr	x10, [x9]
  414ddc:	ldr	x10, [x10, #48]
  414de0:	mov	x0, x9
  414de4:	blr	x10
  414de8:	ldur	x0, [x29, #-40]
  414dec:	bl	401780 <printf@plt>
  414df0:	ldur	x8, [x29, #-24]
  414df4:	ldr	x9, [x8, #16]
  414df8:	ldr	w1, [x9, #12]
  414dfc:	ldur	x9, [x29, #-48]
  414e00:	mov	x0, x9
  414e04:	bl	401780 <printf@plt>
  414e08:	ldur	x8, [x29, #-24]
  414e0c:	ldr	x9, [x8, #16]
  414e10:	ldr	w1, [x9, #12]
  414e14:	ldur	x9, [x29, #-56]
  414e18:	mov	x0, x9
  414e1c:	bl	401780 <printf@plt>
  414e20:	ldur	x8, [x29, #-24]
  414e24:	ldr	x9, [x8, #16]
  414e28:	ldr	w1, [x9, #12]
  414e2c:	ldur	x9, [x29, #-64]
  414e30:	mov	x0, x9
  414e34:	bl	401780 <printf@plt>
  414e38:	ldur	x8, [x29, #-24]
  414e3c:	ldr	x9, [x8, #16]
  414e40:	ldr	w1, [x9, #12]
  414e44:	ldr	x9, [sp, #72]
  414e48:	mov	x0, x9
  414e4c:	bl	401780 <printf@plt>
  414e50:	ldur	x8, [x29, #-24]
  414e54:	ldr	x9, [x8, #16]
  414e58:	ldr	w1, [x9, #12]
  414e5c:	ldr	x9, [sp, #64]
  414e60:	mov	x0, x9
  414e64:	bl	401780 <printf@plt>
  414e68:	ldur	x8, [x29, #-24]
  414e6c:	ldr	x1, [x8, #24]
  414e70:	ldr	x9, [sp, #56]
  414e74:	mov	x0, x9
  414e78:	bl	401780 <printf@plt>
  414e7c:	ldur	x8, [x29, #-24]
  414e80:	ldr	w1, [x8, #12]
  414e84:	ldr	x9, [sp, #48]
  414e88:	mov	x0, x9
  414e8c:	bl	401780 <printf@plt>
  414e90:	ldur	x8, [x29, #-24]
  414e94:	ldr	w1, [x8, #12]
  414e98:	ldr	x9, [sp, #40]
  414e9c:	mov	x0, x9
  414ea0:	bl	401780 <printf@plt>
  414ea4:	ldur	x8, [x29, #-24]
  414ea8:	ldr	w1, [x8, #12]
  414eac:	ldr	x9, [sp, #32]
  414eb0:	mov	x0, x9
  414eb4:	bl	401780 <printf@plt>
  414eb8:	ldur	x8, [x29, #-24]
  414ebc:	ldr	w1, [x8, #12]
  414ec0:	ldr	x9, [sp, #24]
  414ec4:	mov	x0, x9
  414ec8:	bl	401780 <printf@plt>
  414ecc:	ldur	x8, [x29, #-24]
  414ed0:	ldr	w1, [x8, #12]
  414ed4:	ldr	x9, [sp, #16]
  414ed8:	mov	x0, x9
  414edc:	bl	401780 <printf@plt>
  414ee0:	ldur	x8, [x29, #-24]
  414ee4:	ldr	w1, [x8, #12]
  414ee8:	ldr	x9, [sp, #8]
  414eec:	mov	x0, x9
  414ef0:	bl	401780 <printf@plt>
  414ef4:	ldur	w1, [x29, #-16]
  414ef8:	mov	w0, w1
  414efc:	ldp	x29, x30, [sp, #144]
  414f00:	add	sp, sp, #0xa0
  414f04:	ret
  414f08:	sub	sp, sp, #0x10
  414f0c:	str	x0, [sp, #8]
  414f10:	add	sp, sp, #0x10
  414f14:	ret
  414f18:	sub	sp, sp, #0x10
  414f1c:	str	x0, [sp, #8]
  414f20:	add	sp, sp, #0x10
  414f24:	ret
  414f28:	sub	sp, sp, #0x20
  414f2c:	stp	x29, x30, [sp, #16]
  414f30:	add	x29, sp, #0x10
  414f34:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414f38:	add	x8, x8, #0xa40
  414f3c:	str	x0, [sp, #8]
  414f40:	ldr	x9, [sp, #8]
  414f44:	ldr	w10, [x8]
  414f48:	str	x9, [sp]
  414f4c:	cbnz	w10, 414f68 <printf@plt+0x137e8>
  414f50:	ldr	x8, [sp]
  414f54:	ldr	w1, [x8, #12]
  414f58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414f5c:	add	x0, x0, #0xc8a
  414f60:	bl	401780 <printf@plt>
  414f64:	b	414f88 <printf@plt+0x13808>
  414f68:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414f6c:	add	x8, x8, #0xa40
  414f70:	ldr	w9, [x8]
  414f74:	cmp	w9, #0x1
  414f78:	b.ne	414f88 <printf@plt+0x13808>  // b.any
  414f7c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  414f80:	add	x0, x0, #0xc95
  414f84:	bl	401780 <printf@plt>
  414f88:	ldp	x29, x30, [sp, #16]
  414f8c:	add	sp, sp, #0x20
  414f90:	ret
  414f94:	sub	sp, sp, #0x30
  414f98:	stp	x29, x30, [sp, #32]
  414f9c:	add	x29, sp, #0x20
  414fa0:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414fa4:	add	x8, x8, #0xa10
  414fa8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x6e40>
  414fac:	add	x1, x1, #0xcd1
  414fb0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x2e40>
  414fb4:	add	x9, x9, #0x352
  414fb8:	stur	x0, [x29, #-8]
  414fbc:	ldur	x10, [x29, #-8]
  414fc0:	ldr	x0, [x8]
  414fc4:	ldr	x2, [x10, #24]
  414fc8:	str	x8, [sp, #16]
  414fcc:	str	x9, [sp, #8]
  414fd0:	str	x10, [sp]
  414fd4:	bl	401490 <fprintf@plt>
  414fd8:	ldr	x8, [sp]
  414fdc:	ldr	x9, [x8, #16]
  414fe0:	ldr	x10, [x9]
  414fe4:	ldr	x10, [x10]
  414fe8:	mov	x0, x9
  414fec:	blr	x10
  414ff0:	ldr	x8, [sp, #16]
  414ff4:	ldr	x0, [x8]
  414ff8:	ldr	x1, [sp, #8]
  414ffc:	bl	401490 <fprintf@plt>
  415000:	ldp	x29, x30, [sp, #32]
  415004:	add	sp, sp, #0x30
  415008:	ret
  41500c:	stp	x29, x30, [sp, #-32]!
  415010:	str	x28, [sp, #16]
  415014:	mov	x29, sp
  415018:	sub	sp, sp, #0x9e0
  41501c:	mov	x8, #0xc8                  	// #200
  415020:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  415024:	add	x9, x9, #0x330
  415028:	mov	w10, #0xfffffffe            	// #-2
  41502c:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  415030:	add	x11, x11, #0x320
  415034:	adrp	x12, 420000 <_ZdlPvm@@Base+0x6e40>
  415038:	add	x12, x12, #0xf20
  41503c:	adrp	x13, 421000 <_ZdlPvm@@Base+0x7e40>
  415040:	add	x13, x13, #0x5c
  415044:	adrp	x14, 421000 <_ZdlPvm@@Base+0x7e40>
  415048:	add	x14, x14, #0x354
  41504c:	adrp	x15, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  415050:	add	x15, x15, #0x328
  415054:	add	x16, sp, #0x848
  415058:	add	x17, sp, #0x1f8
  41505c:	str	wzr, [sp, #468]
  415060:	str	wzr, [sp, #452]
  415064:	str	x16, [sp, #2112]
  415068:	str	x16, [sp, #2104]
  41506c:	str	x17, [sp, #496]
  415070:	str	x17, [sp, #488]
  415074:	str	x8, [sp, #480]
  415078:	stur	wzr, [x29, #-4]
  41507c:	stur	wzr, [x29, #-8]
  415080:	str	wzr, [x9]
  415084:	str	w10, [x11]
  415088:	str	x9, [sp, #368]
  41508c:	str	x11, [sp, #360]
  415090:	str	x12, [sp, #352]
  415094:	str	x13, [sp, #344]
  415098:	str	x14, [sp, #336]
  41509c:	str	x15, [sp, #328]
  4150a0:	b	4150b0 <printf@plt+0x13930>
  4150a4:	ldr	x8, [sp, #2104]
  4150a8:	add	x8, x8, #0x2
  4150ac:	str	x8, [sp, #2104]
  4150b0:	ldur	w8, [x29, #-4]
  4150b4:	ldr	x9, [sp, #2104]
  4150b8:	strh	w8, [x9]
  4150bc:	ldr	x9, [sp, #2112]
  4150c0:	ldr	x10, [sp, #480]
  4150c4:	mov	x11, #0x2                   	// #2
  4150c8:	mul	x10, x11, x10
  4150cc:	add	x9, x9, x10
  4150d0:	mov	x10, #0xfffffffffffffffe    	// #-2
  4150d4:	add	x9, x9, x10
  4150d8:	ldr	x10, [sp, #2104]
  4150dc:	cmp	x9, x10
  4150e0:	b.hi	415290 <printf@plt+0x13b10>  // b.pmore
  4150e4:	ldr	x8, [sp, #2104]
  4150e8:	ldr	x9, [sp, #2112]
  4150ec:	subs	x8, x8, x9
  4150f0:	mov	x9, #0x2                   	// #2
  4150f4:	sdiv	x8, x8, x9
  4150f8:	add	x8, x8, #0x1
  4150fc:	str	x8, [sp, #440]
  415100:	ldr	x8, [sp, #480]
  415104:	mov	x9, #0x2710                	// #10000
  415108:	cmp	x9, x8
  41510c:	b.hi	415114 <printf@plt+0x13994>  // b.pmore
  415110:	b	416430 <printf@plt+0x14cb0>
  415114:	ldr	x8, [sp, #480]
  415118:	mov	x9, #0x2                   	// #2
  41511c:	mul	x8, x8, x9
  415120:	str	x8, [sp, #480]
  415124:	ldr	x8, [sp, #480]
  415128:	mov	x9, #0x2710                	// #10000
  41512c:	cmp	x9, x8
  415130:	b.cs	41513c <printf@plt+0x139bc>  // b.hs, b.nlast
  415134:	mov	x8, #0x2710                	// #10000
  415138:	str	x8, [sp, #480]
  41513c:	ldr	x8, [sp, #2112]
  415140:	str	x8, [sp, #432]
  415144:	ldr	x8, [sp, #480]
  415148:	mov	x9, #0xa                   	// #10
  41514c:	mul	x8, x8, x9
  415150:	add	x0, x8, #0x7
  415154:	bl	4016b0 <malloc@plt>
  415158:	str	x0, [sp, #424]
  41515c:	ldr	x8, [sp, #424]
  415160:	cbnz	x8, 415168 <printf@plt+0x139e8>
  415164:	b	416430 <printf@plt+0x14cb0>
  415168:	ldr	x0, [sp, #424]
  41516c:	ldr	x1, [sp, #2112]
  415170:	ldr	x8, [sp, #440]
  415174:	mov	x9, #0x2                   	// #2
  415178:	mul	x2, x8, x9
  41517c:	str	x9, [sp, #320]
  415180:	bl	401450 <memcpy@plt>
  415184:	ldr	x8, [sp, #424]
  415188:	str	x8, [sp, #2112]
  41518c:	ldr	x8, [sp, #480]
  415190:	ldr	x9, [sp, #320]
  415194:	mul	x8, x8, x9
  415198:	add	x8, x8, #0x7
  41519c:	str	x8, [sp, #416]
  4151a0:	ldr	x8, [sp, #416]
  4151a4:	mov	x10, #0x8                   	// #8
  4151a8:	udiv	x8, x8, x10
  4151ac:	ldr	x10, [sp, #424]
  4151b0:	mov	x11, #0x8                   	// #8
  4151b4:	mul	x8, x11, x8
  4151b8:	add	x8, x10, x8
  4151bc:	str	x8, [sp, #424]
  4151c0:	ldr	x0, [sp, #424]
  4151c4:	ldr	x1, [sp, #496]
  4151c8:	ldr	x8, [sp, #440]
  4151cc:	mov	x9, #0x8                   	// #8
  4151d0:	mul	x2, x8, x9
  4151d4:	str	x9, [sp, #312]
  4151d8:	bl	401450 <memcpy@plt>
  4151dc:	ldr	x8, [sp, #424]
  4151e0:	str	x8, [sp, #496]
  4151e4:	ldr	x8, [sp, #480]
  4151e8:	ldr	x9, [sp, #312]
  4151ec:	mul	x8, x8, x9
  4151f0:	add	x8, x8, #0x7
  4151f4:	str	x8, [sp, #408]
  4151f8:	ldr	x8, [sp, #408]
  4151fc:	udiv	x8, x8, x9
  415200:	ldr	x10, [sp, #424]
  415204:	mov	x11, #0x8                   	// #8
  415208:	mul	x8, x11, x8
  41520c:	add	x8, x10, x8
  415210:	str	x8, [sp, #424]
  415214:	ldr	x8, [sp, #432]
  415218:	add	x9, sp, #0x848
  41521c:	cmp	x8, x9
  415220:	b.eq	41522c <printf@plt+0x13aac>  // b.none
  415224:	ldr	x0, [sp, #432]
  415228:	bl	401510 <free@plt>
  41522c:	ldr	x8, [sp, #2112]
  415230:	ldr	x9, [sp, #440]
  415234:	mov	x10, #0x2                   	// #2
  415238:	mul	x9, x10, x9
  41523c:	add	x8, x8, x9
  415240:	mov	x9, #0xfffffffffffffffe    	// #-2
  415244:	add	x8, x8, x9
  415248:	str	x8, [sp, #2104]
  41524c:	ldr	x8, [sp, #496]
  415250:	ldr	x11, [sp, #440]
  415254:	mov	x12, #0x8                   	// #8
  415258:	mul	x11, x12, x11
  41525c:	add	x8, x8, x11
  415260:	mov	x11, #0xfffffffffffffff8    	// #-8
  415264:	add	x8, x8, x11
  415268:	str	x8, [sp, #488]
  41526c:	ldr	x8, [sp, #2112]
  415270:	ldr	x11, [sp, #480]
  415274:	mul	x10, x10, x11
  415278:	add	x8, x8, x10
  41527c:	add	x8, x8, x9
  415280:	ldr	x9, [sp, #2104]
  415284:	cmp	x8, x9
  415288:	b.hi	415290 <printf@plt+0x13b10>  // b.pmore
  41528c:	b	416424 <printf@plt+0x14ca4>
  415290:	ldur	w8, [x29, #-4]
  415294:	cmp	w8, #0x48
  415298:	b.ne	4152a0 <printf@plt+0x13b20>  // b.any
  41529c:	b	41641c <printf@plt+0x14c9c>
  4152a0:	ldursw	x8, [x29, #-4]
  4152a4:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  4152a8:	add	x9, x9, #0xe04
  4152ac:	ldrsh	w10, [x9, x8, lsl #1]
  4152b0:	str	w10, [sp, #476]
  4152b4:	ldr	w10, [sp, #476]
  4152b8:	mov	w11, #0xffffffb4            	// #-76
  4152bc:	cmp	w10, w11
  4152c0:	b.ne	4152c8 <printf@plt+0x13b48>  // b.any
  4152c4:	b	415408 <printf@plt+0x13c88>
  4152c8:	ldr	x8, [sp, #360]
  4152cc:	ldr	w9, [x8]
  4152d0:	mov	w10, #0xfffffffe            	// #-2
  4152d4:	cmp	w9, w10
  4152d8:	b.ne	4152e8 <printf@plt+0x13b68>  // b.any
  4152dc:	bl	407964 <printf@plt+0x61e4>
  4152e0:	ldr	x8, [sp, #360]
  4152e4:	str	w0, [x8]
  4152e8:	ldr	x8, [sp, #360]
  4152ec:	ldr	w9, [x8]
  4152f0:	cmp	w9, #0x0
  4152f4:	cset	w9, gt
  4152f8:	tbnz	w9, #0, 41530c <printf@plt+0x13b8c>
  4152fc:	str	wzr, [sp, #468]
  415300:	ldr	x8, [sp, #360]
  415304:	str	wzr, [x8]
  415308:	b	415344 <printf@plt+0x13bc4>
  41530c:	ldr	x8, [sp, #360]
  415310:	ldr	w9, [x8]
  415314:	cmp	w9, #0x13b
  415318:	b.hi	415334 <printf@plt+0x13bb4>  // b.pmore
  41531c:	ldr	x8, [sp, #360]
  415320:	ldrsw	x9, [x8]
  415324:	ldr	x10, [sp, #352]
  415328:	ldrb	w11, [x10, x9]
  41532c:	str	w11, [sp, #308]
  415330:	b	41533c <printf@plt+0x13bbc>
  415334:	mov	w8, #0x2                   	// #2
  415338:	str	w8, [sp, #308]
  41533c:	ldr	w8, [sp, #308]
  415340:	str	w8, [sp, #468]
  415344:	ldr	w8, [sp, #468]
  415348:	ldr	w9, [sp, #476]
  41534c:	add	w8, w9, w8
  415350:	str	w8, [sp, #476]
  415354:	ldr	w8, [sp, #476]
  415358:	cmp	w8, #0x0
  41535c:	cset	w8, lt  // lt = tstop
  415360:	tbnz	w8, #0, 41538c <printf@plt+0x13c0c>
  415364:	ldr	w8, [sp, #476]
  415368:	mov	w9, #0x17b                 	// #379
  41536c:	cmp	w9, w8
  415370:	b.lt	41538c <printf@plt+0x13c0c>  // b.tstop
  415374:	ldrsw	x8, [sp, #476]
  415378:	ldr	x9, [sp, #344]
  41537c:	ldrsh	w10, [x9, x8, lsl #1]
  415380:	ldr	w11, [sp, #468]
  415384:	cmp	w10, w11
  415388:	b.eq	415390 <printf@plt+0x13c10>  // b.none
  41538c:	b	415408 <printf@plt+0x13c88>
  415390:	ldrsw	x8, [sp, #476]
  415394:	ldr	x9, [sp, #336]
  415398:	ldrb	w10, [x9, x8]
  41539c:	str	w10, [sp, #476]
  4153a0:	ldr	w10, [sp, #476]
  4153a4:	cmp	w10, #0x0
  4153a8:	cset	w10, gt
  4153ac:	tbnz	w10, #0, 4153c4 <printf@plt+0x13c44>
  4153b0:	ldr	w8, [sp, #476]
  4153b4:	mov	w9, wzr
  4153b8:	subs	w8, w9, w8
  4153bc:	str	w8, [sp, #476]
  4153c0:	b	415428 <printf@plt+0x13ca8>
  4153c4:	ldur	w8, [x29, #-8]
  4153c8:	cbz	w8, 4153d8 <printf@plt+0x13c58>
  4153cc:	ldur	w8, [x29, #-8]
  4153d0:	subs	w8, w8, #0x1
  4153d4:	stur	w8, [x29, #-8]
  4153d8:	mov	w8, #0xfffffffe            	// #-2
  4153dc:	ldr	x9, [sp, #360]
  4153e0:	str	w8, [x9]
  4153e4:	ldr	w8, [sp, #476]
  4153e8:	stur	w8, [x29, #-4]
  4153ec:	ldr	x10, [sp, #488]
  4153f0:	add	x11, x10, #0x8
  4153f4:	str	x11, [sp, #488]
  4153f8:	ldr	x11, [sp, #328]
  4153fc:	ldr	x12, [x11]
  415400:	str	x12, [x10, #8]
  415404:	b	4150a4 <printf@plt+0x13924>
  415408:	ldursw	x8, [x29, #-4]
  41540c:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  415410:	add	x9, x9, #0x4d0
  415414:	ldrb	w10, [x9, x8]
  415418:	str	w10, [sp, #476]
  41541c:	ldr	w10, [sp, #476]
  415420:	cbnz	w10, 415428 <printf@plt+0x13ca8>
  415424:	b	416228 <printf@plt+0x14aa8>
  415428:	ldrsw	x8, [sp, #476]
  41542c:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  415430:	add	x9, x9, #0x55e
  415434:	ldrb	w10, [x9, x8]
  415438:	str	w10, [sp, #452]
  41543c:	ldr	x8, [sp, #488]
  415440:	ldr	w10, [sp, #452]
  415444:	mov	w11, #0x1                   	// #1
  415448:	subs	w10, w11, w10
  41544c:	ldr	x8, [x8, w10, sxtw #3]
  415450:	str	x8, [sp, #456]
  415454:	ldr	w10, [sp, #476]
  415458:	subs	w10, w10, #0x3
  41545c:	mov	w8, w10
  415460:	ubfx	x8, x8, #0, #32
  415464:	cmp	x8, #0x48
  415468:	str	x8, [sp, #296]
  41546c:	b.hi	416138 <printf@plt+0x149b8>  // b.pmore
  415470:	adrp	x8, 420000 <_ZdlPvm@@Base+0x6e40>
  415474:	add	x8, x8, #0xce0
  415478:	ldr	x11, [sp, #296]
  41547c:	ldrsw	x10, [x8, x11, lsl #2]
  415480:	add	x9, x8, x10
  415484:	br	x9
  415488:	ldr	x8, [sp, #488]
  41548c:	ldr	x0, [x8]
  415490:	bl	4083c4 <printf@plt+0x6c44>
  415494:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  415498:	add	x8, x8, #0xa20
  41549c:	mov	w9, #0x1                   	// #1
  4154a0:	str	w9, [x8]
  4154a4:	b	416138 <printf@plt+0x149b8>
  4154a8:	ldr	x8, [sp, #488]
  4154ac:	ldr	x8, [x8]
  4154b0:	str	x8, [sp, #456]
  4154b4:	b	416138 <printf@plt+0x149b8>
  4154b8:	ldr	x8, [sp, #488]
  4154bc:	mov	x9, #0xfffffffffffffff8    	// #-8
  4154c0:	add	x8, x8, x9
  4154c4:	ldr	x8, [x8]
  4154c8:	ldr	x9, [x8]
  4154cc:	ldr	x9, [x9, #56]
  4154d0:	mov	x0, x8
  4154d4:	blr	x9
  4154d8:	str	x0, [sp, #400]
  4154dc:	ldr	x8, [sp, #400]
  4154e0:	cbnz	x8, 415528 <printf@plt+0x13da8>
  4154e4:	mov	x0, #0x38                  	// #56
  4154e8:	bl	4190bc <_Znwm@@Base>
  4154ec:	ldr	x8, [sp, #488]
  4154f0:	mov	x9, #0xfffffffffffffff8    	// #-8
  4154f4:	add	x8, x8, x9
  4154f8:	ldr	x1, [x8]
  4154fc:	str	x0, [sp, #288]
  415500:	bl	40a3ec <printf@plt+0x8c6c>
  415504:	b	415508 <printf@plt+0x13d88>
  415508:	ldr	x8, [sp, #288]
  41550c:	str	x8, [sp, #400]
  415510:	b	415528 <printf@plt+0x13da8>
  415514:	str	x0, [sp, #392]
  415518:	str	w1, [sp, #388]
  41551c:	ldr	x0, [sp, #288]
  415520:	bl	419194 <_ZdlPv@@Base>
  415524:	b	416558 <printf@plt+0x14dd8>
  415528:	ldr	x0, [sp, #400]
  41552c:	ldr	x8, [sp, #488]
  415530:	ldr	x1, [x8]
  415534:	bl	40a2f4 <printf@plt+0x8b74>
  415538:	ldr	x8, [sp, #400]
  41553c:	str	x8, [sp, #456]
  415540:	b	416138 <printf@plt+0x149b8>
  415544:	ldr	x8, [sp, #488]
  415548:	ldr	x8, [x8]
  41554c:	str	x8, [sp, #456]
  415550:	b	416138 <printf@plt+0x149b8>
  415554:	ldr	x8, [sp, #488]
  415558:	ldr	x0, [x8]
  41555c:	bl	40f200 <printf@plt+0xda80>
  415560:	str	x0, [sp, #456]
  415564:	b	416138 <printf@plt+0x149b8>
  415568:	ldr	x8, [sp, #488]
  41556c:	ldr	x0, [x8]
  415570:	bl	40f48c <printf@plt+0xdd0c>
  415574:	str	x0, [sp, #456]
  415578:	b	416138 <printf@plt+0x149b8>
  41557c:	ldr	x8, [sp, #488]
  415580:	ldr	x8, [x8]
  415584:	str	x8, [sp, #456]
  415588:	b	416138 <printf@plt+0x149b8>
  41558c:	ldr	x8, [sp, #488]
  415590:	mov	x9, #0xfffffffffffffff0    	// #-16
  415594:	add	x8, x8, x9
  415598:	ldr	x0, [x8]
  41559c:	ldr	x8, [sp, #488]
  4155a0:	ldr	x2, [x8]
  4155a4:	mov	x8, xzr
  4155a8:	mov	x1, x8
  4155ac:	bl	409790 <printf@plt+0x8010>
  4155b0:	str	x0, [sp, #456]
  4155b4:	b	416138 <printf@plt+0x149b8>
  4155b8:	ldr	x8, [sp, #488]
  4155bc:	mov	x9, #0xfffffffffffffff0    	// #-16
  4155c0:	add	x8, x8, x9
  4155c4:	ldr	x0, [x8]
  4155c8:	ldr	x8, [sp, #488]
  4155cc:	ldr	x1, [x8]
  4155d0:	mov	x8, xzr
  4155d4:	mov	x2, x8
  4155d8:	bl	409790 <printf@plt+0x8010>
  4155dc:	str	x0, [sp, #456]
  4155e0:	b	416138 <printf@plt+0x149b8>
  4155e4:	ldr	x8, [sp, #488]
  4155e8:	mov	x9, #0xffffffffffffffe0    	// #-32
  4155ec:	add	x8, x8, x9
  4155f0:	ldr	x0, [x8]
  4155f4:	ldr	x8, [sp, #488]
  4155f8:	mov	x9, #0xfffffffffffffff0    	// #-16
  4155fc:	add	x8, x8, x9
  415600:	ldr	x1, [x8]
  415604:	ldr	x8, [sp, #488]
  415608:	ldr	x2, [x8]
  41560c:	bl	409790 <printf@plt+0x8010>
  415610:	str	x0, [sp, #456]
  415614:	b	416138 <printf@plt+0x149b8>
  415618:	ldr	x8, [sp, #488]
  41561c:	mov	x9, #0xffffffffffffffe0    	// #-32
  415620:	add	x8, x8, x9
  415624:	ldr	x0, [x8]
  415628:	ldr	x8, [sp, #488]
  41562c:	mov	x9, #0xfffffffffffffff0    	// #-16
  415630:	add	x8, x8, x9
  415634:	ldr	x8, [x8]
  415638:	ldr	x9, [sp, #488]
  41563c:	ldr	x1, [x9]
  415640:	str	x0, [sp, #280]
  415644:	mov	x0, x8
  415648:	mov	x8, xzr
  41564c:	mov	x2, x8
  415650:	str	x8, [sp, #272]
  415654:	bl	409790 <printf@plt+0x8010>
  415658:	ldr	x8, [sp, #280]
  41565c:	str	x0, [sp, #264]
  415660:	mov	x0, x8
  415664:	ldr	x1, [sp, #264]
  415668:	ldr	x2, [sp, #272]
  41566c:	bl	409790 <printf@plt+0x8010>
  415670:	str	x0, [sp, #456]
  415674:	b	416138 <printf@plt+0x149b8>
  415678:	ldr	x8, [sp, #488]
  41567c:	ldr	x8, [x8]
  415680:	str	x8, [sp, #456]
  415684:	b	416138 <printf@plt+0x149b8>
  415688:	ldr	x8, [sp, #488]
  41568c:	ldr	x0, [x8]
  415690:	bl	412c08 <printf@plt+0x11488>
  415694:	str	x0, [sp, #456]
  415698:	b	416138 <printf@plt+0x149b8>
  41569c:	ldr	x8, [sp, #488]
  4156a0:	mov	x9, #0xfffffffffffffff0    	// #-16
  4156a4:	add	x8, x8, x9
  4156a8:	ldr	x0, [x8]
  4156ac:	ldr	x8, [sp, #488]
  4156b0:	ldr	x1, [x8]
  4156b4:	bl	40b580 <printf@plt+0x9e00>
  4156b8:	str	x0, [sp, #456]
  4156bc:	b	416138 <printf@plt+0x149b8>
  4156c0:	ldr	x8, [sp, #488]
  4156c4:	mov	x9, #0xfffffffffffffff0    	// #-16
  4156c8:	add	x8, x8, x9
  4156cc:	ldr	x0, [x8]
  4156d0:	ldr	x8, [sp, #488]
  4156d4:	ldr	x1, [x8]
  4156d8:	bl	40b5f8 <printf@plt+0x9e78>
  4156dc:	str	x0, [sp, #456]
  4156e0:	b	416138 <printf@plt+0x149b8>
  4156e4:	ldr	x8, [sp, #488]
  4156e8:	ldr	x8, [x8]
  4156ec:	str	x8, [sp, #456]
  4156f0:	b	416138 <printf@plt+0x149b8>
  4156f4:	ldr	x8, [sp, #488]
  4156f8:	mov	x9, #0xfffffffffffffff0    	// #-16
  4156fc:	add	x8, x8, x9
  415700:	ldr	x0, [x8]
  415704:	ldr	x8, [sp, #488]
  415708:	ldr	x2, [x8]
  41570c:	mov	x8, xzr
  415710:	mov	x1, x8
  415714:	bl	40e54c <printf@plt+0xcdcc>
  415718:	str	x0, [sp, #456]
  41571c:	b	416138 <printf@plt+0x149b8>
  415720:	ldr	x8, [sp, #488]
  415724:	ldr	x8, [x8]
  415728:	str	x8, [sp, #456]
  41572c:	b	416138 <printf@plt+0x149b8>
  415730:	ldr	x8, [sp, #488]
  415734:	mov	x9, #0xfffffffffffffff0    	// #-16
  415738:	add	x8, x8, x9
  41573c:	ldr	x0, [x8]
  415740:	ldr	x8, [sp, #488]
  415744:	ldr	x1, [x8]
  415748:	mov	x8, xzr
  41574c:	mov	x2, x8
  415750:	bl	40e54c <printf@plt+0xcdcc>
  415754:	str	x0, [sp, #456]
  415758:	b	416138 <printf@plt+0x149b8>
  41575c:	ldr	x8, [sp, #488]
  415760:	mov	x9, #0xffffffffffffffe0    	// #-32
  415764:	add	x8, x8, x9
  415768:	ldr	x0, [x8]
  41576c:	ldr	x8, [sp, #488]
  415770:	mov	x9, #0xfffffffffffffff0    	// #-16
  415774:	add	x8, x8, x9
  415778:	ldr	x1, [x8]
  41577c:	ldr	x8, [sp, #488]
  415780:	ldr	x2, [x8]
  415784:	bl	40e54c <printf@plt+0xcdcc>
  415788:	str	x0, [sp, #456]
  41578c:	b	416138 <printf@plt+0x149b8>
  415790:	ldr	x8, [sp, #488]
  415794:	ldr	x0, [x8]
  415798:	bl	40d704 <printf@plt+0xbf84>
  41579c:	str	x0, [sp, #456]
  4157a0:	b	416138 <printf@plt+0x149b8>
  4157a4:	mov	x0, #0x18                  	// #24
  4157a8:	bl	4190bc <_Znwm@@Base>
  4157ac:	ldr	x8, [sp, #488]
  4157b0:	ldr	x1, [x8]
  4157b4:	str	x0, [sp, #256]
  4157b8:	bl	409054 <printf@plt+0x78d4>
  4157bc:	b	4157c0 <printf@plt+0x14040>
  4157c0:	ldr	x8, [sp, #256]
  4157c4:	str	x8, [sp, #456]
  4157c8:	b	416138 <printf@plt+0x149b8>
  4157cc:	str	x0, [sp, #392]
  4157d0:	str	w1, [sp, #388]
  4157d4:	ldr	x0, [sp, #256]
  4157d8:	bl	419194 <_ZdlPv@@Base>
  4157dc:	b	416558 <printf@plt+0x14dd8>
  4157e0:	ldr	x8, [sp, #488]
  4157e4:	ldr	x0, [x8]
  4157e8:	bl	40d704 <printf@plt+0xbf84>
  4157ec:	str	x0, [sp, #456]
  4157f0:	b	416138 <printf@plt+0x149b8>
  4157f4:	mov	x0, #0x18                  	// #24
  4157f8:	bl	4190bc <_Znwm@@Base>
  4157fc:	ldr	x8, [sp, #488]
  415800:	ldr	x1, [x8]
  415804:	str	x0, [sp, #248]
  415808:	bl	409054 <printf@plt+0x78d4>
  41580c:	b	415810 <printf@plt+0x14090>
  415810:	ldr	x8, [sp, #248]
  415814:	str	x8, [sp, #456]
  415818:	b	416138 <printf@plt+0x149b8>
  41581c:	str	x0, [sp, #392]
  415820:	str	w1, [sp, #388]
  415824:	ldr	x0, [sp, #248]
  415828:	bl	419194 <_ZdlPv@@Base>
  41582c:	b	416558 <printf@plt+0x14dd8>
  415830:	mov	x0, #0x10                  	// #16
  415834:	bl	4190bc <_Znwm@@Base>
  415838:	str	x0, [sp, #240]
  41583c:	bl	409388 <printf@plt+0x7c08>
  415840:	b	415844 <printf@plt+0x140c4>
  415844:	ldr	x8, [sp, #240]
  415848:	str	x8, [sp, #456]
  41584c:	b	416138 <printf@plt+0x149b8>
  415850:	str	x0, [sp, #392]
  415854:	str	w1, [sp, #388]
  415858:	ldr	x0, [sp, #240]
  41585c:	bl	419194 <_ZdlPv@@Base>
  415860:	b	416558 <printf@plt+0x14dd8>
  415864:	mov	x0, #0x10                  	// #16
  415868:	bl	4190bc <_Znwm@@Base>
  41586c:	str	x0, [sp, #232]
  415870:	bl	4092c8 <printf@plt+0x7b48>
  415874:	b	415878 <printf@plt+0x140f8>
  415878:	ldr	x8, [sp, #232]
  41587c:	str	x8, [sp, #456]
  415880:	b	416138 <printf@plt+0x149b8>
  415884:	str	x0, [sp, #392]
  415888:	str	w1, [sp, #388]
  41588c:	ldr	x0, [sp, #232]
  415890:	bl	419194 <_ZdlPv@@Base>
  415894:	b	416558 <printf@plt+0x14dd8>
  415898:	mov	x0, #0x18                  	// #24
  41589c:	bl	4190bc <_Znwm@@Base>
  4158a0:	str	x0, [sp, #224]
  4158a4:	bl	4091e0 <printf@plt+0x7a60>
  4158a8:	b	4158ac <printf@plt+0x1412c>
  4158ac:	ldr	x8, [sp, #224]
  4158b0:	str	x8, [sp, #456]
  4158b4:	b	416138 <printf@plt+0x149b8>
  4158b8:	str	x0, [sp, #392]
  4158bc:	str	w1, [sp, #388]
  4158c0:	ldr	x0, [sp, #224]
  4158c4:	bl	419194 <_ZdlPv@@Base>
  4158c8:	b	416558 <printf@plt+0x14dd8>
  4158cc:	ldr	x8, [sp, #488]
  4158d0:	mov	x9, #0xfffffffffffffff8    	// #-8
  4158d4:	add	x8, x8, x9
  4158d8:	ldr	x8, [x8]
  4158dc:	str	x8, [sp, #456]
  4158e0:	b	416138 <printf@plt+0x149b8>
  4158e4:	ldr	x8, [sp, #488]
  4158e8:	ldr	x0, [x8]
  4158ec:	mov	w1, #0x2                   	// #2
  4158f0:	bl	41658c <printf@plt+0x14e0c>
  4158f4:	ldr	x8, [sp, #488]
  4158f8:	ldr	x8, [x8]
  4158fc:	str	x8, [sp, #456]
  415900:	b	416138 <printf@plt+0x149b8>
  415904:	ldr	x8, [sp, #488]
  415908:	ldr	x0, [x8]
  41590c:	mov	w9, wzr
  415910:	mov	w1, w9
  415914:	bl	41658c <printf@plt+0x14e0c>
  415918:	ldr	x8, [sp, #488]
  41591c:	ldr	x8, [x8]
  415920:	str	x8, [sp, #456]
  415924:	b	416138 <printf@plt+0x149b8>
  415928:	ldr	x8, [sp, #488]
  41592c:	ldr	x0, [x8]
  415930:	mov	w1, #0x1                   	// #1
  415934:	bl	41658c <printf@plt+0x14e0c>
  415938:	ldr	x8, [sp, #488]
  41593c:	ldr	x8, [x8]
  415940:	str	x8, [sp, #456]
  415944:	b	416138 <printf@plt+0x149b8>
  415948:	ldr	x8, [sp, #488]
  41594c:	ldr	x0, [x8]
  415950:	mov	w1, #0x2                   	// #2
  415954:	bl	41658c <printf@plt+0x14e0c>
  415958:	ldr	x8, [sp, #488]
  41595c:	ldr	x8, [x8]
  415960:	str	x8, [sp, #456]
  415964:	b	416138 <printf@plt+0x149b8>
  415968:	ldr	x8, [sp, #488]
  41596c:	mov	x9, #0xfffffffffffffff8    	// #-8
  415970:	add	x8, x8, x9
  415974:	ldr	x8, [x8]
  415978:	str	x8, [sp, #456]
  41597c:	b	416138 <printf@plt+0x149b8>
  415980:	ldr	x8, [sp, #488]
  415984:	mov	x9, #0xffffffffffffffe8    	// #-24
  415988:	add	x8, x8, x9
  41598c:	ldr	x0, [x8]
  415990:	ldr	x8, [sp, #488]
  415994:	mov	x9, #0xfffffffffffffff0    	// #-16
  415998:	add	x8, x8, x9
  41599c:	ldr	x1, [x8]
  4159a0:	ldr	x8, [sp, #488]
  4159a4:	ldr	x2, [x8]
  4159a8:	bl	41217c <printf@plt+0x109fc>
  4159ac:	str	x0, [sp, #456]
  4159b0:	b	416138 <printf@plt+0x149b8>
  4159b4:	ldr	x8, [sp, #488]
  4159b8:	mov	x9, #0xfffffffffffffff8    	// #-8
  4159bc:	add	x8, x8, x9
  4159c0:	ldr	x0, [x8]
  4159c4:	ldr	x8, [sp, #488]
  4159c8:	ldr	x1, [x8]
  4159cc:	mov	x8, xzr
  4159d0:	mov	x2, x8
  4159d4:	bl	41217c <printf@plt+0x109fc>
  4159d8:	str	x0, [sp, #456]
  4159dc:	b	416138 <printf@plt+0x149b8>
  4159e0:	ldr	x8, [sp, #488]
  4159e4:	mov	x9, #0xfffffffffffffff8    	// #-8
  4159e8:	add	x8, x8, x9
  4159ec:	ldr	x0, [x8]
  4159f0:	bl	40feb4 <printf@plt+0xe734>
  4159f4:	str	x0, [sp, #456]
  4159f8:	b	416138 <printf@plt+0x149b8>
  4159fc:	ldr	x8, [sp, #488]
  415a00:	mov	x9, #0xfffffffffffffff8    	// #-8
  415a04:	add	x8, x8, x9
  415a08:	ldr	x0, [x8]
  415a0c:	bl	410930 <printf@plt+0xf1b0>
  415a10:	str	x0, [sp, #456]
  415a14:	b	416138 <printf@plt+0x149b8>
  415a18:	ldr	x8, [sp, #488]
  415a1c:	mov	x9, #0xfffffffffffffff8    	// #-8
  415a20:	add	x8, x8, x9
  415a24:	ldr	x0, [x8]
  415a28:	bl	40e0ac <printf@plt+0xc92c>
  415a2c:	str	x0, [sp, #456]
  415a30:	b	416138 <printf@plt+0x149b8>
  415a34:	ldr	x8, [sp, #488]
  415a38:	mov	x9, #0xfffffffffffffff0    	// #-16
  415a3c:	add	x8, x8, x9
  415a40:	ldr	x0, [x8]
  415a44:	ldr	x8, [sp, #488]
  415a48:	ldr	x1, [x8]
  415a4c:	bl	40f7c8 <printf@plt+0xe048>
  415a50:	str	x0, [sp, #456]
  415a54:	b	416138 <printf@plt+0x149b8>
  415a58:	ldr	x8, [sp, #488]
  415a5c:	mov	x9, #0xfffffffffffffff0    	// #-16
  415a60:	add	x8, x8, x9
  415a64:	ldr	x0, [x8]
  415a68:	ldr	x8, [sp, #488]
  415a6c:	ldr	x1, [x8]
  415a70:	bl	41029c <printf@plt+0xeb1c>
  415a74:	str	x0, [sp, #456]
  415a78:	b	416138 <printf@plt+0x149b8>
  415a7c:	mov	x0, #0x20                  	// #32
  415a80:	bl	4190bc <_Znwm@@Base>
  415a84:	str	x0, [sp, #216]
  415a88:	bl	407fc4 <printf@plt+0x6844>
  415a8c:	str	x0, [sp, #208]
  415a90:	b	415a94 <printf@plt+0x14314>
  415a94:	ldr	x0, [sp, #208]
  415a98:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  415a9c:	str	x0, [sp, #200]
  415aa0:	b	415aa4 <printf@plt+0x14324>
  415aa4:	ldr	x8, [sp, #488]
  415aa8:	ldr	x2, [x8]
  415aac:	ldr	x0, [sp, #216]
  415ab0:	ldr	x1, [sp, #200]
  415ab4:	bl	411078 <printf@plt+0xf8f8>
  415ab8:	b	415abc <printf@plt+0x1433c>
  415abc:	ldr	x8, [sp, #216]
  415ac0:	str	x8, [sp, #456]
  415ac4:	b	416138 <printf@plt+0x149b8>
  415ac8:	str	x0, [sp, #392]
  415acc:	str	w1, [sp, #388]
  415ad0:	ldr	x0, [sp, #216]
  415ad4:	bl	419194 <_ZdlPv@@Base>
  415ad8:	b	416558 <printf@plt+0x14dd8>
  415adc:	mov	x0, #0x20                  	// #32
  415ae0:	bl	4190bc <_Znwm@@Base>
  415ae4:	str	x0, [sp, #192]
  415ae8:	bl	408008 <printf@plt+0x6888>
  415aec:	str	x0, [sp, #184]
  415af0:	b	415af4 <printf@plt+0x14374>
  415af4:	ldr	x0, [sp, #184]
  415af8:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  415afc:	str	x0, [sp, #176]
  415b00:	b	415b04 <printf@plt+0x14384>
  415b04:	ldr	x8, [sp, #488]
  415b08:	ldr	x2, [x8]
  415b0c:	ldr	x0, [sp, #192]
  415b10:	ldr	x1, [sp, #176]
  415b14:	bl	411078 <printf@plt+0xf8f8>
  415b18:	b	415b1c <printf@plt+0x1439c>
  415b1c:	ldr	x8, [sp, #192]
  415b20:	str	x8, [sp, #456]
  415b24:	b	416138 <printf@plt+0x149b8>
  415b28:	str	x0, [sp, #392]
  415b2c:	str	w1, [sp, #388]
  415b30:	ldr	x0, [sp, #192]
  415b34:	bl	419194 <_ZdlPv@@Base>
  415b38:	b	416558 <printf@plt+0x14dd8>
  415b3c:	mov	x0, #0x20                  	// #32
  415b40:	bl	4190bc <_Znwm@@Base>
  415b44:	str	x0, [sp, #168]
  415b48:	bl	407f80 <printf@plt+0x6800>
  415b4c:	str	x0, [sp, #160]
  415b50:	b	415b54 <printf@plt+0x143d4>
  415b54:	ldr	x0, [sp, #160]
  415b58:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  415b5c:	str	x0, [sp, #152]
  415b60:	b	415b64 <printf@plt+0x143e4>
  415b64:	ldr	x8, [sp, #488]
  415b68:	ldr	x2, [x8]
  415b6c:	ldr	x0, [sp, #168]
  415b70:	ldr	x1, [sp, #152]
  415b74:	bl	411078 <printf@plt+0xf8f8>
  415b78:	b	415b7c <printf@plt+0x143fc>
  415b7c:	ldr	x8, [sp, #168]
  415b80:	str	x8, [sp, #456]
  415b84:	b	416138 <printf@plt+0x149b8>
  415b88:	str	x0, [sp, #392]
  415b8c:	str	w1, [sp, #388]
  415b90:	ldr	x0, [sp, #168]
  415b94:	bl	419194 <_ZdlPv@@Base>
  415b98:	b	416558 <printf@plt+0x14dd8>
  415b9c:	mov	x0, #0x18                  	// #24
  415ba0:	bl	4190bc <_Znwm@@Base>
  415ba4:	ldr	x8, [sp, #488]
  415ba8:	ldr	x1, [x8]
  415bac:	str	x0, [sp, #144]
  415bb0:	bl	411498 <printf@plt+0xfd18>
  415bb4:	b	415bb8 <printf@plt+0x14438>
  415bb8:	ldr	x8, [sp, #144]
  415bbc:	str	x8, [sp, #456]
  415bc0:	b	416138 <printf@plt+0x149b8>
  415bc4:	str	x0, [sp, #392]
  415bc8:	str	w1, [sp, #388]
  415bcc:	ldr	x0, [sp, #144]
  415bd0:	bl	419194 <_ZdlPv@@Base>
  415bd4:	b	416558 <printf@plt+0x14dd8>
  415bd8:	mov	x0, #0x20                  	// #32
  415bdc:	bl	4190bc <_Znwm@@Base>
  415be0:	ldr	x8, [sp, #488]
  415be4:	mov	x9, #0xfffffffffffffff8    	// #-8
  415be8:	add	x8, x8, x9
  415bec:	ldr	x1, [x8]
  415bf0:	ldr	x8, [sp, #488]
  415bf4:	ldr	x2, [x8]
  415bf8:	str	x0, [sp, #136]
  415bfc:	bl	411078 <printf@plt+0xf8f8>
  415c00:	b	415c04 <printf@plt+0x14484>
  415c04:	ldr	x8, [sp, #136]
  415c08:	str	x8, [sp, #456]
  415c0c:	b	416138 <printf@plt+0x149b8>
  415c10:	str	x0, [sp, #392]
  415c14:	str	w1, [sp, #388]
  415c18:	ldr	x0, [sp, #136]
  415c1c:	bl	419194 <_ZdlPv@@Base>
  415c20:	b	416558 <printf@plt+0x14dd8>
  415c24:	mov	x0, #0x20                  	// #32
  415c28:	bl	4190bc <_Znwm@@Base>
  415c2c:	ldr	x8, [sp, #488]
  415c30:	mov	x9, #0xfffffffffffffff8    	// #-8
  415c34:	add	x8, x8, x9
  415c38:	ldr	x1, [x8]
  415c3c:	ldr	x8, [sp, #488]
  415c40:	ldr	x2, [x8]
  415c44:	str	x0, [sp, #128]
  415c48:	bl	410d28 <printf@plt+0xf5a8>
  415c4c:	b	415c50 <printf@plt+0x144d0>
  415c50:	ldr	x8, [sp, #128]
  415c54:	str	x8, [sp, #456]
  415c58:	b	416138 <printf@plt+0x149b8>
  415c5c:	str	x0, [sp, #392]
  415c60:	str	w1, [sp, #388]
  415c64:	ldr	x0, [sp, #128]
  415c68:	bl	419194 <_ZdlPv@@Base>
  415c6c:	b	416558 <printf@plt+0x14dd8>
  415c70:	mov	x0, #0x20                  	// #32
  415c74:	bl	4190bc <_Znwm@@Base>
  415c78:	ldr	x8, [sp, #488]
  415c7c:	ldur	w1, [x8, #-8]
  415c80:	ldr	x8, [sp, #488]
  415c84:	ldr	x2, [x8]
  415c88:	str	x0, [sp, #120]
  415c8c:	bl	4119e4 <printf@plt+0x10264>
  415c90:	b	415c94 <printf@plt+0x14514>
  415c94:	ldr	x8, [sp, #120]
  415c98:	str	x8, [sp, #456]
  415c9c:	b	416138 <printf@plt+0x149b8>
  415ca0:	str	x0, [sp, #392]
  415ca4:	str	w1, [sp, #388]
  415ca8:	ldr	x0, [sp, #120]
  415cac:	bl	419194 <_ZdlPv@@Base>
  415cb0:	b	416558 <printf@plt+0x14dd8>
  415cb4:	mov	x0, #0x20                  	// #32
  415cb8:	bl	4190bc <_Znwm@@Base>
  415cbc:	ldr	x8, [sp, #488]
  415cc0:	ldur	w9, [x8, #-8]
  415cc4:	mov	w10, wzr
  415cc8:	subs	w1, w10, w9
  415ccc:	ldr	x8, [sp, #488]
  415cd0:	ldr	x2, [x8]
  415cd4:	str	x0, [sp, #112]
  415cd8:	bl	4119e4 <printf@plt+0x10264>
  415cdc:	b	415ce0 <printf@plt+0x14560>
  415ce0:	ldr	x8, [sp, #112]
  415ce4:	str	x8, [sp, #456]
  415ce8:	b	416138 <printf@plt+0x149b8>
  415cec:	str	x0, [sp, #392]
  415cf0:	str	w1, [sp, #388]
  415cf4:	ldr	x0, [sp, #112]
  415cf8:	bl	419194 <_ZdlPv@@Base>
  415cfc:	b	416558 <printf@plt+0x14dd8>
  415d00:	mov	x0, #0x20                  	// #32
  415d04:	bl	4190bc <_Znwm@@Base>
  415d08:	ldr	x8, [sp, #488]
  415d0c:	ldur	w1, [x8, #-8]
  415d10:	ldr	x8, [sp, #488]
  415d14:	ldr	x2, [x8]
  415d18:	str	x0, [sp, #104]
  415d1c:	bl	411710 <printf@plt+0xff90>
  415d20:	b	415d24 <printf@plt+0x145a4>
  415d24:	ldr	x8, [sp, #104]
  415d28:	str	x8, [sp, #456]
  415d2c:	b	416138 <printf@plt+0x149b8>
  415d30:	str	x0, [sp, #392]
  415d34:	str	w1, [sp, #388]
  415d38:	ldr	x0, [sp, #104]
  415d3c:	bl	419194 <_ZdlPv@@Base>
  415d40:	b	416558 <printf@plt+0x14dd8>
  415d44:	mov	x0, #0x20                  	// #32
  415d48:	bl	4190bc <_Znwm@@Base>
  415d4c:	ldr	x8, [sp, #488]
  415d50:	ldur	w9, [x8, #-8]
  415d54:	mov	w10, wzr
  415d58:	subs	w1, w10, w9
  415d5c:	ldr	x8, [sp, #488]
  415d60:	ldr	x2, [x8]
  415d64:	str	x0, [sp, #96]
  415d68:	bl	411710 <printf@plt+0xff90>
  415d6c:	b	415d70 <printf@plt+0x145f0>
  415d70:	ldr	x8, [sp, #96]
  415d74:	str	x8, [sp, #456]
  415d78:	b	416138 <printf@plt+0x149b8>
  415d7c:	str	x0, [sp, #392]
  415d80:	str	w1, [sp, #388]
  415d84:	ldr	x0, [sp, #96]
  415d88:	bl	419194 <_ZdlPv@@Base>
  415d8c:	b	416558 <printf@plt+0x14dd8>
  415d90:	ldr	x8, [sp, #488]
  415d94:	ldr	x0, [x8]
  415d98:	ldr	x8, [sp, #488]
  415d9c:	mov	x9, #0xfffffffffffffff8    	// #-8
  415da0:	add	x8, x8, x9
  415da4:	ldr	x1, [x8]
  415da8:	bl	40cbec <printf@plt+0xb46c>
  415dac:	ldr	x8, [sp, #488]
  415db0:	ldr	x8, [x8]
  415db4:	str	x8, [sp, #456]
  415db8:	b	416138 <printf@plt+0x149b8>
  415dbc:	mov	x0, #0x18                  	// #24
  415dc0:	bl	4190bc <_Znwm@@Base>
  415dc4:	ldr	x8, [sp, #488]
  415dc8:	ldr	x1, [x8]
  415dcc:	str	x0, [sp, #88]
  415dd0:	bl	411c68 <printf@plt+0x104e8>
  415dd4:	b	415dd8 <printf@plt+0x14658>
  415dd8:	ldr	x8, [sp, #88]
  415ddc:	str	x8, [sp, #456]
  415de0:	b	416138 <printf@plt+0x149b8>
  415de4:	str	x0, [sp, #392]
  415de8:	str	w1, [sp, #388]
  415dec:	ldr	x0, [sp, #88]
  415df0:	bl	419194 <_ZdlPv@@Base>
  415df4:	b	416558 <printf@plt+0x14dd8>
  415df8:	ldr	x8, [sp, #488]
  415dfc:	mov	x9, #0xfffffffffffffff8    	// #-8
  415e00:	add	x8, x8, x9
  415e04:	ldr	x0, [x8]
  415e08:	ldr	x8, [sp, #488]
  415e0c:	ldr	x1, [x8]
  415e10:	bl	414b64 <printf@plt+0x133e4>
  415e14:	str	x0, [sp, #456]
  415e18:	b	416138 <printf@plt+0x149b8>
  415e1c:	ldr	x8, [sp, #488]
  415e20:	ldr	x0, [x8]
  415e24:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  415e28:	add	x1, x1, #0x13c
  415e2c:	add	x2, sp, #0x180
  415e30:	bl	401610 <__isoc99_sscanf@plt>
  415e34:	cmp	w0, #0x1
  415e38:	b.ne	415e44 <printf@plt+0x146c4>  // b.any
  415e3c:	ldr	w8, [sp, #384]
  415e40:	str	w8, [sp, #456]
  415e44:	ldr	x8, [sp, #488]
  415e48:	ldr	x8, [x8]
  415e4c:	str	x8, [sp, #80]
  415e50:	cbz	x8, 415e5c <printf@plt+0x146dc>
  415e54:	ldr	x0, [sp, #80]
  415e58:	bl	401650 <_ZdaPv@plt>
  415e5c:	b	416138 <printf@plt+0x149b8>
  415e60:	mov	x0, #0x30                  	// #48
  415e64:	bl	4190bc <_Znwm@@Base>
  415e68:	ldr	x8, [sp, #488]
  415e6c:	ldr	x1, [x8]
  415e70:	str	x0, [sp, #72]
  415e74:	bl	4138d4 <printf@plt+0x12154>
  415e78:	b	415e7c <printf@plt+0x146fc>
  415e7c:	ldr	x8, [sp, #72]
  415e80:	str	x8, [sp, #456]
  415e84:	b	416138 <printf@plt+0x149b8>
  415e88:	str	x0, [sp, #392]
  415e8c:	str	w1, [sp, #388]
  415e90:	ldr	x0, [sp, #72]
  415e94:	bl	419194 <_ZdlPv@@Base>
  415e98:	b	416558 <printf@plt+0x14dd8>
  415e9c:	ldr	x8, [sp, #488]
  415ea0:	mov	x9, #0xfffffffffffffff0    	// #-16
  415ea4:	add	x8, x8, x9
  415ea8:	ldr	x0, [x8]
  415eac:	ldr	x8, [sp, #488]
  415eb0:	ldr	x1, [x8]
  415eb4:	str	x9, [sp, #64]
  415eb8:	bl	4165bc <printf@plt+0x14e3c>
  415ebc:	ldr	x8, [sp, #488]
  415ec0:	ldr	x9, [sp, #64]
  415ec4:	add	x8, x8, x9
  415ec8:	ldr	x8, [x8]
  415ecc:	str	x8, [sp, #456]
  415ed0:	b	416138 <printf@plt+0x149b8>
  415ed4:	ldr	x8, [sp, #488]
  415ed8:	mov	x9, #0xfffffffffffffff8    	// #-8
  415edc:	add	x8, x8, x9
  415ee0:	ldr	x8, [x8]
  415ee4:	str	x8, [sp, #456]
  415ee8:	b	416138 <printf@plt+0x149b8>
  415eec:	ldr	x8, [sp, #488]
  415ef0:	mov	x9, #0xfffffffffffffff8    	// #-8
  415ef4:	add	x8, x8, x9
  415ef8:	ldr	x0, [x8]
  415efc:	ldr	x8, [sp, #488]
  415f00:	ldur	w1, [x8, #-24]
  415f04:	str	x9, [sp, #56]
  415f08:	bl	4165ec <printf@plt+0x14e6c>
  415f0c:	ldr	x8, [sp, #488]
  415f10:	ldr	x9, [sp, #56]
  415f14:	add	x8, x8, x9
  415f18:	ldr	x8, [x8]
  415f1c:	str	x8, [sp, #456]
  415f20:	b	416138 <printf@plt+0x149b8>
  415f24:	mov	x0, #0x20                  	// #32
  415f28:	bl	4190bc <_Znwm@@Base>
  415f2c:	ldr	x8, [sp, #488]
  415f30:	ldr	x1, [x8]
  415f34:	str	x0, [sp, #48]
  415f38:	bl	414628 <printf@plt+0x12ea8>
  415f3c:	b	415f40 <printf@plt+0x147c0>
  415f40:	ldr	x8, [sp, #48]
  415f44:	str	x8, [sp, #456]
  415f48:	b	416138 <printf@plt+0x149b8>
  415f4c:	str	x0, [sp, #392]
  415f50:	str	w1, [sp, #388]
  415f54:	ldr	x0, [sp, #48]
  415f58:	bl	419194 <_ZdlPv@@Base>
  415f5c:	b	416558 <printf@plt+0x14dd8>
  415f60:	ldr	x8, [sp, #488]
  415f64:	mov	x9, #0xfffffffffffffff8    	// #-8
  415f68:	add	x8, x8, x9
  415f6c:	ldr	x0, [x8]
  415f70:	ldr	x8, [sp, #488]
  415f74:	ldr	x1, [x8]
  415f78:	str	x9, [sp, #40]
  415f7c:	bl	414800 <printf@plt+0x13080>
  415f80:	ldr	x8, [sp, #488]
  415f84:	ldr	x9, [sp, #40]
  415f88:	add	x8, x8, x9
  415f8c:	ldr	x8, [x8]
  415f90:	str	x8, [sp, #456]
  415f94:	b	416138 <printf@plt+0x149b8>
  415f98:	mov	x0, #0x20                  	// #32
  415f9c:	bl	4190bc <_Znwm@@Base>
  415fa0:	ldr	x8, [sp, #488]
  415fa4:	ldr	x1, [x8]
  415fa8:	str	x0, [sp, #32]
  415fac:	bl	414a3c <printf@plt+0x132bc>
  415fb0:	b	415fb4 <printf@plt+0x14834>
  415fb4:	ldr	x8, [sp, #32]
  415fb8:	str	x8, [sp, #456]
  415fbc:	b	416138 <printf@plt+0x149b8>
  415fc0:	str	x0, [sp, #392]
  415fc4:	str	w1, [sp, #388]
  415fc8:	ldr	x0, [sp, #32]
  415fcc:	bl	419194 <_ZdlPv@@Base>
  415fd0:	b	416558 <printf@plt+0x14dd8>
  415fd4:	ldr	x8, [sp, #488]
  415fd8:	mov	x9, #0xfffffffffffffff0    	// #-16
  415fdc:	add	x8, x8, x9
  415fe0:	ldr	x0, [x8]
  415fe4:	ldr	x8, [sp, #488]
  415fe8:	ldr	x1, [x8]
  415fec:	str	x9, [sp, #24]
  415ff0:	bl	408a9c <printf@plt+0x731c>
  415ff4:	ldr	x8, [sp, #488]
  415ff8:	ldr	x9, [sp, #24]
  415ffc:	add	x8, x8, x9
  416000:	ldr	x8, [x8]
  416004:	str	x8, [sp, #456]
  416008:	b	416138 <printf@plt+0x149b8>
  41600c:	ldr	x8, [sp, #488]
  416010:	mov	x9, #0xfffffffffffffff8    	// #-8
  416014:	add	x8, x8, x9
  416018:	ldr	x8, [x8]
  41601c:	str	x8, [sp, #456]
  416020:	b	416138 <printf@plt+0x149b8>
  416024:	ldr	x8, [sp, #488]
  416028:	mov	x9, #0xfffffffffffffff8    	// #-8
  41602c:	add	x8, x8, x9
  416030:	ldr	x0, [x8]
  416034:	ldr	x8, [sp, #488]
  416038:	ldur	w1, [x8, #-24]
  41603c:	str	x9, [sp, #16]
  416040:	bl	414aa8 <printf@plt+0x13328>
  416044:	ldr	x8, [sp, #488]
  416048:	ldr	x9, [sp, #16]
  41604c:	add	x8, x8, x9
  416050:	ldr	x8, [x8]
  416054:	str	x8, [sp, #456]
  416058:	b	416138 <printf@plt+0x149b8>
  41605c:	ldr	x8, [sp, #488]
  416060:	ldr	x0, [x8]
  416064:	mov	w1, #0x2                   	// #2
  416068:	bl	414a88 <printf@plt+0x13308>
  41606c:	ldr	x8, [sp, #488]
  416070:	ldr	x8, [x8]
  416074:	str	x8, [sp, #456]
  416078:	b	416138 <printf@plt+0x149b8>
  41607c:	ldr	x8, [sp, #488]
  416080:	ldr	x0, [x8]
  416084:	mov	w9, wzr
  416088:	mov	w1, w9
  41608c:	bl	414a88 <printf@plt+0x13308>
  416090:	ldr	x8, [sp, #488]
  416094:	ldr	x8, [x8]
  416098:	str	x8, [sp, #456]
  41609c:	b	416138 <printf@plt+0x149b8>
  4160a0:	ldr	x8, [sp, #488]
  4160a4:	ldr	x0, [x8]
  4160a8:	mov	w1, #0x1                   	// #1
  4160ac:	bl	414a88 <printf@plt+0x13308>
  4160b0:	ldr	x8, [sp, #488]
  4160b4:	ldr	x8, [x8]
  4160b8:	str	x8, [sp, #456]
  4160bc:	b	416138 <printf@plt+0x149b8>
  4160c0:	ldr	x8, [sp, #488]
  4160c4:	ldr	x0, [x8]
  4160c8:	mov	w1, #0x2                   	// #2
  4160cc:	bl	414a88 <printf@plt+0x13308>
  4160d0:	ldr	x8, [sp, #488]
  4160d4:	ldr	x8, [x8]
  4160d8:	str	x8, [sp, #456]
  4160dc:	b	416138 <printf@plt+0x149b8>
  4160e0:	ldr	x8, [sp, #488]
  4160e4:	ldr	x8, [x8]
  4160e8:	str	x8, [sp, #456]
  4160ec:	b	416138 <printf@plt+0x149b8>
  4160f0:	ldr	x8, [sp, #488]
  4160f4:	ldr	x8, [x8]
  4160f8:	str	x8, [sp, #456]
  4160fc:	b	416138 <printf@plt+0x149b8>
  416100:	ldr	x8, [sp, #488]
  416104:	ldr	x8, [x8]
  416108:	str	x8, [sp, #456]
  41610c:	b	416138 <printf@plt+0x149b8>
  416110:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6e40>
  416114:	add	x0, x0, #0x520
  416118:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  41611c:	str	x0, [sp, #456]
  416120:	b	416138 <printf@plt+0x149b8>
  416124:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2e40>
  416128:	add	x0, x0, #0x353
  41612c:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  416130:	str	x0, [sp, #456]
  416134:	b	416138 <printf@plt+0x149b8>
  416138:	ldrsw	x8, [sp, #452]
  41613c:	ldr	x9, [sp, #488]
  416140:	mov	x10, #0x8                   	// #8
  416144:	mneg	x8, x8, x10
  416148:	add	x8, x9, x8
  41614c:	str	x8, [sp, #488]
  416150:	ldrsw	x8, [sp, #452]
  416154:	ldr	x9, [sp, #2104]
  416158:	mov	x10, #0x2                   	// #2
  41615c:	mneg	x8, x8, x10
  416160:	add	x8, x9, x8
  416164:	str	x8, [sp, #2104]
  416168:	mov	w11, wzr
  41616c:	str	wzr, [sp, #452]
  416170:	ldr	x8, [sp, #488]
  416174:	add	x9, x8, #0x8
  416178:	str	x9, [sp, #488]
  41617c:	ldr	x9, [sp, #456]
  416180:	str	x9, [x8, #8]
  416184:	ldrsw	x8, [sp, #476]
  416188:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  41618c:	add	x9, x9, #0x5aa
  416190:	ldrb	w12, [x9, x8]
  416194:	subs	w12, w12, #0x42
  416198:	str	w12, [sp, #380]
  41619c:	ldrsw	x8, [sp, #380]
  4161a0:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  4161a4:	add	x9, x9, #0x5f6
  4161a8:	ldrsb	w12, [x9, x8]
  4161ac:	ldr	x8, [sp, #2104]
  4161b0:	ldrsh	w13, [x8]
  4161b4:	add	w12, w12, w13
  4161b8:	str	w12, [sp, #376]
  4161bc:	ldr	w12, [sp, #376]
  4161c0:	cmp	w11, w12
  4161c4:	cset	w11, gt
  4161c8:	tbnz	w11, #0, 416208 <printf@plt+0x14a88>
  4161cc:	ldr	w8, [sp, #376]
  4161d0:	cmp	w8, #0x17b
  4161d4:	b.gt	416208 <printf@plt+0x14a88>
  4161d8:	ldrsw	x8, [sp, #376]
  4161dc:	ldr	x9, [sp, #344]
  4161e0:	ldrsh	w10, [x9, x8, lsl #1]
  4161e4:	ldr	x8, [sp, #2104]
  4161e8:	ldrsh	w11, [x8]
  4161ec:	cmp	w10, w11
  4161f0:	b.ne	416208 <printf@plt+0x14a88>  // b.any
  4161f4:	ldrsw	x8, [sp, #376]
  4161f8:	ldr	x9, [sp, #336]
  4161fc:	ldrb	w10, [x9, x8]
  416200:	str	w10, [sp, #12]
  416204:	b	41621c <printf@plt+0x14a9c>
  416208:	ldrsw	x8, [sp, #380]
  41620c:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  416210:	add	x9, x9, #0x608
  416214:	ldrsh	w10, [x9, x8, lsl #1]
  416218:	str	w10, [sp, #12]
  41621c:	ldr	w8, [sp, #12]
  416220:	stur	w8, [x29, #-4]
  416224:	b	4150a4 <printf@plt+0x13924>
  416228:	ldr	x8, [sp, #360]
  41622c:	ldr	w9, [x8]
  416230:	mov	w10, #0xfffffffe            	// #-2
  416234:	cmp	w9, w10
  416238:	b.ne	416248 <printf@plt+0x14ac8>  // b.any
  41623c:	mov	w8, #0xfffffffe            	// #-2
  416240:	str	w8, [sp, #8]
  416244:	b	416280 <printf@plt+0x14b00>
  416248:	ldr	x8, [sp, #360]
  41624c:	ldr	w9, [x8]
  416250:	cmp	w9, #0x13b
  416254:	b.hi	416270 <printf@plt+0x14af0>  // b.pmore
  416258:	ldr	x8, [sp, #360]
  41625c:	ldrsw	x9, [x8]
  416260:	ldr	x10, [sp, #352]
  416264:	ldrb	w11, [x10, x9]
  416268:	str	w11, [sp, #4]
  41626c:	b	416278 <printf@plt+0x14af8>
  416270:	mov	w8, #0x2                   	// #2
  416274:	str	w8, [sp, #4]
  416278:	ldr	w8, [sp, #4]
  41627c:	str	w8, [sp, #8]
  416280:	ldr	w8, [sp, #8]
  416284:	str	w8, [sp, #468]
  416288:	ldur	w8, [x29, #-8]
  41628c:	cbnz	w8, 4162ac <printf@plt+0x14b2c>
  416290:	ldr	x8, [sp, #368]
  416294:	ldr	w9, [x8]
  416298:	add	w9, w9, #0x1
  41629c:	str	w9, [x8]
  4162a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4162a4:	add	x0, x0, #0x6ba
  4162a8:	bl	407ac0 <printf@plt+0x6340>
  4162ac:	ldur	w8, [x29, #-8]
  4162b0:	cmp	w8, #0x3
  4162b4:	b.ne	416300 <printf@plt+0x14b80>  // b.any
  4162b8:	ldr	x8, [sp, #360]
  4162bc:	ldr	w9, [x8]
  4162c0:	cmp	w9, #0x0
  4162c4:	cset	w9, gt
  4162c8:	tbnz	w9, #0, 4162e0 <printf@plt+0x14b60>
  4162cc:	ldr	x8, [sp, #360]
  4162d0:	ldr	w9, [x8]
  4162d4:	cbnz	w9, 4162dc <printf@plt+0x14b5c>
  4162d8:	b	416424 <printf@plt+0x14ca4>
  4162dc:	b	416300 <printf@plt+0x14b80>
  4162e0:	ldr	w1, [sp, #468]
  4162e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4162e8:	add	x0, x0, #0x6c7
  4162ec:	ldr	x2, [sp, #328]
  4162f0:	bl	416560 <printf@plt+0x14de0>
  4162f4:	mov	w8, #0xfffffffe            	// #-2
  4162f8:	ldr	x9, [sp, #360]
  4162fc:	str	w8, [x9]
  416300:	mov	w8, #0x3                   	// #3
  416304:	stur	w8, [x29, #-8]
  416308:	ldursw	x8, [x29, #-4]
  41630c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x6e40>
  416310:	add	x9, x9, #0xe04
  416314:	ldrsh	w10, [x9, x8, lsl #1]
  416318:	str	w10, [sp, #476]
  41631c:	ldr	w10, [sp, #476]
  416320:	mov	w11, #0xffffffb4            	// #-76
  416324:	cmp	w10, w11
  416328:	b.eq	416394 <printf@plt+0x14c14>  // b.none
  41632c:	ldr	w8, [sp, #476]
  416330:	add	w8, w8, #0x1
  416334:	str	w8, [sp, #476]
  416338:	ldr	w8, [sp, #476]
  41633c:	mov	w9, wzr
  416340:	cmp	w9, w8
  416344:	cset	w8, gt
  416348:	tbnz	w8, #0, 416394 <printf@plt+0x14c14>
  41634c:	ldr	w8, [sp, #476]
  416350:	cmp	w8, #0x17b
  416354:	b.gt	416394 <printf@plt+0x14c14>
  416358:	ldrsw	x8, [sp, #476]
  41635c:	ldr	x9, [sp, #344]
  416360:	ldrsh	w10, [x9, x8, lsl #1]
  416364:	cmp	w10, #0x1
  416368:	b.ne	416394 <printf@plt+0x14c14>  // b.any
  41636c:	ldrsw	x8, [sp, #476]
  416370:	ldr	x9, [sp, #336]
  416374:	ldrb	w10, [x9, x8]
  416378:	str	w10, [sp, #476]
  41637c:	ldr	w10, [sp, #476]
  416380:	mov	w11, wzr
  416384:	cmp	w11, w10
  416388:	cset	w10, ge  // ge = tcont
  41638c:	tbnz	w10, #0, 416394 <printf@plt+0x14c14>
  416390:	b	4163f8 <printf@plt+0x14c78>
  416394:	ldr	x8, [sp, #2104]
  416398:	ldr	x9, [sp, #2112]
  41639c:	cmp	x8, x9
  4163a0:	b.ne	4163a8 <printf@plt+0x14c28>  // b.any
  4163a4:	b	416424 <printf@plt+0x14ca4>
  4163a8:	ldursw	x8, [x29, #-4]
  4163ac:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  4163b0:	add	x9, x9, #0x62c
  4163b4:	ldrb	w1, [x9, x8]
  4163b8:	ldr	x2, [sp, #488]
  4163bc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4163c0:	add	x0, x0, #0x6d9
  4163c4:	bl	416560 <printf@plt+0x14de0>
  4163c8:	ldr	x8, [sp, #488]
  4163cc:	mov	x9, #0xfffffffffffffff8    	// #-8
  4163d0:	add	x8, x8, x9
  4163d4:	str	x8, [sp, #488]
  4163d8:	ldr	x8, [sp, #2104]
  4163dc:	mov	x9, #0xfffffffffffffffe    	// #-2
  4163e0:	add	x8, x8, x9
  4163e4:	str	x8, [sp, #2104]
  4163e8:	ldr	x8, [sp, #2104]
  4163ec:	ldrsh	w10, [x8]
  4163f0:	stur	w10, [x29, #-4]
  4163f4:	b	416308 <printf@plt+0x14b88>
  4163f8:	ldr	x8, [sp, #488]
  4163fc:	add	x9, x8, #0x8
  416400:	str	x9, [sp, #488]
  416404:	ldr	x9, [sp, #328]
  416408:	ldr	x10, [x9]
  41640c:	str	x10, [x8, #8]
  416410:	ldr	w11, [sp, #476]
  416414:	stur	w11, [x29, #-4]
  416418:	b	4150a4 <printf@plt+0x13924>
  41641c:	str	wzr, [sp, #472]
  416420:	b	416444 <printf@plt+0x14cc4>
  416424:	mov	w8, #0x1                   	// #1
  416428:	str	w8, [sp, #472]
  41642c:	b	416444 <printf@plt+0x14cc4>
  416430:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  416434:	add	x0, x0, #0x6e8
  416438:	bl	407ac0 <printf@plt+0x6340>
  41643c:	mov	w8, #0x2                   	// #2
  416440:	str	w8, [sp, #472]
  416444:	ldr	x8, [sp, #360]
  416448:	ldr	w9, [x8]
  41644c:	mov	w10, #0xfffffffe            	// #-2
  416450:	cmp	w9, w10
  416454:	b.eq	4164a4 <printf@plt+0x14d24>  // b.none
  416458:	ldr	x8, [sp, #360]
  41645c:	ldr	w9, [x8]
  416460:	cmp	w9, #0x13b
  416464:	b.hi	416480 <printf@plt+0x14d00>  // b.pmore
  416468:	ldr	x8, [sp, #360]
  41646c:	ldrsw	x9, [x8]
  416470:	ldr	x10, [sp, #352]
  416474:	ldrb	w11, [x10, x9]
  416478:	str	w11, [sp]
  41647c:	b	416488 <printf@plt+0x14d08>
  416480:	mov	w8, #0x2                   	// #2
  416484:	str	w8, [sp]
  416488:	ldr	w8, [sp]
  41648c:	str	w8, [sp, #468]
  416490:	ldr	w1, [sp, #468]
  416494:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  416498:	add	x0, x0, #0x6f9
  41649c:	ldr	x2, [sp, #328]
  4164a0:	bl	416560 <printf@plt+0x14de0>
  4164a4:	ldrsw	x8, [sp, #452]
  4164a8:	ldr	x9, [sp, #488]
  4164ac:	mov	x10, #0x8                   	// #8
  4164b0:	mneg	x8, x8, x10
  4164b4:	add	x8, x9, x8
  4164b8:	str	x8, [sp, #488]
  4164bc:	ldrsw	x8, [sp, #452]
  4164c0:	ldr	x9, [sp, #2104]
  4164c4:	mov	x10, #0x2                   	// #2
  4164c8:	mneg	x8, x8, x10
  4164cc:	add	x8, x9, x8
  4164d0:	str	x8, [sp, #2104]
  4164d4:	ldr	x8, [sp, #2104]
  4164d8:	ldr	x9, [sp, #2112]
  4164dc:	cmp	x8, x9
  4164e0:	b.eq	41652c <printf@plt+0x14dac>  // b.none
  4164e4:	ldr	x8, [sp, #2104]
  4164e8:	ldrsh	x8, [x8]
  4164ec:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  4164f0:	add	x9, x9, #0x62c
  4164f4:	ldrb	w1, [x9, x8]
  4164f8:	ldr	x2, [sp, #488]
  4164fc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  416500:	add	x0, x0, #0x717
  416504:	bl	416560 <printf@plt+0x14de0>
  416508:	ldr	x8, [sp, #488]
  41650c:	mov	x9, #0xfffffffffffffff8    	// #-8
  416510:	add	x8, x8, x9
  416514:	str	x8, [sp, #488]
  416518:	ldr	x8, [sp, #2104]
  41651c:	mov	x9, #0xfffffffffffffffe    	// #-2
  416520:	add	x8, x8, x9
  416524:	str	x8, [sp, #2104]
  416528:	b	4164d4 <printf@plt+0x14d54>
  41652c:	ldr	x8, [sp, #2112]
  416530:	add	x9, sp, #0x848
  416534:	cmp	x8, x9
  416538:	b.eq	416544 <printf@plt+0x14dc4>  // b.none
  41653c:	ldr	x0, [sp, #2112]
  416540:	bl	401510 <free@plt>
  416544:	ldr	w0, [sp, #472]
  416548:	add	sp, sp, #0x9e0
  41654c:	ldr	x28, [sp, #16]
  416550:	ldp	x29, x30, [sp], #32
  416554:	ret
  416558:	ldr	x0, [sp, #392]
  41655c:	bl	401720 <_Unwind_Resume@plt>
  416560:	sub	sp, sp, #0x20
  416564:	str	x0, [sp, #24]
  416568:	str	w1, [sp, #20]
  41656c:	str	x2, [sp, #8]
  416570:	ldr	x8, [sp, #24]
  416574:	cbnz	x8, 416584 <printf@plt+0x14e04>
  416578:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  41657c:	add	x8, x8, #0x728
  416580:	str	x8, [sp, #24]
  416584:	add	sp, sp, #0x20
  416588:	ret
  41658c:	sub	sp, sp, #0x20
  416590:	stp	x29, x30, [sp, #16]
  416594:	add	x29, sp, #0x10
  416598:	str	x0, [sp, #8]
  41659c:	str	w1, [sp, #4]
  4165a0:	ldr	x8, [sp, #8]
  4165a4:	add	x0, x8, #0x10
  4165a8:	ldr	w1, [sp, #4]
  4165ac:	bl	414a88 <printf@plt+0x13308>
  4165b0:	ldp	x29, x30, [sp, #16]
  4165b4:	add	sp, sp, #0x20
  4165b8:	ret
  4165bc:	sub	sp, sp, #0x20
  4165c0:	stp	x29, x30, [sp, #16]
  4165c4:	add	x29, sp, #0x10
  4165c8:	str	x0, [sp, #8]
  4165cc:	str	x1, [sp]
  4165d0:	ldr	x8, [sp, #8]
  4165d4:	add	x0, x8, #0x10
  4165d8:	ldr	x1, [sp]
  4165dc:	bl	408a9c <printf@plt+0x731c>
  4165e0:	ldp	x29, x30, [sp, #16]
  4165e4:	add	sp, sp, #0x20
  4165e8:	ret
  4165ec:	sub	sp, sp, #0x20
  4165f0:	stp	x29, x30, [sp, #16]
  4165f4:	add	x29, sp, #0x10
  4165f8:	str	x0, [sp, #8]
  4165fc:	str	w1, [sp, #4]
  416600:	ldr	x8, [sp, #8]
  416604:	add	x0, x8, #0x10
  416608:	ldr	w1, [sp, #4]
  41660c:	bl	414aa8 <printf@plt+0x13328>
  416610:	ldp	x29, x30, [sp, #16]
  416614:	add	sp, sp, #0x20
  416618:	ret
  41661c:	sub	sp, sp, #0x30
  416620:	stp	x29, x30, [sp, #32]
  416624:	add	x29, sp, #0x20
  416628:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41662c:	add	x8, x8, #0xef8
  416630:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416634:	add	x9, x9, #0xa10
  416638:	stur	w0, [x29, #-4]
  41663c:	str	x1, [sp, #16]
  416640:	ldr	x8, [x8]
  416644:	str	x9, [sp, #8]
  416648:	cbz	x8, 41666c <printf@plt+0x14eec>
  41664c:	ldr	x8, [sp, #8]
  416650:	ldr	x0, [x8]
  416654:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416658:	add	x9, x9, #0xef8
  41665c:	ldr	x2, [x9]
  416660:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  416664:	add	x1, x1, #0x731
  416668:	bl	401490 <fprintf@plt>
  41666c:	ldr	x8, [sp, #8]
  416670:	ldr	x0, [x8]
  416674:	ldur	w2, [x29, #-4]
  416678:	ldr	x3, [sp, #16]
  41667c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  416680:	add	x1, x1, #0x736
  416684:	bl	401490 <fprintf@plt>
  416688:	ldr	x8, [sp, #8]
  41668c:	ldr	x9, [x8]
  416690:	mov	x0, x9
  416694:	bl	401630 <fflush@plt>
  416698:	bl	4016e0 <abort@plt>
  41669c:	sub	sp, sp, #0x20
  4166a0:	str	x0, [sp, #24]
  4166a4:	ldr	x8, [sp, #24]
  4166a8:	str	x8, [sp, #16]
  4166ac:	str	wzr, [sp, #12]
  4166b0:	ldr	w8, [sp, #12]
  4166b4:	cmp	w8, #0xff
  4166b8:	b.gt	4166e0 <printf@plt+0x14f60>
  4166bc:	ldr	x8, [sp, #16]
  4166c0:	ldrsw	x9, [sp, #12]
  4166c4:	add	x8, x8, x9
  4166c8:	mov	w10, #0x0                   	// #0
  4166cc:	strb	w10, [x8]
  4166d0:	ldr	w8, [sp, #12]
  4166d4:	add	w8, w8, #0x1
  4166d8:	str	w8, [sp, #12]
  4166dc:	b	4166b0 <printf@plt+0x14f30>
  4166e0:	add	sp, sp, #0x20
  4166e4:	ret
  4166e8:	sub	sp, sp, #0x20
  4166ec:	stp	x29, x30, [sp, #16]
  4166f0:	add	x29, sp, #0x10
  4166f4:	str	x0, [sp, #8]
  4166f8:	ldr	x0, [sp, #8]
  4166fc:	bl	41669c <printf@plt+0x14f1c>
  416700:	ldp	x29, x30, [sp, #16]
  416704:	add	sp, sp, #0x20
  416708:	ret
  41670c:	sub	sp, sp, #0x30
  416710:	stp	x29, x30, [sp, #32]
  416714:	add	x29, sp, #0x20
  416718:	stur	x0, [x29, #-8]
  41671c:	str	x1, [sp, #16]
  416720:	ldur	x8, [x29, #-8]
  416724:	mov	x0, x8
  416728:	str	x8, [sp, #8]
  41672c:	bl	41669c <printf@plt+0x14f1c>
  416730:	ldr	x8, [sp, #16]
  416734:	ldrb	w9, [x8]
  416738:	cbz	w9, 416764 <printf@plt+0x14fe4>
  41673c:	ldr	x8, [sp, #16]
  416740:	add	x9, x8, #0x1
  416744:	str	x9, [sp, #16]
  416748:	ldrb	w10, [x8]
  41674c:	mov	w8, w10
  416750:	ldr	x9, [sp, #8]
  416754:	add	x8, x9, x8
  416758:	mov	w10, #0x1                   	// #1
  41675c:	strb	w10, [x8]
  416760:	b	416730 <printf@plt+0x14fb0>
  416764:	ldp	x29, x30, [sp, #32]
  416768:	add	sp, sp, #0x30
  41676c:	ret
  416770:	sub	sp, sp, #0x30
  416774:	stp	x29, x30, [sp, #32]
  416778:	add	x29, sp, #0x20
  41677c:	stur	x0, [x29, #-8]
  416780:	str	x1, [sp, #16]
  416784:	ldur	x8, [x29, #-8]
  416788:	mov	x0, x8
  41678c:	str	x8, [sp, #8]
  416790:	bl	41669c <printf@plt+0x14f1c>
  416794:	ldr	x8, [sp, #16]
  416798:	ldrb	w9, [x8]
  41679c:	cbz	w9, 4167c8 <printf@plt+0x15048>
  4167a0:	ldr	x8, [sp, #16]
  4167a4:	add	x9, x8, #0x1
  4167a8:	str	x9, [sp, #16]
  4167ac:	ldrb	w10, [x8]
  4167b0:	mov	w8, w10
  4167b4:	ldr	x9, [sp, #8]
  4167b8:	add	x8, x9, x8
  4167bc:	mov	w10, #0x1                   	// #1
  4167c0:	strb	w10, [x8]
  4167c4:	b	416794 <printf@plt+0x15014>
  4167c8:	ldp	x29, x30, [sp, #32]
  4167cc:	add	sp, sp, #0x30
  4167d0:	ret
  4167d4:	sub	sp, sp, #0x10
  4167d8:	str	x0, [sp, #8]
  4167dc:	str	w1, [sp, #4]
  4167e0:	add	sp, sp, #0x10
  4167e4:	ret
  4167e8:	sub	sp, sp, #0x20
  4167ec:	str	x0, [sp, #24]
  4167f0:	str	x1, [sp, #16]
  4167f4:	ldr	x8, [sp, #24]
  4167f8:	str	wzr, [sp, #12]
  4167fc:	str	x8, [sp]
  416800:	ldr	w8, [sp, #12]
  416804:	cmp	w8, #0xff
  416808:	b.gt	416844 <printf@plt+0x150c4>
  41680c:	ldr	x8, [sp, #16]
  416810:	ldrsw	x9, [sp, #12]
  416814:	add	x8, x8, x9
  416818:	ldrb	w10, [x8]
  41681c:	cbz	w10, 416834 <printf@plt+0x150b4>
  416820:	ldrsw	x8, [sp, #12]
  416824:	ldr	x9, [sp]
  416828:	add	x8, x9, x8
  41682c:	mov	w10, #0x1                   	// #1
  416830:	strb	w10, [x8]
  416834:	ldr	w8, [sp, #12]
  416838:	add	w8, w8, #0x1
  41683c:	str	w8, [sp, #12]
  416840:	b	416800 <printf@plt+0x15080>
  416844:	ldr	x0, [sp]
  416848:	add	sp, sp, #0x20
  41684c:	ret
  416850:	sub	sp, sp, #0x50
  416854:	stp	x29, x30, [sp, #64]
  416858:	add	x29, sp, #0x40
  41685c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416860:	add	x8, x8, #0xe38
  416864:	stur	x0, [x29, #-8]
  416868:	ldr	w9, [x8]
  41686c:	cbz	w9, 416874 <printf@plt+0x150f4>
  416870:	b	416b90 <printf@plt+0x15410>
  416874:	mov	w8, #0x1                   	// #1
  416878:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41687c:	add	x9, x9, #0xe38
  416880:	str	w8, [x9]
  416884:	stur	wzr, [x29, #-12]
  416888:	ldur	w8, [x29, #-12]
  41688c:	cmp	w8, #0xff
  416890:	b.gt	416b90 <printf@plt+0x15410>
  416894:	ldur	w8, [x29, #-12]
  416898:	and	w8, w8, #0xffffff80
  41689c:	mov	w9, #0x0                   	// #0
  4168a0:	stur	w9, [x29, #-16]
  4168a4:	cbnz	w8, 4168bc <printf@plt+0x1513c>
  4168a8:	ldur	w0, [x29, #-12]
  4168ac:	bl	401640 <isalpha@plt>
  4168b0:	cmp	w0, #0x0
  4168b4:	cset	w8, ne  // ne = any
  4168b8:	stur	w8, [x29, #-16]
  4168bc:	ldur	w8, [x29, #-16]
  4168c0:	and	w8, w8, #0x1
  4168c4:	ldursw	x9, [x29, #-12]
  4168c8:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4168cc:	add	x10, x10, #0x335
  4168d0:	add	x9, x10, x9
  4168d4:	strb	w8, [x9]
  4168d8:	ldur	w8, [x29, #-12]
  4168dc:	and	w8, w8, #0xffffff80
  4168e0:	mov	w11, #0x0                   	// #0
  4168e4:	stur	w11, [x29, #-20]
  4168e8:	cbnz	w8, 416900 <printf@plt+0x15180>
  4168ec:	ldur	w0, [x29, #-12]
  4168f0:	bl	4015f0 <isupper@plt>
  4168f4:	cmp	w0, #0x0
  4168f8:	cset	w8, ne  // ne = any
  4168fc:	stur	w8, [x29, #-20]
  416900:	ldur	w8, [x29, #-20]
  416904:	and	w8, w8, #0x1
  416908:	ldursw	x9, [x29, #-12]
  41690c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416910:	add	x10, x10, #0x435
  416914:	add	x9, x10, x9
  416918:	strb	w8, [x9]
  41691c:	ldur	w8, [x29, #-12]
  416920:	and	w8, w8, #0xffffff80
  416924:	mov	w11, #0x0                   	// #0
  416928:	stur	w11, [x29, #-24]
  41692c:	cbnz	w8, 416944 <printf@plt+0x151c4>
  416930:	ldur	w0, [x29, #-12]
  416934:	bl	4014c0 <islower@plt>
  416938:	cmp	w0, #0x0
  41693c:	cset	w8, ne  // ne = any
  416940:	stur	w8, [x29, #-24]
  416944:	ldur	w8, [x29, #-24]
  416948:	and	w8, w8, #0x1
  41694c:	ldursw	x9, [x29, #-12]
  416950:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416954:	add	x10, x10, #0x535
  416958:	add	x9, x10, x9
  41695c:	strb	w8, [x9]
  416960:	ldur	w8, [x29, #-12]
  416964:	and	w8, w8, #0xffffff80
  416968:	mov	w11, #0x0                   	// #0
  41696c:	stur	w11, [x29, #-28]
  416970:	cbnz	w8, 416988 <printf@plt+0x15208>
  416974:	ldur	w0, [x29, #-12]
  416978:	bl	401690 <isdigit@plt>
  41697c:	cmp	w0, #0x0
  416980:	cset	w8, ne  // ne = any
  416984:	stur	w8, [x29, #-28]
  416988:	ldur	w8, [x29, #-28]
  41698c:	and	w8, w8, #0x1
  416990:	ldursw	x9, [x29, #-12]
  416994:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416998:	add	x10, x10, #0x635
  41699c:	add	x9, x10, x9
  4169a0:	strb	w8, [x9]
  4169a4:	ldur	w8, [x29, #-12]
  4169a8:	and	w8, w8, #0xffffff80
  4169ac:	mov	w11, #0x0                   	// #0
  4169b0:	str	w11, [sp, #32]
  4169b4:	cbnz	w8, 4169cc <printf@plt+0x1524c>
  4169b8:	ldur	w0, [x29, #-12]
  4169bc:	bl	401570 <isxdigit@plt>
  4169c0:	cmp	w0, #0x0
  4169c4:	cset	w8, ne  // ne = any
  4169c8:	str	w8, [sp, #32]
  4169cc:	ldr	w8, [sp, #32]
  4169d0:	and	w8, w8, #0x1
  4169d4:	ldursw	x9, [x29, #-12]
  4169d8:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4169dc:	add	x10, x10, #0x735
  4169e0:	add	x9, x10, x9
  4169e4:	strb	w8, [x9]
  4169e8:	ldur	w8, [x29, #-12]
  4169ec:	and	w8, w8, #0xffffff80
  4169f0:	mov	w11, #0x0                   	// #0
  4169f4:	str	w11, [sp, #28]
  4169f8:	cbnz	w8, 416a10 <printf@plt+0x15290>
  4169fc:	ldur	w0, [x29, #-12]
  416a00:	bl	4014e0 <isspace@plt>
  416a04:	cmp	w0, #0x0
  416a08:	cset	w8, ne  // ne = any
  416a0c:	str	w8, [sp, #28]
  416a10:	ldr	w8, [sp, #28]
  416a14:	and	w8, w8, #0x1
  416a18:	ldursw	x9, [x29, #-12]
  416a1c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416a20:	add	x10, x10, #0x835
  416a24:	add	x9, x10, x9
  416a28:	strb	w8, [x9]
  416a2c:	ldur	w8, [x29, #-12]
  416a30:	and	w8, w8, #0xffffff80
  416a34:	mov	w11, #0x0                   	// #0
  416a38:	str	w11, [sp, #24]
  416a3c:	cbnz	w8, 416a54 <printf@plt+0x152d4>
  416a40:	ldur	w0, [x29, #-12]
  416a44:	bl	4016c0 <ispunct@plt>
  416a48:	cmp	w0, #0x0
  416a4c:	cset	w8, ne  // ne = any
  416a50:	str	w8, [sp, #24]
  416a54:	ldr	w8, [sp, #24]
  416a58:	and	w8, w8, #0x1
  416a5c:	ldursw	x9, [x29, #-12]
  416a60:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416a64:	add	x10, x10, #0x935
  416a68:	add	x9, x10, x9
  416a6c:	strb	w8, [x9]
  416a70:	ldur	w8, [x29, #-12]
  416a74:	and	w8, w8, #0xffffff80
  416a78:	mov	w11, #0x0                   	// #0
  416a7c:	str	w11, [sp, #20]
  416a80:	cbnz	w8, 416a98 <printf@plt+0x15318>
  416a84:	ldur	w0, [x29, #-12]
  416a88:	bl	401470 <isalnum@plt>
  416a8c:	cmp	w0, #0x0
  416a90:	cset	w8, ne  // ne = any
  416a94:	str	w8, [sp, #20]
  416a98:	ldr	w8, [sp, #20]
  416a9c:	and	w8, w8, #0x1
  416aa0:	ldursw	x9, [x29, #-12]
  416aa4:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416aa8:	add	x10, x10, #0xa35
  416aac:	add	x9, x10, x9
  416ab0:	strb	w8, [x9]
  416ab4:	ldur	w8, [x29, #-12]
  416ab8:	and	w8, w8, #0xffffff80
  416abc:	mov	w11, #0x0                   	// #0
  416ac0:	str	w11, [sp, #16]
  416ac4:	cbnz	w8, 416adc <printf@plt+0x1535c>
  416ac8:	ldur	w0, [x29, #-12]
  416acc:	bl	4015e0 <isprint@plt>
  416ad0:	cmp	w0, #0x0
  416ad4:	cset	w8, ne  // ne = any
  416ad8:	str	w8, [sp, #16]
  416adc:	ldr	w8, [sp, #16]
  416ae0:	and	w8, w8, #0x1
  416ae4:	ldursw	x9, [x29, #-12]
  416ae8:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416aec:	add	x10, x10, #0xb35
  416af0:	add	x9, x10, x9
  416af4:	strb	w8, [x9]
  416af8:	ldur	w8, [x29, #-12]
  416afc:	and	w8, w8, #0xffffff80
  416b00:	mov	w11, #0x0                   	// #0
  416b04:	str	w11, [sp, #12]
  416b08:	cbnz	w8, 416b20 <printf@plt+0x153a0>
  416b0c:	ldur	w0, [x29, #-12]
  416b10:	bl	4015b0 <isgraph@plt>
  416b14:	cmp	w0, #0x0
  416b18:	cset	w8, ne  // ne = any
  416b1c:	str	w8, [sp, #12]
  416b20:	ldr	w8, [sp, #12]
  416b24:	and	w8, w8, #0x1
  416b28:	ldursw	x9, [x29, #-12]
  416b2c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416b30:	add	x10, x10, #0xc35
  416b34:	add	x9, x10, x9
  416b38:	strb	w8, [x9]
  416b3c:	ldur	w8, [x29, #-12]
  416b40:	and	w8, w8, #0xffffff80
  416b44:	mov	w11, #0x0                   	// #0
  416b48:	str	w11, [sp, #8]
  416b4c:	cbnz	w8, 416b64 <printf@plt+0x153e4>
  416b50:	ldur	w0, [x29, #-12]
  416b54:	bl	4016d0 <iscntrl@plt>
  416b58:	cmp	w0, #0x0
  416b5c:	cset	w8, ne  // ne = any
  416b60:	str	w8, [sp, #8]
  416b64:	ldr	w8, [sp, #8]
  416b68:	and	w8, w8, #0x1
  416b6c:	ldursw	x9, [x29, #-12]
  416b70:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  416b74:	add	x10, x10, #0xd35
  416b78:	add	x9, x10, x9
  416b7c:	strb	w8, [x9]
  416b80:	ldur	w8, [x29, #-12]
  416b84:	add	w8, w8, #0x1
  416b88:	stur	w8, [x29, #-12]
  416b8c:	b	416888 <printf@plt+0x15108>
  416b90:	ldp	x29, x30, [sp, #64]
  416b94:	add	sp, sp, #0x50
  416b98:	ret
  416b9c:	sub	sp, sp, #0x20
  416ba0:	stp	x29, x30, [sp, #16]
  416ba4:	add	x29, sp, #0x10
  416ba8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  416bac:	add	x8, x8, #0x75f
  416bb0:	str	x0, [sp, #8]
  416bb4:	mov	x0, x8
  416bb8:	bl	4016f0 <getenv@plt>
  416bbc:	str	x0, [sp]
  416bc0:	ldr	x8, [sp]
  416bc4:	cbz	x8, 416bd8 <printf@plt+0x15458>
  416bc8:	ldr	x8, [sp]
  416bcc:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416bd0:	add	x9, x9, #0x8d0
  416bd4:	str	x8, [x9]
  416bd8:	ldp	x29, x30, [sp, #16]
  416bdc:	add	sp, sp, #0x20
  416be0:	ret
  416be4:	sub	sp, sp, #0x20
  416be8:	mov	w8, #0x1                   	// #1
  416bec:	str	x0, [sp, #24]
  416bf0:	str	x1, [sp, #16]
  416bf4:	ldr	x9, [sp, #24]
  416bf8:	str	w8, [x9]
  416bfc:	ldr	x10, [sp, #16]
  416c00:	str	x9, [sp, #8]
  416c04:	cbz	x10, 416c14 <printf@plt+0x15494>
  416c08:	ldr	x8, [sp, #16]
  416c0c:	str	x8, [sp]
  416c10:	b	416c20 <printf@plt+0x154a0>
  416c14:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  416c18:	add	x8, x8, #0x7c4
  416c1c:	str	x8, [sp]
  416c20:	ldr	x8, [sp]
  416c24:	ldr	x9, [sp, #8]
  416c28:	str	x8, [x9, #8]
  416c2c:	add	sp, sp, #0x20
  416c30:	ret
  416c34:	sub	sp, sp, #0x10
  416c38:	str	x0, [sp, #8]
  416c3c:	ldr	x8, [sp, #8]
  416c40:	str	wzr, [x8]
  416c44:	add	sp, sp, #0x10
  416c48:	ret
  416c4c:	sub	sp, sp, #0x10
  416c50:	mov	w8, #0x3                   	// #3
  416c54:	str	x0, [sp, #8]
  416c58:	str	w1, [sp, #4]
  416c5c:	ldr	x9, [sp, #8]
  416c60:	str	w8, [x9]
  416c64:	ldr	w8, [sp, #4]
  416c68:	str	w8, [x9, #8]
  416c6c:	add	sp, sp, #0x10
  416c70:	ret
  416c74:	sub	sp, sp, #0x10
  416c78:	mov	w8, #0x4                   	// #4
  416c7c:	str	x0, [sp, #8]
  416c80:	str	w1, [sp, #4]
  416c84:	ldr	x9, [sp, #8]
  416c88:	str	w8, [x9]
  416c8c:	ldr	w8, [sp, #4]
  416c90:	str	w8, [x9, #8]
  416c94:	add	sp, sp, #0x10
  416c98:	ret
  416c9c:	sub	sp, sp, #0x10
  416ca0:	mov	w8, #0x2                   	// #2
  416ca4:	str	x0, [sp, #8]
  416ca8:	strb	w1, [sp, #7]
  416cac:	ldr	x9, [sp, #8]
  416cb0:	str	w8, [x9]
  416cb4:	ldrb	w8, [sp, #7]
  416cb8:	strb	w8, [x9, #8]
  416cbc:	add	sp, sp, #0x10
  416cc0:	ret
  416cc4:	sub	sp, sp, #0x10
  416cc8:	mov	w8, #0x2                   	// #2
  416ccc:	str	x0, [sp, #8]
  416cd0:	strb	w1, [sp, #7]
  416cd4:	ldr	x9, [sp, #8]
  416cd8:	str	w8, [x9]
  416cdc:	ldrb	w8, [sp, #7]
  416ce0:	strb	w8, [x9, #8]
  416ce4:	add	sp, sp, #0x10
  416ce8:	ret
  416cec:	sub	sp, sp, #0x10
  416cf0:	mov	w8, #0x5                   	// #5
  416cf4:	str	x0, [sp, #8]
  416cf8:	str	d0, [sp]
  416cfc:	ldr	x9, [sp, #8]
  416d00:	str	w8, [x9]
  416d04:	ldr	x10, [sp]
  416d08:	str	x10, [x9, #8]
  416d0c:	add	sp, sp, #0x10
  416d10:	ret
  416d14:	sub	sp, sp, #0x10
  416d18:	str	x0, [sp, #8]
  416d1c:	ldr	x8, [sp, #8]
  416d20:	ldr	w9, [x8]
  416d24:	cmp	w9, #0x0
  416d28:	cset	w9, eq  // eq = none
  416d2c:	and	w0, w9, #0x1
  416d30:	add	sp, sp, #0x10
  416d34:	ret
  416d38:	sub	sp, sp, #0x30
  416d3c:	stp	x29, x30, [sp, #32]
  416d40:	add	x29, sp, #0x20
  416d44:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416d48:	add	x8, x8, #0xa10
  416d4c:	stur	x0, [x29, #-8]
  416d50:	ldur	x9, [x29, #-8]
  416d54:	ldr	w10, [x9]
  416d58:	subs	w10, w10, #0x0
  416d5c:	mov	w11, w10
  416d60:	ubfx	x11, x11, #0, #32
  416d64:	cmp	x11, #0x5
  416d68:	str	x8, [sp, #16]
  416d6c:	str	x9, [sp, #8]
  416d70:	str	x11, [sp]
  416d74:	b.hi	416e18 <printf@plt+0x15698>  // b.pmore
  416d78:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  416d7c:	add	x8, x8, #0x770
  416d80:	ldr	x11, [sp]
  416d84:	ldrsw	x10, [x8, x11, lsl #2]
  416d88:	add	x9, x8, x10
  416d8c:	br	x9
  416d90:	ldr	x8, [sp, #8]
  416d94:	ldr	w0, [x8, #8]
  416d98:	bl	418ce0 <printf@plt+0x17560>
  416d9c:	ldr	x8, [sp, #16]
  416da0:	ldr	x1, [x8]
  416da4:	bl	401440 <fputs@plt>
  416da8:	b	416e18 <printf@plt+0x15698>
  416dac:	ldr	x8, [sp, #8]
  416db0:	ldr	w0, [x8, #8]
  416db4:	bl	418dc4 <printf@plt+0x17644>
  416db8:	ldr	x8, [sp, #16]
  416dbc:	ldr	x1, [x8]
  416dc0:	bl	401440 <fputs@plt>
  416dc4:	b	416e18 <printf@plt+0x15698>
  416dc8:	ldr	x8, [sp, #8]
  416dcc:	ldrb	w0, [x8, #8]
  416dd0:	ldr	x9, [sp, #16]
  416dd4:	ldr	x1, [x9]
  416dd8:	bl	4014b0 <putc@plt>
  416ddc:	b	416e18 <printf@plt+0x15698>
  416de0:	ldr	x8, [sp, #8]
  416de4:	ldr	x0, [x8, #8]
  416de8:	ldr	x9, [sp, #16]
  416dec:	ldr	x1, [x9]
  416df0:	bl	401440 <fputs@plt>
  416df4:	b	416e18 <printf@plt+0x15698>
  416df8:	ldr	x8, [sp, #16]
  416dfc:	ldr	x0, [x8]
  416e00:	ldr	x9, [sp, #8]
  416e04:	ldr	d0, [x9, #8]
  416e08:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  416e0c:	add	x1, x1, #0x7cb
  416e10:	bl	401490 <fprintf@plt>
  416e14:	b	416e18 <printf@plt+0x15698>
  416e18:	ldp	x29, x30, [sp, #32]
  416e1c:	add	sp, sp, #0x30
  416e20:	ret
  416e24:	sub	sp, sp, #0x50
  416e28:	stp	x29, x30, [sp, #64]
  416e2c:	add	x29, sp, #0x40
  416e30:	mov	w8, #0x62                  	// #98
  416e34:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  416e38:	add	x9, x9, #0x7ce
  416e3c:	stur	x0, [x29, #-8]
  416e40:	stur	x1, [x29, #-16]
  416e44:	stur	x2, [x29, #-24]
  416e48:	str	x3, [sp, #32]
  416e4c:	ldur	x10, [x29, #-8]
  416e50:	cmp	x10, #0x0
  416e54:	cset	w11, ne  // ne = any
  416e58:	and	w0, w11, #0x1
  416e5c:	mov	w1, w8
  416e60:	mov	x2, x9
  416e64:	str	x9, [sp, #16]
  416e68:	bl	403a74 <printf@plt+0x22f4>
  416e6c:	ldur	x8, [x29, #-8]
  416e70:	add	x9, x8, #0x1
  416e74:	stur	x9, [x29, #-8]
  416e78:	ldrb	w10, [x8]
  416e7c:	strb	w10, [sp, #31]
  416e80:	cbz	w10, 416fb0 <printf@plt+0x15830>
  416e84:	ldrb	w8, [sp, #31]
  416e88:	cmp	w8, #0x25
  416e8c:	b.ne	416f98 <printf@plt+0x15818>  // b.any
  416e90:	ldur	x8, [x29, #-8]
  416e94:	add	x9, x8, #0x1
  416e98:	stur	x9, [x29, #-8]
  416e9c:	ldrb	w10, [x8]
  416ea0:	strb	w10, [sp, #31]
  416ea4:	ldrb	w10, [sp, #31]
  416ea8:	subs	w10, w10, #0x25
  416eac:	mov	w8, w10
  416eb0:	ubfx	x8, x8, #0, #32
  416eb4:	cmp	x8, #0xe
  416eb8:	str	x8, [sp, #8]
  416ebc:	b.hi	416f80 <printf@plt+0x15800>  // b.pmore
  416ec0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  416ec4:	add	x8, x8, #0x788
  416ec8:	ldr	x11, [sp, #8]
  416ecc:	ldrsw	x10, [x8, x11, lsl #2]
  416ed0:	add	x9, x8, x10
  416ed4:	br	x9
  416ed8:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416edc:	add	x8, x8, #0xa10
  416ee0:	ldr	x1, [x8]
  416ee4:	mov	w0, #0x25                  	// #37
  416ee8:	bl	401600 <fputc@plt>
  416eec:	b	416f94 <printf@plt+0x15814>
  416ef0:	ldur	x0, [x29, #-16]
  416ef4:	bl	416d14 <printf@plt+0x15594>
  416ef8:	cmp	w0, #0x0
  416efc:	cset	w8, ne  // ne = any
  416f00:	eor	w8, w8, #0x1
  416f04:	and	w0, w8, #0x1
  416f08:	mov	w1, #0x6c                  	// #108
  416f0c:	ldr	x2, [sp, #16]
  416f10:	bl	403a74 <printf@plt+0x22f4>
  416f14:	ldur	x0, [x29, #-16]
  416f18:	bl	416d38 <printf@plt+0x155b8>
  416f1c:	b	416f94 <printf@plt+0x15814>
  416f20:	ldur	x0, [x29, #-24]
  416f24:	bl	416d14 <printf@plt+0x15594>
  416f28:	cmp	w0, #0x0
  416f2c:	cset	w8, ne  // ne = any
  416f30:	eor	w8, w8, #0x1
  416f34:	and	w0, w8, #0x1
  416f38:	mov	w1, #0x70                  	// #112
  416f3c:	ldr	x2, [sp, #16]
  416f40:	bl	403a74 <printf@plt+0x22f4>
  416f44:	ldur	x0, [x29, #-24]
  416f48:	bl	416d38 <printf@plt+0x155b8>
  416f4c:	b	416f94 <printf@plt+0x15814>
  416f50:	ldr	x0, [sp, #32]
  416f54:	bl	416d14 <printf@plt+0x15594>
  416f58:	cmp	w0, #0x0
  416f5c:	cset	w8, ne  // ne = any
  416f60:	eor	w8, w8, #0x1
  416f64:	and	w0, w8, #0x1
  416f68:	mov	w1, #0x74                  	// #116
  416f6c:	ldr	x2, [sp, #16]
  416f70:	bl	403a74 <printf@plt+0x22f4>
  416f74:	ldr	x0, [sp, #32]
  416f78:	bl	416d38 <printf@plt+0x155b8>
  416f7c:	b	416f94 <printf@plt+0x15814>
  416f80:	mov	w8, wzr
  416f84:	mov	w0, w8
  416f88:	mov	w1, #0x78                  	// #120
  416f8c:	ldr	x2, [sp, #16]
  416f90:	bl	403a74 <printf@plt+0x22f4>
  416f94:	b	416fac <printf@plt+0x1582c>
  416f98:	ldrb	w0, [sp, #31]
  416f9c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416fa0:	add	x8, x8, #0xa10
  416fa4:	ldr	x1, [x8]
  416fa8:	bl	4014b0 <putc@plt>
  416fac:	b	416e6c <printf@plt+0x156ec>
  416fb0:	ldp	x29, x30, [sp, #64]
  416fb4:	add	sp, sp, #0x50
  416fb8:	ret
  416fbc:	sub	sp, sp, #0x30
  416fc0:	stp	x29, x30, [sp, #32]
  416fc4:	add	x29, sp, #0x20
  416fc8:	mov	w8, #0x1                   	// #1
  416fcc:	stur	x0, [x29, #-8]
  416fd0:	str	x1, [sp, #16]
  416fd4:	str	x2, [sp, #8]
  416fd8:	str	x3, [sp]
  416fdc:	ldur	x1, [x29, #-8]
  416fe0:	ldr	x2, [sp, #16]
  416fe4:	ldr	x3, [sp, #8]
  416fe8:	ldr	x4, [sp]
  416fec:	mov	w0, w8
  416ff0:	bl	417000 <printf@plt+0x15880>
  416ff4:	ldp	x29, x30, [sp, #32]
  416ff8:	add	sp, sp, #0x30
  416ffc:	ret
  417000:	sub	sp, sp, #0x40
  417004:	stp	x29, x30, [sp, #48]
  417008:	add	x29, sp, #0x30
  41700c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  417010:	add	x8, x8, #0xe50
  417014:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  417018:	add	x9, x9, #0xe58
  41701c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  417020:	add	x10, x10, #0xec4
  417024:	stur	w0, [x29, #-4]
  417028:	stur	x1, [x29, #-16]
  41702c:	str	x2, [sp, #24]
  417030:	str	x3, [sp, #16]
  417034:	str	x4, [sp, #8]
  417038:	ldr	x0, [x8]
  41703c:	ldr	x1, [x9]
  417040:	ldr	w2, [x10]
  417044:	ldur	w3, [x29, #-4]
  417048:	ldur	x4, [x29, #-16]
  41704c:	ldr	x5, [sp, #24]
  417050:	ldr	x6, [sp, #16]
  417054:	ldr	x7, [sp, #8]
  417058:	bl	41714c <printf@plt+0x159cc>
  41705c:	ldp	x29, x30, [sp, #48]
  417060:	add	sp, sp, #0x40
  417064:	ret
  417068:	sub	sp, sp, #0x30
  41706c:	stp	x29, x30, [sp, #32]
  417070:	add	x29, sp, #0x20
  417074:	mov	w8, wzr
  417078:	stur	x0, [x29, #-8]
  41707c:	str	x1, [sp, #16]
  417080:	str	x2, [sp, #8]
  417084:	str	x3, [sp]
  417088:	ldur	x1, [x29, #-8]
  41708c:	ldr	x2, [sp, #16]
  417090:	ldr	x3, [sp, #8]
  417094:	ldr	x4, [sp]
  417098:	mov	w0, w8
  41709c:	bl	417000 <printf@plt+0x15880>
  4170a0:	ldp	x29, x30, [sp, #32]
  4170a4:	add	sp, sp, #0x30
  4170a8:	ret
  4170ac:	sub	sp, sp, #0x30
  4170b0:	stp	x29, x30, [sp, #32]
  4170b4:	add	x29, sp, #0x20
  4170b8:	mov	w8, #0x2                   	// #2
  4170bc:	stur	x0, [x29, #-8]
  4170c0:	str	x1, [sp, #16]
  4170c4:	str	x2, [sp, #8]
  4170c8:	str	x3, [sp]
  4170cc:	ldur	x1, [x29, #-8]
  4170d0:	ldr	x2, [sp, #16]
  4170d4:	ldr	x3, [sp, #8]
  4170d8:	ldr	x4, [sp]
  4170dc:	mov	w0, w8
  4170e0:	bl	417000 <printf@plt+0x15880>
  4170e4:	ldp	x29, x30, [sp, #32]
  4170e8:	add	sp, sp, #0x30
  4170ec:	ret
  4170f0:	sub	sp, sp, #0x40
  4170f4:	stp	x29, x30, [sp, #48]
  4170f8:	add	x29, sp, #0x30
  4170fc:	mov	x8, xzr
  417100:	mov	w9, #0x1                   	// #1
  417104:	stur	x0, [x29, #-8]
  417108:	stur	w1, [x29, #-12]
  41710c:	str	x2, [sp, #24]
  417110:	str	x3, [sp, #16]
  417114:	str	x4, [sp, #8]
  417118:	str	x5, [sp]
  41711c:	ldur	x0, [x29, #-8]
  417120:	ldur	w2, [x29, #-12]
  417124:	ldr	x4, [sp, #24]
  417128:	ldr	x5, [sp, #16]
  41712c:	ldr	x6, [sp, #8]
  417130:	ldr	x7, [sp]
  417134:	mov	x1, x8
  417138:	mov	w3, w9
  41713c:	bl	41714c <printf@plt+0x159cc>
  417140:	ldp	x29, x30, [sp, #48]
  417144:	add	sp, sp, #0x40
  417148:	ret
  41714c:	sub	sp, sp, #0x60
  417150:	stp	x29, x30, [sp, #80]
  417154:	add	x29, sp, #0x50
  417158:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41715c:	add	x8, x8, #0xef8
  417160:	adrp	x9, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417164:	add	x9, x9, #0xa10
  417168:	stur	x0, [x29, #-8]
  41716c:	stur	x1, [x29, #-16]
  417170:	stur	w2, [x29, #-20]
  417174:	stur	w3, [x29, #-24]
  417178:	stur	x4, [x29, #-32]
  41717c:	str	x5, [sp, #40]
  417180:	str	x6, [sp, #32]
  417184:	str	x7, [sp, #24]
  417188:	str	wzr, [sp, #20]
  41718c:	ldr	x8, [x8]
  417190:	str	x9, [sp, #8]
  417194:	cbz	x8, 4171c0 <printf@plt+0x15a40>
  417198:	ldr	x8, [sp, #8]
  41719c:	ldr	x0, [x8]
  4171a0:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4171a4:	add	x9, x9, #0xef8
  4171a8:	ldr	x2, [x9]
  4171ac:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4171b0:	add	x1, x1, #0x7eb
  4171b4:	bl	401490 <fprintf@plt>
  4171b8:	mov	w10, #0x1                   	// #1
  4171bc:	str	w10, [sp, #20]
  4171c0:	ldur	w8, [x29, #-20]
  4171c4:	cmp	w8, #0x0
  4171c8:	cset	w8, lt  // lt = tstop
  4171cc:	tbnz	w8, #0, 417248 <printf@plt+0x15ac8>
  4171d0:	ldur	x8, [x29, #-8]
  4171d4:	cbz	x8, 417248 <printf@plt+0x15ac8>
  4171d8:	ldur	x0, [x29, #-8]
  4171dc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  4171e0:	add	x1, x1, #0xfde
  4171e4:	bl	401680 <strcmp@plt>
  4171e8:	cbnz	w0, 4171f8 <printf@plt+0x15a78>
  4171ec:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  4171f0:	add	x8, x8, #0x7ef
  4171f4:	stur	x8, [x29, #-8]
  4171f8:	ldur	x8, [x29, #-16]
  4171fc:	cbz	x8, 417224 <printf@plt+0x15aa4>
  417200:	ldr	x8, [sp, #8]
  417204:	ldr	x0, [x8]
  417208:	ldur	x2, [x29, #-8]
  41720c:	ldur	x3, [x29, #-16]
  417210:	ldur	w4, [x29, #-20]
  417214:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417218:	add	x1, x1, #0x800
  41721c:	bl	401490 <fprintf@plt>
  417220:	b	417240 <printf@plt+0x15ac0>
  417224:	ldr	x8, [sp, #8]
  417228:	ldr	x0, [x8]
  41722c:	ldur	x2, [x29, #-8]
  417230:	ldur	w3, [x29, #-20]
  417234:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417238:	add	x1, x1, #0x80c
  41723c:	bl	401490 <fprintf@plt>
  417240:	mov	w8, #0x1                   	// #1
  417244:	str	w8, [sp, #20]
  417248:	ldr	w8, [sp, #20]
  41724c:	cbz	w8, 417264 <printf@plt+0x15ae4>
  417250:	ldr	x8, [sp, #8]
  417254:	ldr	x1, [x8]
  417258:	mov	w0, #0x20                  	// #32
  41725c:	bl	401600 <fputc@plt>
  417260:	str	wzr, [sp, #20]
  417264:	ldur	w8, [x29, #-24]
  417268:	str	w8, [sp, #4]
  41726c:	cbz	w8, 4172c0 <printf@plt+0x15b40>
  417270:	b	417274 <printf@plt+0x15af4>
  417274:	ldr	w8, [sp, #4]
  417278:	cmp	w8, #0x1
  41727c:	b.eq	4172bc <printf@plt+0x15b3c>  // b.none
  417280:	b	417284 <printf@plt+0x15b04>
  417284:	ldr	w8, [sp, #4]
  417288:	cmp	w8, #0x2
  41728c:	cset	w9, eq  // eq = none
  417290:	eor	w9, w9, #0x1
  417294:	tbnz	w9, #0, 4172dc <printf@plt+0x15b5c>
  417298:	b	41729c <printf@plt+0x15b1c>
  41729c:	ldr	x8, [sp, #8]
  4172a0:	ldr	x1, [x8]
  4172a4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4172a8:	add	x0, x0, #0x813
  4172ac:	bl	401440 <fputs@plt>
  4172b0:	mov	w9, #0x1                   	// #1
  4172b4:	str	w9, [sp, #20]
  4172b8:	b	4172dc <printf@plt+0x15b5c>
  4172bc:	b	4172dc <printf@plt+0x15b5c>
  4172c0:	ldr	x8, [sp, #8]
  4172c4:	ldr	x1, [x8]
  4172c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4172cc:	add	x0, x0, #0x820
  4172d0:	bl	401440 <fputs@plt>
  4172d4:	mov	w9, #0x1                   	// #1
  4172d8:	str	w9, [sp, #20]
  4172dc:	ldr	w8, [sp, #20]
  4172e0:	cbz	w8, 4172f4 <printf@plt+0x15b74>
  4172e4:	ldr	x8, [sp, #8]
  4172e8:	ldr	x1, [x8]
  4172ec:	mov	w0, #0x20                  	// #32
  4172f0:	bl	401600 <fputc@plt>
  4172f4:	ldur	x0, [x29, #-32]
  4172f8:	ldr	x1, [sp, #40]
  4172fc:	ldr	x2, [sp, #32]
  417300:	ldr	x3, [sp, #24]
  417304:	bl	416e24 <printf@plt+0x156a4>
  417308:	ldr	x8, [sp, #8]
  41730c:	ldr	x1, [x8]
  417310:	mov	w0, #0xa                   	// #10
  417314:	bl	401600 <fputc@plt>
  417318:	ldr	x8, [sp, #8]
  41731c:	ldr	x9, [x8]
  417320:	mov	x0, x9
  417324:	bl	401630 <fflush@plt>
  417328:	ldur	w10, [x29, #-24]
  41732c:	cmp	w10, #0x2
  417330:	b.ne	417338 <printf@plt+0x15bb8>  // b.any
  417334:	bl	4173fc <printf@plt+0x15c7c>
  417338:	ldp	x29, x30, [sp, #80]
  41733c:	add	sp, sp, #0x60
  417340:	ret
  417344:	sub	sp, sp, #0x40
  417348:	stp	x29, x30, [sp, #48]
  41734c:	add	x29, sp, #0x30
  417350:	mov	x8, xzr
  417354:	mov	w9, wzr
  417358:	stur	x0, [x29, #-8]
  41735c:	stur	w1, [x29, #-12]
  417360:	str	x2, [sp, #24]
  417364:	str	x3, [sp, #16]
  417368:	str	x4, [sp, #8]
  41736c:	str	x5, [sp]
  417370:	ldur	x0, [x29, #-8]
  417374:	ldur	w2, [x29, #-12]
  417378:	ldr	x4, [sp, #24]
  41737c:	ldr	x5, [sp, #16]
  417380:	ldr	x6, [sp, #8]
  417384:	ldr	x7, [sp]
  417388:	mov	x1, x8
  41738c:	mov	w3, w9
  417390:	bl	41714c <printf@plt+0x159cc>
  417394:	ldp	x29, x30, [sp, #48]
  417398:	add	sp, sp, #0x40
  41739c:	ret
  4173a0:	sub	sp, sp, #0x40
  4173a4:	stp	x29, x30, [sp, #48]
  4173a8:	add	x29, sp, #0x30
  4173ac:	mov	x8, xzr
  4173b0:	mov	w9, #0x2                   	// #2
  4173b4:	stur	x0, [x29, #-8]
  4173b8:	stur	w1, [x29, #-12]
  4173bc:	str	x2, [sp, #24]
  4173c0:	str	x3, [sp, #16]
  4173c4:	str	x4, [sp, #8]
  4173c8:	str	x5, [sp]
  4173cc:	ldur	x0, [x29, #-8]
  4173d0:	ldur	w2, [x29, #-12]
  4173d4:	ldr	x4, [sp, #24]
  4173d8:	ldr	x5, [sp, #16]
  4173dc:	ldr	x6, [sp, #8]
  4173e0:	ldr	x7, [sp]
  4173e4:	mov	x1, x8
  4173e8:	mov	w3, w9
  4173ec:	bl	41714c <printf@plt+0x159cc>
  4173f0:	ldp	x29, x30, [sp, #48]
  4173f4:	add	sp, sp, #0x40
  4173f8:	ret
  4173fc:	stp	x29, x30, [sp, #-16]!
  417400:	mov	x29, sp
  417404:	mov	w0, #0x3                   	// #3
  417408:	bl	401710 <exit@plt>
  41740c:	sub	sp, sp, #0xe0
  417410:	stp	x29, x30, [sp, #208]
  417414:	add	x29, sp, #0xd0
  417418:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41741c:	add	x8, x8, #0xa10
  417420:	stur	w0, [x29, #-8]
  417424:	stur	x1, [x29, #-16]
  417428:	stur	x2, [x29, #-24]
  41742c:	stur	x3, [x29, #-32]
  417430:	stur	x4, [x29, #-40]
  417434:	stur	w5, [x29, #-44]
  417438:	stur	w6, [x29, #-48]
  41743c:	stur	x7, [x29, #-56]
  417440:	ldur	x9, [x29, #-56]
  417444:	ldr	w10, [x9, #4]
  417448:	stur	w10, [x29, #-60]
  41744c:	ldur	x9, [x29, #-24]
  417450:	ldrb	w10, [x9]
  417454:	cmp	w10, #0x3a
  417458:	str	x8, [sp, #40]
  41745c:	b.ne	417464 <printf@plt+0x15ce4>  // b.any
  417460:	stur	wzr, [x29, #-60]
  417464:	ldur	w8, [x29, #-8]
  417468:	cmp	w8, #0x1
  41746c:	b.ge	41747c <printf@plt+0x15cfc>  // b.tcont
  417470:	mov	w8, #0xffffffff            	// #-1
  417474:	stur	w8, [x29, #-4]
  417478:	b	4185c4 <printf@plt+0x16e44>
  41747c:	ldur	x8, [x29, #-56]
  417480:	mov	x9, xzr
  417484:	str	x9, [x8, #16]
  417488:	ldur	x8, [x29, #-56]
  41748c:	ldr	w10, [x8]
  417490:	cbz	w10, 4174a0 <printf@plt+0x15d20>
  417494:	ldur	x8, [x29, #-56]
  417498:	ldr	w9, [x8, #24]
  41749c:	cbnz	w9, 4174e0 <printf@plt+0x15d60>
  4174a0:	ldur	x8, [x29, #-56]
  4174a4:	ldr	w9, [x8]
  4174a8:	cbnz	w9, 4174b8 <printf@plt+0x15d38>
  4174ac:	ldur	x8, [x29, #-56]
  4174b0:	mov	w9, #0x1                   	// #1
  4174b4:	str	w9, [x8]
  4174b8:	ldur	w0, [x29, #-8]
  4174bc:	ldur	x1, [x29, #-16]
  4174c0:	ldur	x2, [x29, #-24]
  4174c4:	ldur	w3, [x29, #-48]
  4174c8:	ldur	x4, [x29, #-56]
  4174cc:	bl	4185d4 <printf@plt+0x16e54>
  4174d0:	stur	x0, [x29, #-24]
  4174d4:	ldur	x8, [x29, #-56]
  4174d8:	mov	w9, #0x1                   	// #1
  4174dc:	str	w9, [x8, #24]
  4174e0:	ldur	x8, [x29, #-56]
  4174e4:	ldr	x8, [x8, #32]
  4174e8:	cbz	x8, 4174fc <printf@plt+0x15d7c>
  4174ec:	ldur	x8, [x29, #-56]
  4174f0:	ldr	x8, [x8, #32]
  4174f4:	ldrb	w9, [x8]
  4174f8:	cbnz	w9, 4178ac <printf@plt+0x1612c>
  4174fc:	ldur	x8, [x29, #-56]
  417500:	ldr	w9, [x8, #52]
  417504:	ldur	x8, [x29, #-56]
  417508:	ldr	w10, [x8]
  41750c:	cmp	w9, w10
  417510:	b.le	417524 <printf@plt+0x15da4>
  417514:	ldur	x8, [x29, #-56]
  417518:	ldr	w9, [x8]
  41751c:	ldur	x8, [x29, #-56]
  417520:	str	w9, [x8, #52]
  417524:	ldur	x8, [x29, #-56]
  417528:	ldr	w9, [x8, #48]
  41752c:	ldur	x8, [x29, #-56]
  417530:	ldr	w10, [x8]
  417534:	cmp	w9, w10
  417538:	b.le	41754c <printf@plt+0x15dcc>
  41753c:	ldur	x8, [x29, #-56]
  417540:	ldr	w9, [x8]
  417544:	ldur	x8, [x29, #-56]
  417548:	str	w9, [x8, #48]
  41754c:	ldur	x8, [x29, #-56]
  417550:	ldr	w9, [x8, #40]
  417554:	cmp	w9, #0x1
  417558:	b.ne	417674 <printf@plt+0x15ef4>  // b.any
  41755c:	ldur	x8, [x29, #-56]
  417560:	ldr	w9, [x8, #48]
  417564:	ldur	x8, [x29, #-56]
  417568:	ldr	w10, [x8, #52]
  41756c:	cmp	w9, w10
  417570:	b.eq	41759c <printf@plt+0x15e1c>  // b.none
  417574:	ldur	x8, [x29, #-56]
  417578:	ldr	w9, [x8, #52]
  41757c:	ldur	x8, [x29, #-56]
  417580:	ldr	w10, [x8]
  417584:	cmp	w9, w10
  417588:	b.eq	41759c <printf@plt+0x15e1c>  // b.none
  41758c:	ldur	x0, [x29, #-16]
  417590:	ldur	x1, [x29, #-56]
  417594:	bl	4186e4 <printf@plt+0x16f64>
  417598:	b	4175c4 <printf@plt+0x15e44>
  41759c:	ldur	x8, [x29, #-56]
  4175a0:	ldr	w9, [x8, #52]
  4175a4:	ldur	x8, [x29, #-56]
  4175a8:	ldr	w10, [x8]
  4175ac:	cmp	w9, w10
  4175b0:	b.eq	4175c4 <printf@plt+0x15e44>  // b.none
  4175b4:	ldur	x8, [x29, #-56]
  4175b8:	ldr	w9, [x8]
  4175bc:	ldur	x8, [x29, #-56]
  4175c0:	str	w9, [x8, #48]
  4175c4:	ldur	x8, [x29, #-56]
  4175c8:	ldr	w9, [x8]
  4175cc:	ldur	w10, [x29, #-8]
  4175d0:	mov	w11, #0x0                   	// #0
  4175d4:	cmp	w9, w10
  4175d8:	str	w11, [sp, #36]
  4175dc:	b.ge	417644 <printf@plt+0x15ec4>  // b.tcont
  4175e0:	ldur	x8, [x29, #-16]
  4175e4:	ldur	x9, [x29, #-56]
  4175e8:	ldrsw	x9, [x9]
  4175ec:	mov	x10, #0x8                   	// #8
  4175f0:	mul	x9, x10, x9
  4175f4:	add	x8, x8, x9
  4175f8:	ldr	x8, [x8]
  4175fc:	ldrb	w11, [x8]
  417600:	mov	w12, #0x1                   	// #1
  417604:	cmp	w11, #0x2d
  417608:	str	w12, [sp, #32]
  41760c:	b.ne	41763c <printf@plt+0x15ebc>  // b.any
  417610:	ldur	x8, [x29, #-16]
  417614:	ldur	x9, [x29, #-56]
  417618:	ldrsw	x9, [x9]
  41761c:	mov	x10, #0x8                   	// #8
  417620:	mul	x9, x10, x9
  417624:	add	x8, x8, x9
  417628:	ldr	x8, [x8]
  41762c:	ldrb	w11, [x8, #1]
  417630:	cmp	w11, #0x0
  417634:	cset	w11, eq  // eq = none
  417638:	str	w11, [sp, #32]
  41763c:	ldr	w8, [sp, #32]
  417640:	str	w8, [sp, #36]
  417644:	ldr	w8, [sp, #36]
  417648:	tbnz	w8, #0, 417650 <printf@plt+0x15ed0>
  41764c:	b	417664 <printf@plt+0x15ee4>
  417650:	ldur	x8, [x29, #-56]
  417654:	ldr	w9, [x8]
  417658:	add	w9, w9, #0x1
  41765c:	str	w9, [x8]
  417660:	b	4175c4 <printf@plt+0x15e44>
  417664:	ldur	x8, [x29, #-56]
  417668:	ldr	w9, [x8]
  41766c:	ldur	x8, [x29, #-56]
  417670:	str	w9, [x8, #52]
  417674:	ldur	x8, [x29, #-56]
  417678:	ldr	w9, [x8]
  41767c:	ldur	w10, [x29, #-8]
  417680:	cmp	w9, w10
  417684:	b.eq	417744 <printf@plt+0x15fc4>  // b.none
  417688:	ldur	x8, [x29, #-16]
  41768c:	ldur	x9, [x29, #-56]
  417690:	ldrsw	x9, [x9]
  417694:	mov	x10, #0x8                   	// #8
  417698:	mul	x9, x10, x9
  41769c:	add	x8, x8, x9
  4176a0:	ldr	x0, [x8]
  4176a4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4176a8:	add	x1, x1, #0x829
  4176ac:	bl	401680 <strcmp@plt>
  4176b0:	cbnz	w0, 417744 <printf@plt+0x15fc4>
  4176b4:	ldur	x8, [x29, #-56]
  4176b8:	ldr	w9, [x8]
  4176bc:	add	w9, w9, #0x1
  4176c0:	str	w9, [x8]
  4176c4:	ldur	x8, [x29, #-56]
  4176c8:	ldr	w9, [x8, #48]
  4176cc:	ldur	x8, [x29, #-56]
  4176d0:	ldr	w10, [x8, #52]
  4176d4:	cmp	w9, w10
  4176d8:	b.eq	417704 <printf@plt+0x15f84>  // b.none
  4176dc:	ldur	x8, [x29, #-56]
  4176e0:	ldr	w9, [x8, #52]
  4176e4:	ldur	x8, [x29, #-56]
  4176e8:	ldr	w10, [x8]
  4176ec:	cmp	w9, w10
  4176f0:	b.eq	417704 <printf@plt+0x15f84>  // b.none
  4176f4:	ldur	x0, [x29, #-16]
  4176f8:	ldur	x1, [x29, #-56]
  4176fc:	bl	4186e4 <printf@plt+0x16f64>
  417700:	b	41772c <printf@plt+0x15fac>
  417704:	ldur	x8, [x29, #-56]
  417708:	ldr	w9, [x8, #48]
  41770c:	ldur	x8, [x29, #-56]
  417710:	ldr	w10, [x8, #52]
  417714:	cmp	w9, w10
  417718:	b.ne	41772c <printf@plt+0x15fac>  // b.any
  41771c:	ldur	x8, [x29, #-56]
  417720:	ldr	w9, [x8]
  417724:	ldur	x8, [x29, #-56]
  417728:	str	w9, [x8, #48]
  41772c:	ldur	w8, [x29, #-8]
  417730:	ldur	x9, [x29, #-56]
  417734:	str	w8, [x9, #52]
  417738:	ldur	w8, [x29, #-8]
  41773c:	ldur	x9, [x29, #-56]
  417740:	str	w8, [x9]
  417744:	ldur	x8, [x29, #-56]
  417748:	ldr	w9, [x8]
  41774c:	ldur	w10, [x29, #-8]
  417750:	cmp	w9, w10
  417754:	b.ne	41778c <printf@plt+0x1600c>  // b.any
  417758:	ldur	x8, [x29, #-56]
  41775c:	ldr	w9, [x8, #48]
  417760:	ldur	x8, [x29, #-56]
  417764:	ldr	w10, [x8, #52]
  417768:	cmp	w9, w10
  41776c:	b.eq	417780 <printf@plt+0x16000>  // b.none
  417770:	ldur	x8, [x29, #-56]
  417774:	ldr	w9, [x8, #48]
  417778:	ldur	x8, [x29, #-56]
  41777c:	str	w9, [x8]
  417780:	mov	w8, #0xffffffff            	// #-1
  417784:	stur	w8, [x29, #-4]
  417788:	b	4185c4 <printf@plt+0x16e44>
  41778c:	ldur	x8, [x29, #-16]
  417790:	ldur	x9, [x29, #-56]
  417794:	ldrsw	x9, [x9]
  417798:	mov	x10, #0x8                   	// #8
  41779c:	mul	x9, x10, x9
  4177a0:	add	x8, x8, x9
  4177a4:	ldr	x8, [x8]
  4177a8:	ldrb	w11, [x8]
  4177ac:	cmp	w11, #0x2d
  4177b0:	b.ne	4177d8 <printf@plt+0x16058>  // b.any
  4177b4:	ldur	x8, [x29, #-16]
  4177b8:	ldur	x9, [x29, #-56]
  4177bc:	ldrsw	x9, [x9]
  4177c0:	mov	x10, #0x8                   	// #8
  4177c4:	mul	x9, x10, x9
  4177c8:	add	x8, x8, x9
  4177cc:	ldr	x8, [x8]
  4177d0:	ldrb	w11, [x8, #1]
  4177d4:	cbnz	w11, 41782c <printf@plt+0x160ac>
  4177d8:	ldur	x8, [x29, #-56]
  4177dc:	ldr	w9, [x8, #40]
  4177e0:	cbnz	w9, 4177f0 <printf@plt+0x16070>
  4177e4:	mov	w8, #0xffffffff            	// #-1
  4177e8:	stur	w8, [x29, #-4]
  4177ec:	b	4185c4 <printf@plt+0x16e44>
  4177f0:	ldur	x8, [x29, #-16]
  4177f4:	ldur	x9, [x29, #-56]
  4177f8:	ldrsw	x10, [x9]
  4177fc:	mov	w11, w10
  417800:	mov	w12, #0x1                   	// #1
  417804:	add	w11, w11, #0x1
  417808:	str	w11, [x9]
  41780c:	mov	x9, #0x8                   	// #8
  417810:	mul	x9, x9, x10
  417814:	add	x8, x8, x9
  417818:	ldr	x8, [x8]
  41781c:	ldur	x9, [x29, #-56]
  417820:	str	x8, [x9, #16]
  417824:	stur	w12, [x29, #-4]
  417828:	b	4185c4 <printf@plt+0x16e44>
  41782c:	ldur	x8, [x29, #-16]
  417830:	ldur	x9, [x29, #-56]
  417834:	ldrsw	x9, [x9]
  417838:	mov	x10, #0x8                   	// #8
  41783c:	mul	x9, x10, x9
  417840:	add	x8, x8, x9
  417844:	ldr	x8, [x8]
  417848:	add	x8, x8, #0x1
  41784c:	ldur	x9, [x29, #-32]
  417850:	mov	w11, #0x0                   	// #0
  417854:	str	x8, [sp, #24]
  417858:	str	w11, [sp, #20]
  41785c:	cbz	x9, 41788c <printf@plt+0x1610c>
  417860:	ldur	x8, [x29, #-16]
  417864:	ldur	x9, [x29, #-56]
  417868:	ldrsw	x9, [x9]
  41786c:	mov	x10, #0x8                   	// #8
  417870:	mul	x9, x10, x9
  417874:	add	x8, x8, x9
  417878:	ldr	x8, [x8]
  41787c:	ldrb	w11, [x8, #1]
  417880:	cmp	w11, #0x2d
  417884:	cset	w11, eq  // eq = none
  417888:	str	w11, [sp, #20]
  41788c:	ldr	w8, [sp, #20]
  417890:	and	w8, w8, #0x1
  417894:	mov	w0, w8
  417898:	sxtw	x9, w0
  41789c:	ldr	x10, [sp, #24]
  4178a0:	add	x9, x10, x9
  4178a4:	ldur	x11, [x29, #-56]
  4178a8:	str	x9, [x11, #32]
  4178ac:	ldur	x8, [x29, #-32]
  4178b0:	cbz	x8, 417ef0 <printf@plt+0x16770>
  4178b4:	ldur	x8, [x29, #-16]
  4178b8:	ldur	x9, [x29, #-56]
  4178bc:	ldrsw	x9, [x9]
  4178c0:	mov	x10, #0x8                   	// #8
  4178c4:	mul	x9, x10, x9
  4178c8:	add	x8, x8, x9
  4178cc:	ldr	x8, [x8]
  4178d0:	ldrb	w11, [x8, #1]
  4178d4:	cmp	w11, #0x2d
  4178d8:	b.eq	417934 <printf@plt+0x161b4>  // b.none
  4178dc:	ldur	w8, [x29, #-44]
  4178e0:	cbz	w8, 417ef0 <printf@plt+0x16770>
  4178e4:	ldur	x8, [x29, #-16]
  4178e8:	ldur	x9, [x29, #-56]
  4178ec:	ldrsw	x9, [x9]
  4178f0:	mov	x10, #0x8                   	// #8
  4178f4:	mul	x9, x10, x9
  4178f8:	add	x8, x8, x9
  4178fc:	ldr	x8, [x8]
  417900:	ldrb	w11, [x8, #2]
  417904:	cbnz	w11, 417934 <printf@plt+0x161b4>
  417908:	ldur	x0, [x29, #-24]
  41790c:	ldur	x8, [x29, #-16]
  417910:	ldur	x9, [x29, #-56]
  417914:	ldrsw	x9, [x9]
  417918:	mov	x10, #0x8                   	// #8
  41791c:	mul	x9, x10, x9
  417920:	add	x8, x8, x9
  417924:	ldr	x8, [x8]
  417928:	ldrb	w1, [x8, #1]
  41792c:	bl	401520 <strchr@plt>
  417930:	cbnz	x0, 417ef0 <printf@plt+0x16770>
  417934:	mov	x8, xzr
  417938:	stur	x8, [x29, #-88]
  41793c:	stur	wzr, [x29, #-92]
  417940:	stur	wzr, [x29, #-96]
  417944:	mov	w9, #0xffffffff            	// #-1
  417948:	stur	w9, [x29, #-100]
  41794c:	ldur	x8, [x29, #-56]
  417950:	ldr	x8, [x8, #32]
  417954:	stur	x8, [x29, #-72]
  417958:	ldur	x8, [x29, #-72]
  41795c:	ldrb	w9, [x8]
  417960:	mov	w10, #0x0                   	// #0
  417964:	str	w10, [sp, #16]
  417968:	cbz	w9, 417980 <printf@plt+0x16200>
  41796c:	ldur	x8, [x29, #-72]
  417970:	ldrb	w9, [x8]
  417974:	cmp	w9, #0x3d
  417978:	cset	w9, ne  // ne = any
  41797c:	str	w9, [sp, #16]
  417980:	ldr	w8, [sp, #16]
  417984:	tbnz	w8, #0, 41798c <printf@plt+0x1620c>
  417988:	b	41799c <printf@plt+0x1621c>
  41798c:	ldur	x8, [x29, #-72]
  417990:	add	x8, x8, #0x1
  417994:	stur	x8, [x29, #-72]
  417998:	b	417958 <printf@plt+0x161d8>
  41799c:	ldur	x8, [x29, #-32]
  4179a0:	stur	x8, [x29, #-80]
  4179a4:	str	wzr, [sp, #104]
  4179a8:	ldur	x8, [x29, #-80]
  4179ac:	ldr	x8, [x8]
  4179b0:	cbz	x8, 417ab4 <printf@plt+0x16334>
  4179b4:	ldur	x8, [x29, #-80]
  4179b8:	ldr	x0, [x8]
  4179bc:	ldur	x8, [x29, #-56]
  4179c0:	ldr	x1, [x8, #32]
  4179c4:	ldur	x8, [x29, #-72]
  4179c8:	ldur	x9, [x29, #-56]
  4179cc:	ldr	x9, [x9, #32]
  4179d0:	subs	x2, x8, x9
  4179d4:	bl	4015d0 <strncmp@plt>
  4179d8:	cbnz	w0, 417a98 <printf@plt+0x16318>
  4179dc:	ldur	x8, [x29, #-72]
  4179e0:	ldur	x9, [x29, #-56]
  4179e4:	ldr	x9, [x9, #32]
  4179e8:	subs	x8, x8, x9
  4179ec:	ldur	x9, [x29, #-80]
  4179f0:	ldr	x0, [x9]
  4179f4:	str	w8, [sp, #12]
  4179f8:	bl	401480 <strlen@plt>
  4179fc:	ldr	w8, [sp, #12]
  417a00:	cmp	w8, w0
  417a04:	b.ne	417a24 <printf@plt+0x162a4>  // b.any
  417a08:	ldur	x8, [x29, #-80]
  417a0c:	stur	x8, [x29, #-88]
  417a10:	ldr	w9, [sp, #104]
  417a14:	stur	w9, [x29, #-100]
  417a18:	mov	w9, #0x1                   	// #1
  417a1c:	stur	w9, [x29, #-92]
  417a20:	b	417ab4 <printf@plt+0x16334>
  417a24:	ldur	x8, [x29, #-88]
  417a28:	cbnz	x8, 417a40 <printf@plt+0x162c0>
  417a2c:	ldur	x8, [x29, #-80]
  417a30:	stur	x8, [x29, #-88]
  417a34:	ldr	w9, [sp, #104]
  417a38:	stur	w9, [x29, #-100]
  417a3c:	b	417a98 <printf@plt+0x16318>
  417a40:	ldur	w8, [x29, #-44]
  417a44:	cbnz	w8, 417a90 <printf@plt+0x16310>
  417a48:	ldur	x8, [x29, #-88]
  417a4c:	ldr	w9, [x8, #8]
  417a50:	ldur	x8, [x29, #-80]
  417a54:	ldr	w10, [x8, #8]
  417a58:	cmp	w9, w10
  417a5c:	b.ne	417a90 <printf@plt+0x16310>  // b.any
  417a60:	ldur	x8, [x29, #-88]
  417a64:	ldr	x8, [x8, #16]
  417a68:	ldur	x9, [x29, #-80]
  417a6c:	ldr	x9, [x9, #16]
  417a70:	cmp	x8, x9
  417a74:	b.ne	417a90 <printf@plt+0x16310>  // b.any
  417a78:	ldur	x8, [x29, #-88]
  417a7c:	ldr	w9, [x8, #24]
  417a80:	ldur	x8, [x29, #-80]
  417a84:	ldr	w10, [x8, #24]
  417a88:	cmp	w9, w10
  417a8c:	b.eq	417a98 <printf@plt+0x16318>  // b.none
  417a90:	mov	w8, #0x1                   	// #1
  417a94:	stur	w8, [x29, #-96]
  417a98:	ldur	x8, [x29, #-80]
  417a9c:	add	x8, x8, #0x20
  417aa0:	stur	x8, [x29, #-80]
  417aa4:	ldr	w9, [sp, #104]
  417aa8:	add	w9, w9, #0x1
  417aac:	str	w9, [sp, #104]
  417ab0:	b	4179a8 <printf@plt+0x16228>
  417ab4:	ldur	w8, [x29, #-96]
  417ab8:	cbz	w8, 417b44 <printf@plt+0x163c4>
  417abc:	ldur	w8, [x29, #-92]
  417ac0:	cbnz	w8, 417b44 <printf@plt+0x163c4>
  417ac4:	ldur	w8, [x29, #-60]
  417ac8:	cbz	w8, 417b04 <printf@plt+0x16384>
  417acc:	ldr	x8, [sp, #40]
  417ad0:	ldr	x0, [x8]
  417ad4:	ldur	x9, [x29, #-16]
  417ad8:	ldr	x2, [x9]
  417adc:	ldur	x9, [x29, #-16]
  417ae0:	ldur	x10, [x29, #-56]
  417ae4:	ldrsw	x10, [x10]
  417ae8:	mov	x11, #0x8                   	// #8
  417aec:	mul	x10, x11, x10
  417af0:	add	x9, x9, x10
  417af4:	ldr	x3, [x9]
  417af8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417afc:	add	x1, x1, #0x82c
  417b00:	bl	401490 <fprintf@plt>
  417b04:	ldur	x8, [x29, #-56]
  417b08:	ldr	x0, [x8, #32]
  417b0c:	bl	401480 <strlen@plt>
  417b10:	ldur	x8, [x29, #-56]
  417b14:	ldr	x9, [x8, #32]
  417b18:	add	x9, x9, x0
  417b1c:	str	x9, [x8, #32]
  417b20:	ldur	x8, [x29, #-56]
  417b24:	ldr	w10, [x8]
  417b28:	add	w10, w10, #0x1
  417b2c:	str	w10, [x8]
  417b30:	ldur	x8, [x29, #-56]
  417b34:	str	wzr, [x8, #8]
  417b38:	mov	w10, #0x3f                  	// #63
  417b3c:	stur	w10, [x29, #-4]
  417b40:	b	4185c4 <printf@plt+0x16e44>
  417b44:	ldur	x8, [x29, #-88]
  417b48:	cbz	x8, 417dd8 <printf@plt+0x16658>
  417b4c:	ldur	w8, [x29, #-100]
  417b50:	str	w8, [sp, #104]
  417b54:	ldur	x9, [x29, #-56]
  417b58:	ldr	w8, [x9]
  417b5c:	add	w8, w8, #0x1
  417b60:	str	w8, [x9]
  417b64:	ldur	x9, [x29, #-72]
  417b68:	ldrb	w8, [x9]
  417b6c:	cbz	w8, 417c80 <printf@plt+0x16500>
  417b70:	ldur	x8, [x29, #-88]
  417b74:	ldr	w9, [x8, #8]
  417b78:	cbz	w9, 417b90 <printf@plt+0x16410>
  417b7c:	ldur	x8, [x29, #-72]
  417b80:	add	x8, x8, #0x1
  417b84:	ldur	x9, [x29, #-56]
  417b88:	str	x8, [x9, #16]
  417b8c:	b	417c7c <printf@plt+0x164fc>
  417b90:	ldur	w8, [x29, #-60]
  417b94:	cbz	w8, 417c44 <printf@plt+0x164c4>
  417b98:	ldur	x8, [x29, #-16]
  417b9c:	ldur	x9, [x29, #-56]
  417ba0:	ldr	w10, [x9]
  417ba4:	subs	w10, w10, #0x1
  417ba8:	mov	w0, w10
  417bac:	sxtw	x9, w0
  417bb0:	mov	x11, #0x8                   	// #8
  417bb4:	mul	x9, x11, x9
  417bb8:	add	x8, x8, x9
  417bbc:	ldr	x8, [x8]
  417bc0:	ldrb	w10, [x8, #1]
  417bc4:	cmp	w10, #0x2d
  417bc8:	b.ne	417bf4 <printf@plt+0x16474>  // b.any
  417bcc:	ldr	x8, [sp, #40]
  417bd0:	ldr	x0, [x8]
  417bd4:	ldur	x9, [x29, #-16]
  417bd8:	ldr	x2, [x9]
  417bdc:	ldur	x9, [x29, #-88]
  417be0:	ldr	x3, [x9]
  417be4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417be8:	add	x1, x1, #0x84a
  417bec:	bl	401490 <fprintf@plt>
  417bf0:	b	417c44 <printf@plt+0x164c4>
  417bf4:	ldr	x8, [sp, #40]
  417bf8:	ldr	x0, [x8]
  417bfc:	ldur	x9, [x29, #-16]
  417c00:	ldr	x2, [x9]
  417c04:	ldur	x9, [x29, #-16]
  417c08:	ldur	x10, [x29, #-56]
  417c0c:	ldr	w11, [x10]
  417c10:	subs	w11, w11, #0x1
  417c14:	mov	w1, w11
  417c18:	sxtw	x10, w1
  417c1c:	mov	x12, #0x8                   	// #8
  417c20:	mul	x10, x12, x10
  417c24:	add	x9, x9, x10
  417c28:	ldr	x9, [x9]
  417c2c:	ldrb	w3, [x9]
  417c30:	ldur	x9, [x29, #-88]
  417c34:	ldr	x4, [x9]
  417c38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417c3c:	add	x1, x1, #0x877
  417c40:	bl	401490 <fprintf@plt>
  417c44:	ldur	x8, [x29, #-56]
  417c48:	ldr	x0, [x8, #32]
  417c4c:	bl	401480 <strlen@plt>
  417c50:	ldur	x8, [x29, #-56]
  417c54:	ldr	x9, [x8, #32]
  417c58:	add	x9, x9, x0
  417c5c:	str	x9, [x8, #32]
  417c60:	ldur	x8, [x29, #-88]
  417c64:	ldr	w10, [x8, #24]
  417c68:	ldur	x8, [x29, #-56]
  417c6c:	str	w10, [x8, #8]
  417c70:	mov	w10, #0x3f                  	// #63
  417c74:	stur	w10, [x29, #-4]
  417c78:	b	4185c4 <printf@plt+0x16e44>
  417c7c:	b	417d70 <printf@plt+0x165f0>
  417c80:	ldur	x8, [x29, #-88]
  417c84:	ldr	w9, [x8, #8]
  417c88:	cmp	w9, #0x1
  417c8c:	b.ne	417d70 <printf@plt+0x165f0>  // b.any
  417c90:	ldur	x8, [x29, #-56]
  417c94:	ldr	w9, [x8]
  417c98:	ldur	w10, [x29, #-8]
  417c9c:	cmp	w9, w10
  417ca0:	b.ge	417cd8 <printf@plt+0x16558>  // b.tcont
  417ca4:	ldur	x8, [x29, #-16]
  417ca8:	ldur	x9, [x29, #-56]
  417cac:	ldrsw	x10, [x9]
  417cb0:	mov	w11, w10
  417cb4:	add	w11, w11, #0x1
  417cb8:	str	w11, [x9]
  417cbc:	mov	x9, #0x8                   	// #8
  417cc0:	mul	x9, x9, x10
  417cc4:	add	x8, x8, x9
  417cc8:	ldr	x8, [x8]
  417ccc:	ldur	x9, [x29, #-56]
  417cd0:	str	x8, [x9, #16]
  417cd4:	b	417d70 <printf@plt+0x165f0>
  417cd8:	ldur	w8, [x29, #-60]
  417cdc:	cbz	w8, 417d24 <printf@plt+0x165a4>
  417ce0:	ldr	x8, [sp, #40]
  417ce4:	ldr	x0, [x8]
  417ce8:	ldur	x9, [x29, #-16]
  417cec:	ldr	x2, [x9]
  417cf0:	ldur	x9, [x29, #-16]
  417cf4:	ldur	x10, [x29, #-56]
  417cf8:	ldr	w11, [x10]
  417cfc:	subs	w11, w11, #0x1
  417d00:	mov	w1, w11
  417d04:	sxtw	x10, w1
  417d08:	mov	x12, #0x8                   	// #8
  417d0c:	mul	x10, x12, x10
  417d10:	add	x9, x9, x10
  417d14:	ldr	x3, [x9]
  417d18:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417d1c:	add	x1, x1, #0x8a4
  417d20:	bl	401490 <fprintf@plt>
  417d24:	ldur	x8, [x29, #-56]
  417d28:	ldr	x0, [x8, #32]
  417d2c:	bl	401480 <strlen@plt>
  417d30:	ldur	x8, [x29, #-56]
  417d34:	ldr	x9, [x8, #32]
  417d38:	add	x9, x9, x0
  417d3c:	str	x9, [x8, #32]
  417d40:	ldur	x8, [x29, #-88]
  417d44:	ldr	w10, [x8, #24]
  417d48:	ldur	x8, [x29, #-56]
  417d4c:	str	w10, [x8, #8]
  417d50:	ldur	x8, [x29, #-24]
  417d54:	ldrb	w10, [x8]
  417d58:	mov	w11, #0x3a                  	// #58
  417d5c:	mov	w12, #0x3f                  	// #63
  417d60:	cmp	w10, #0x3a
  417d64:	csel	w10, w11, w12, eq  // eq = none
  417d68:	stur	w10, [x29, #-4]
  417d6c:	b	4185c4 <printf@plt+0x16e44>
  417d70:	ldur	x8, [x29, #-56]
  417d74:	ldr	x0, [x8, #32]
  417d78:	bl	401480 <strlen@plt>
  417d7c:	ldur	x8, [x29, #-56]
  417d80:	ldr	x9, [x8, #32]
  417d84:	add	x9, x9, x0
  417d88:	str	x9, [x8, #32]
  417d8c:	ldur	x8, [x29, #-40]
  417d90:	cbz	x8, 417da0 <printf@plt+0x16620>
  417d94:	ldr	w8, [sp, #104]
  417d98:	ldur	x9, [x29, #-40]
  417d9c:	str	w8, [x9]
  417da0:	ldur	x8, [x29, #-88]
  417da4:	ldr	x8, [x8, #16]
  417da8:	cbz	x8, 417dc8 <printf@plt+0x16648>
  417dac:	ldur	x8, [x29, #-88]
  417db0:	ldr	w9, [x8, #24]
  417db4:	ldur	x8, [x29, #-88]
  417db8:	ldr	x8, [x8, #16]
  417dbc:	str	w9, [x8]
  417dc0:	stur	wzr, [x29, #-4]
  417dc4:	b	4185c4 <printf@plt+0x16e44>
  417dc8:	ldur	x8, [x29, #-88]
  417dcc:	ldr	w9, [x8, #24]
  417dd0:	stur	w9, [x29, #-4]
  417dd4:	b	4185c4 <printf@plt+0x16e44>
  417dd8:	ldur	w8, [x29, #-44]
  417ddc:	cbz	w8, 417e20 <printf@plt+0x166a0>
  417de0:	ldur	x8, [x29, #-16]
  417de4:	ldur	x9, [x29, #-56]
  417de8:	ldrsw	x9, [x9]
  417dec:	mov	x10, #0x8                   	// #8
  417df0:	mul	x9, x10, x9
  417df4:	add	x8, x8, x9
  417df8:	ldr	x8, [x8]
  417dfc:	ldrb	w11, [x8, #1]
  417e00:	cmp	w11, #0x2d
  417e04:	b.eq	417e20 <printf@plt+0x166a0>  // b.none
  417e08:	ldur	x0, [x29, #-24]
  417e0c:	ldur	x8, [x29, #-56]
  417e10:	ldr	x8, [x8, #32]
  417e14:	ldrb	w1, [x8]
  417e18:	bl	401520 <strchr@plt>
  417e1c:	cbnz	x0, 417ef0 <printf@plt+0x16770>
  417e20:	ldur	w8, [x29, #-60]
  417e24:	cbz	w8, 417ebc <printf@plt+0x1673c>
  417e28:	ldur	x8, [x29, #-16]
  417e2c:	ldur	x9, [x29, #-56]
  417e30:	ldrsw	x9, [x9]
  417e34:	mov	x10, #0x8                   	// #8
  417e38:	mul	x9, x10, x9
  417e3c:	add	x8, x8, x9
  417e40:	ldr	x8, [x8]
  417e44:	ldrb	w11, [x8, #1]
  417e48:	cmp	w11, #0x2d
  417e4c:	b.ne	417e78 <printf@plt+0x166f8>  // b.any
  417e50:	ldr	x8, [sp, #40]
  417e54:	ldr	x0, [x8]
  417e58:	ldur	x9, [x29, #-16]
  417e5c:	ldr	x2, [x9]
  417e60:	ldur	x9, [x29, #-56]
  417e64:	ldr	x3, [x9, #32]
  417e68:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417e6c:	add	x1, x1, #0x8ca
  417e70:	bl	401490 <fprintf@plt>
  417e74:	b	417ebc <printf@plt+0x1673c>
  417e78:	ldr	x8, [sp, #40]
  417e7c:	ldr	x0, [x8]
  417e80:	ldur	x9, [x29, #-16]
  417e84:	ldr	x2, [x9]
  417e88:	ldur	x9, [x29, #-16]
  417e8c:	ldur	x10, [x29, #-56]
  417e90:	ldrsw	x10, [x10]
  417e94:	mov	x11, #0x8                   	// #8
  417e98:	mul	x10, x11, x10
  417e9c:	add	x9, x9, x10
  417ea0:	ldr	x9, [x9]
  417ea4:	ldrb	w3, [x9]
  417ea8:	ldur	x9, [x29, #-56]
  417eac:	ldr	x4, [x9, #32]
  417eb0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417eb4:	add	x1, x1, #0x8ea
  417eb8:	bl	401490 <fprintf@plt>
  417ebc:	ldur	x8, [x29, #-56]
  417ec0:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x1e40>
  417ec4:	add	x9, x9, #0x6fd
  417ec8:	str	x9, [x8, #32]
  417ecc:	ldur	x8, [x29, #-56]
  417ed0:	ldr	w10, [x8]
  417ed4:	add	w10, w10, #0x1
  417ed8:	str	w10, [x8]
  417edc:	ldur	x8, [x29, #-56]
  417ee0:	str	wzr, [x8, #8]
  417ee4:	mov	w10, #0x3f                  	// #63
  417ee8:	stur	w10, [x29, #-4]
  417eec:	b	4185c4 <printf@plt+0x16e44>
  417ef0:	ldur	x8, [x29, #-56]
  417ef4:	ldr	x9, [x8, #32]
  417ef8:	add	x10, x9, #0x1
  417efc:	str	x10, [x8, #32]
  417f00:	ldrb	w11, [x9]
  417f04:	strb	w11, [sp, #103]
  417f08:	ldur	x0, [x29, #-24]
  417f0c:	ldrb	w1, [sp, #103]
  417f10:	bl	401520 <strchr@plt>
  417f14:	str	x0, [sp, #88]
  417f18:	ldur	x8, [x29, #-56]
  417f1c:	ldr	x8, [x8, #32]
  417f20:	ldrb	w11, [x8]
  417f24:	cbnz	w11, 417f38 <printf@plt+0x167b8>
  417f28:	ldur	x8, [x29, #-56]
  417f2c:	ldr	w9, [x8]
  417f30:	add	w9, w9, #0x1
  417f34:	str	w9, [x8]
  417f38:	ldr	x8, [sp, #88]
  417f3c:	cbz	x8, 417f4c <printf@plt+0x167cc>
  417f40:	ldrb	w8, [sp, #103]
  417f44:	cmp	w8, #0x3a
  417f48:	b.ne	417fbc <printf@plt+0x1683c>  // b.any
  417f4c:	ldur	w8, [x29, #-60]
  417f50:	cbz	w8, 417fa4 <printf@plt+0x16824>
  417f54:	ldur	x8, [x29, #-56]
  417f58:	ldr	w9, [x8, #44]
  417f5c:	cbz	w9, 417f84 <printf@plt+0x16804>
  417f60:	ldr	x8, [sp, #40]
  417f64:	ldr	x0, [x8]
  417f68:	ldur	x9, [x29, #-16]
  417f6c:	ldr	x2, [x9]
  417f70:	ldrb	w3, [sp, #103]
  417f74:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417f78:	add	x1, x1, #0x90a
  417f7c:	bl	401490 <fprintf@plt>
  417f80:	b	417fa4 <printf@plt+0x16824>
  417f84:	ldr	x8, [sp, #40]
  417f88:	ldr	x0, [x8]
  417f8c:	ldur	x9, [x29, #-16]
  417f90:	ldr	x2, [x9]
  417f94:	ldrb	w3, [sp, #103]
  417f98:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  417f9c:	add	x1, x1, #0x924
  417fa0:	bl	401490 <fprintf@plt>
  417fa4:	ldrb	w8, [sp, #103]
  417fa8:	ldur	x9, [x29, #-56]
  417fac:	str	w8, [x9, #8]
  417fb0:	mov	w8, #0x3f                  	// #63
  417fb4:	stur	w8, [x29, #-4]
  417fb8:	b	4185c4 <printf@plt+0x16e44>
  417fbc:	ldr	x8, [sp, #88]
  417fc0:	ldrb	w9, [x8]
  417fc4:	cmp	w9, #0x57
  417fc8:	b.ne	41846c <printf@plt+0x16cec>  // b.any
  417fcc:	ldr	x8, [sp, #88]
  417fd0:	ldrb	w9, [x8, #1]
  417fd4:	cmp	w9, #0x3b
  417fd8:	b.ne	41846c <printf@plt+0x16cec>  // b.any
  417fdc:	mov	x8, xzr
  417fe0:	str	x8, [sp, #64]
  417fe4:	str	wzr, [sp, #60]
  417fe8:	str	wzr, [sp, #56]
  417fec:	str	wzr, [sp, #52]
  417ff0:	ldur	x8, [x29, #-56]
  417ff4:	ldr	x8, [x8, #32]
  417ff8:	ldrb	w9, [x8]
  417ffc:	cbz	w9, 418024 <printf@plt+0x168a4>
  418000:	ldur	x8, [x29, #-56]
  418004:	ldr	x8, [x8, #32]
  418008:	ldur	x9, [x29, #-56]
  41800c:	str	x8, [x9, #16]
  418010:	ldur	x8, [x29, #-56]
  418014:	ldr	w10, [x8]
  418018:	add	w10, w10, #0x1
  41801c:	str	w10, [x8]
  418020:	b	4180cc <printf@plt+0x1694c>
  418024:	ldur	x8, [x29, #-56]
  418028:	ldr	w9, [x8]
  41802c:	ldur	w10, [x29, #-8]
  418030:	cmp	w9, w10
  418034:	b.ne	41809c <printf@plt+0x1691c>  // b.any
  418038:	ldur	w8, [x29, #-60]
  41803c:	cbz	w8, 418060 <printf@plt+0x168e0>
  418040:	ldr	x8, [sp, #40]
  418044:	ldr	x0, [x8]
  418048:	ldur	x9, [x29, #-16]
  41804c:	ldr	x2, [x9]
  418050:	ldrb	w3, [sp, #103]
  418054:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  418058:	add	x1, x1, #0x93e
  41805c:	bl	401490 <fprintf@plt>
  418060:	ldrb	w8, [sp, #103]
  418064:	ldur	x9, [x29, #-56]
  418068:	str	w8, [x9, #8]
  41806c:	ldur	x9, [x29, #-24]
  418070:	ldrb	w8, [x9]
  418074:	cmp	w8, #0x3a
  418078:	b.ne	418088 <printf@plt+0x16908>  // b.any
  41807c:	mov	w8, #0x3a                  	// #58
  418080:	strb	w8, [sp, #103]
  418084:	b	418090 <printf@plt+0x16910>
  418088:	mov	w8, #0x3f                  	// #63
  41808c:	strb	w8, [sp, #103]
  418090:	ldrb	w8, [sp, #103]
  418094:	stur	w8, [x29, #-4]
  418098:	b	4185c4 <printf@plt+0x16e44>
  41809c:	ldur	x8, [x29, #-16]
  4180a0:	ldur	x9, [x29, #-56]
  4180a4:	ldrsw	x10, [x9]
  4180a8:	mov	w11, w10
  4180ac:	add	w11, w11, #0x1
  4180b0:	str	w11, [x9]
  4180b4:	mov	x9, #0x8                   	// #8
  4180b8:	mul	x9, x9, x10
  4180bc:	add	x8, x8, x9
  4180c0:	ldr	x8, [x8]
  4180c4:	ldur	x9, [x29, #-56]
  4180c8:	str	x8, [x9, #16]
  4180cc:	ldur	x8, [x29, #-56]
  4180d0:	ldr	x8, [x8, #16]
  4180d4:	str	x8, [sp, #80]
  4180d8:	ldur	x9, [x29, #-56]
  4180dc:	str	x8, [x9, #32]
  4180e0:	ldr	x8, [sp, #80]
  4180e4:	ldrb	w9, [x8]
  4180e8:	mov	w10, #0x0                   	// #0
  4180ec:	str	w10, [sp, #8]
  4180f0:	cbz	w9, 418108 <printf@plt+0x16988>
  4180f4:	ldr	x8, [sp, #80]
  4180f8:	ldrb	w9, [x8]
  4180fc:	cmp	w9, #0x3d
  418100:	cset	w9, ne  // ne = any
  418104:	str	w9, [sp, #8]
  418108:	ldr	w8, [sp, #8]
  41810c:	tbnz	w8, #0, 418114 <printf@plt+0x16994>
  418110:	b	418124 <printf@plt+0x169a4>
  418114:	ldr	x8, [sp, #80]
  418118:	add	x8, x8, #0x1
  41811c:	str	x8, [sp, #80]
  418120:	b	4180e0 <printf@plt+0x16960>
  418124:	ldur	x8, [x29, #-32]
  418128:	str	x8, [sp, #72]
  41812c:	str	wzr, [sp, #48]
  418130:	ldr	x8, [sp, #72]
  418134:	ldr	x8, [x8]
  418138:	cbz	x8, 4181f0 <printf@plt+0x16a70>
  41813c:	ldr	x8, [sp, #72]
  418140:	ldr	x0, [x8]
  418144:	ldur	x8, [x29, #-56]
  418148:	ldr	x1, [x8, #32]
  41814c:	ldr	x8, [sp, #80]
  418150:	ldur	x9, [x29, #-56]
  418154:	ldr	x9, [x9, #32]
  418158:	subs	x2, x8, x9
  41815c:	bl	4015d0 <strncmp@plt>
  418160:	cbnz	w0, 4181d4 <printf@plt+0x16a54>
  418164:	ldr	x8, [sp, #80]
  418168:	ldur	x9, [x29, #-56]
  41816c:	ldr	x9, [x9, #32]
  418170:	subs	x8, x8, x9
  418174:	and	x8, x8, #0xffffffff
  418178:	ldr	x9, [sp, #72]
  41817c:	ldr	x0, [x9]
  418180:	str	x8, [sp]
  418184:	bl	401480 <strlen@plt>
  418188:	ldr	x8, [sp]
  41818c:	cmp	x8, x0
  418190:	b.ne	4181b0 <printf@plt+0x16a30>  // b.any
  418194:	ldr	x8, [sp, #72]
  418198:	str	x8, [sp, #64]
  41819c:	ldr	w9, [sp, #48]
  4181a0:	str	w9, [sp, #52]
  4181a4:	mov	w9, #0x1                   	// #1
  4181a8:	str	w9, [sp, #60]
  4181ac:	b	4181f0 <printf@plt+0x16a70>
  4181b0:	ldr	x8, [sp, #64]
  4181b4:	cbnz	x8, 4181cc <printf@plt+0x16a4c>
  4181b8:	ldr	x8, [sp, #72]
  4181bc:	str	x8, [sp, #64]
  4181c0:	ldr	w9, [sp, #48]
  4181c4:	str	w9, [sp, #52]
  4181c8:	b	4181d4 <printf@plt+0x16a54>
  4181cc:	mov	w8, #0x1                   	// #1
  4181d0:	str	w8, [sp, #56]
  4181d4:	ldr	x8, [sp, #72]
  4181d8:	add	x8, x8, #0x20
  4181dc:	str	x8, [sp, #72]
  4181e0:	ldr	w9, [sp, #48]
  4181e4:	add	w9, w9, #0x1
  4181e8:	str	w9, [sp, #48]
  4181ec:	b	418130 <printf@plt+0x169b0>
  4181f0:	ldr	w8, [sp, #56]
  4181f4:	cbz	w8, 418278 <printf@plt+0x16af8>
  4181f8:	ldr	w8, [sp, #60]
  4181fc:	cbnz	w8, 418278 <printf@plt+0x16af8>
  418200:	ldur	w8, [x29, #-60]
  418204:	cbz	w8, 418240 <printf@plt+0x16ac0>
  418208:	ldr	x8, [sp, #40]
  41820c:	ldr	x0, [x8]
  418210:	ldur	x9, [x29, #-16]
  418214:	ldr	x2, [x9]
  418218:	ldur	x9, [x29, #-16]
  41821c:	ldur	x10, [x29, #-56]
  418220:	ldrsw	x10, [x10]
  418224:	mov	x11, #0x8                   	// #8
  418228:	mul	x10, x11, x10
  41822c:	add	x9, x9, x10
  418230:	ldr	x3, [x9]
  418234:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  418238:	add	x1, x1, #0x965
  41823c:	bl	401490 <fprintf@plt>
  418240:	ldur	x8, [x29, #-56]
  418244:	ldr	x0, [x8, #32]
  418248:	bl	401480 <strlen@plt>
  41824c:	ldur	x8, [x29, #-56]
  418250:	ldr	x9, [x8, #32]
  418254:	add	x9, x9, x0
  418258:	str	x9, [x8, #32]
  41825c:	ldur	x8, [x29, #-56]
  418260:	ldr	w10, [x8]
  418264:	add	w10, w10, #0x1
  418268:	str	w10, [x8]
  41826c:	mov	w10, #0x3f                  	// #63
  418270:	stur	w10, [x29, #-4]
  418274:	b	4185c4 <printf@plt+0x16e44>
  418278:	ldr	x8, [sp, #64]
  41827c:	cbz	x8, 418454 <printf@plt+0x16cd4>
  418280:	ldr	w8, [sp, #52]
  418284:	str	w8, [sp, #48]
  418288:	ldr	x9, [sp, #80]
  41828c:	ldrb	w8, [x9]
  418290:	cbz	w8, 41830c <printf@plt+0x16b8c>
  418294:	ldr	x8, [sp, #64]
  418298:	ldr	w9, [x8, #8]
  41829c:	cbz	w9, 4182b4 <printf@plt+0x16b34>
  4182a0:	ldr	x8, [sp, #80]
  4182a4:	add	x8, x8, #0x1
  4182a8:	ldur	x9, [x29, #-56]
  4182ac:	str	x8, [x9, #16]
  4182b0:	b	418308 <printf@plt+0x16b88>
  4182b4:	ldur	w8, [x29, #-60]
  4182b8:	cbz	w8, 4182e0 <printf@plt+0x16b60>
  4182bc:	ldr	x8, [sp, #40]
  4182c0:	ldr	x0, [x8]
  4182c4:	ldur	x9, [x29, #-16]
  4182c8:	ldr	x2, [x9]
  4182cc:	ldr	x9, [sp, #64]
  4182d0:	ldr	x3, [x9]
  4182d4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4182d8:	add	x1, x1, #0x986
  4182dc:	bl	401490 <fprintf@plt>
  4182e0:	ldur	x8, [x29, #-56]
  4182e4:	ldr	x0, [x8, #32]
  4182e8:	bl	401480 <strlen@plt>
  4182ec:	ldur	x8, [x29, #-56]
  4182f0:	ldr	x9, [x8, #32]
  4182f4:	add	x9, x9, x0
  4182f8:	str	x9, [x8, #32]
  4182fc:	mov	w10, #0x3f                  	// #63
  418300:	stur	w10, [x29, #-4]
  418304:	b	4185c4 <printf@plt+0x16e44>
  418308:	b	4183ec <printf@plt+0x16c6c>
  41830c:	ldr	x8, [sp, #64]
  418310:	ldr	w9, [x8, #8]
  418314:	cmp	w9, #0x1
  418318:	b.ne	4183ec <printf@plt+0x16c6c>  // b.any
  41831c:	ldur	x8, [x29, #-56]
  418320:	ldr	w9, [x8]
  418324:	ldur	w10, [x29, #-8]
  418328:	cmp	w9, w10
  41832c:	b.ge	418364 <printf@plt+0x16be4>  // b.tcont
  418330:	ldur	x8, [x29, #-16]
  418334:	ldur	x9, [x29, #-56]
  418338:	ldrsw	x10, [x9]
  41833c:	mov	w11, w10
  418340:	add	w11, w11, #0x1
  418344:	str	w11, [x9]
  418348:	mov	x9, #0x8                   	// #8
  41834c:	mul	x9, x9, x10
  418350:	add	x8, x8, x9
  418354:	ldr	x8, [x8]
  418358:	ldur	x9, [x29, #-56]
  41835c:	str	x8, [x9, #16]
  418360:	b	4183ec <printf@plt+0x16c6c>
  418364:	ldur	w8, [x29, #-60]
  418368:	cbz	w8, 4183b0 <printf@plt+0x16c30>
  41836c:	ldr	x8, [sp, #40]
  418370:	ldr	x0, [x8]
  418374:	ldur	x9, [x29, #-16]
  418378:	ldr	x2, [x9]
  41837c:	ldur	x9, [x29, #-16]
  418380:	ldur	x10, [x29, #-56]
  418384:	ldr	w11, [x10]
  418388:	subs	w11, w11, #0x1
  41838c:	mov	w1, w11
  418390:	sxtw	x10, w1
  418394:	mov	x12, #0x8                   	// #8
  418398:	mul	x10, x12, x10
  41839c:	add	x9, x9, x10
  4183a0:	ldr	x3, [x9]
  4183a4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  4183a8:	add	x1, x1, #0x8a4
  4183ac:	bl	401490 <fprintf@plt>
  4183b0:	ldur	x8, [x29, #-56]
  4183b4:	ldr	x0, [x8, #32]
  4183b8:	bl	401480 <strlen@plt>
  4183bc:	ldur	x8, [x29, #-56]
  4183c0:	ldr	x9, [x8, #32]
  4183c4:	add	x9, x9, x0
  4183c8:	str	x9, [x8, #32]
  4183cc:	ldur	x8, [x29, #-24]
  4183d0:	ldrb	w10, [x8]
  4183d4:	mov	w11, #0x3a                  	// #58
  4183d8:	mov	w12, #0x3f                  	// #63
  4183dc:	cmp	w10, #0x3a
  4183e0:	csel	w10, w11, w12, eq  // eq = none
  4183e4:	stur	w10, [x29, #-4]
  4183e8:	b	4185c4 <printf@plt+0x16e44>
  4183ec:	ldur	x8, [x29, #-56]
  4183f0:	ldr	x0, [x8, #32]
  4183f4:	bl	401480 <strlen@plt>
  4183f8:	ldur	x8, [x29, #-56]
  4183fc:	ldr	x9, [x8, #32]
  418400:	add	x9, x9, x0
  418404:	str	x9, [x8, #32]
  418408:	ldur	x8, [x29, #-40]
  41840c:	cbz	x8, 41841c <printf@plt+0x16c9c>
  418410:	ldr	w8, [sp, #48]
  418414:	ldur	x9, [x29, #-40]
  418418:	str	w8, [x9]
  41841c:	ldr	x8, [sp, #64]
  418420:	ldr	x8, [x8, #16]
  418424:	cbz	x8, 418444 <printf@plt+0x16cc4>
  418428:	ldr	x8, [sp, #64]
  41842c:	ldr	w9, [x8, #24]
  418430:	ldr	x8, [sp, #64]
  418434:	ldr	x8, [x8, #16]
  418438:	str	w9, [x8]
  41843c:	stur	wzr, [x29, #-4]
  418440:	b	4185c4 <printf@plt+0x16e44>
  418444:	ldr	x8, [sp, #64]
  418448:	ldr	w9, [x8, #24]
  41844c:	stur	w9, [x29, #-4]
  418450:	b	4185c4 <printf@plt+0x16e44>
  418454:	ldur	x8, [x29, #-56]
  418458:	mov	x9, xzr
  41845c:	str	x9, [x8, #32]
  418460:	mov	w10, #0x57                  	// #87
  418464:	stur	w10, [x29, #-4]
  418468:	b	4185c4 <printf@plt+0x16e44>
  41846c:	ldr	x8, [sp, #88]
  418470:	ldrb	w9, [x8, #1]
  418474:	cmp	w9, #0x3a
  418478:	b.ne	4185bc <printf@plt+0x16e3c>  // b.any
  41847c:	ldr	x8, [sp, #88]
  418480:	ldrb	w9, [x8, #2]
  418484:	cmp	w9, #0x3a
  418488:	b.ne	4184dc <printf@plt+0x16d5c>  // b.any
  41848c:	ldur	x8, [x29, #-56]
  418490:	ldr	x8, [x8, #32]
  418494:	ldrb	w9, [x8]
  418498:	cbz	w9, 4184c0 <printf@plt+0x16d40>
  41849c:	ldur	x8, [x29, #-56]
  4184a0:	ldr	x8, [x8, #32]
  4184a4:	ldur	x9, [x29, #-56]
  4184a8:	str	x8, [x9, #16]
  4184ac:	ldur	x8, [x29, #-56]
  4184b0:	ldr	w10, [x8]
  4184b4:	add	w10, w10, #0x1
  4184b8:	str	w10, [x8]
  4184bc:	b	4184cc <printf@plt+0x16d4c>
  4184c0:	ldur	x8, [x29, #-56]
  4184c4:	mov	x9, xzr
  4184c8:	str	x9, [x8, #16]
  4184cc:	ldur	x8, [x29, #-56]
  4184d0:	mov	x9, xzr
  4184d4:	str	x9, [x8, #32]
  4184d8:	b	4185bc <printf@plt+0x16e3c>
  4184dc:	ldur	x8, [x29, #-56]
  4184e0:	ldr	x8, [x8, #32]
  4184e4:	ldrb	w9, [x8]
  4184e8:	cbz	w9, 418510 <printf@plt+0x16d90>
  4184ec:	ldur	x8, [x29, #-56]
  4184f0:	ldr	x8, [x8, #32]
  4184f4:	ldur	x9, [x29, #-56]
  4184f8:	str	x8, [x9, #16]
  4184fc:	ldur	x8, [x29, #-56]
  418500:	ldr	w10, [x8]
  418504:	add	w10, w10, #0x1
  418508:	str	w10, [x8]
  41850c:	b	4185b0 <printf@plt+0x16e30>
  418510:	ldur	x8, [x29, #-56]
  418514:	ldr	w9, [x8]
  418518:	ldur	w10, [x29, #-8]
  41851c:	cmp	w9, w10
  418520:	b.ne	418580 <printf@plt+0x16e00>  // b.any
  418524:	ldur	w8, [x29, #-60]
  418528:	cbz	w8, 41854c <printf@plt+0x16dcc>
  41852c:	ldr	x8, [sp, #40]
  418530:	ldr	x0, [x8]
  418534:	ldur	x9, [x29, #-16]
  418538:	ldr	x2, [x9]
  41853c:	ldrb	w3, [sp, #103]
  418540:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  418544:	add	x1, x1, #0x93e
  418548:	bl	401490 <fprintf@plt>
  41854c:	ldrb	w8, [sp, #103]
  418550:	ldur	x9, [x29, #-56]
  418554:	str	w8, [x9, #8]
  418558:	ldur	x9, [x29, #-24]
  41855c:	ldrb	w8, [x9]
  418560:	cmp	w8, #0x3a
  418564:	b.ne	418574 <printf@plt+0x16df4>  // b.any
  418568:	mov	w8, #0x3a                  	// #58
  41856c:	strb	w8, [sp, #103]
  418570:	b	41857c <printf@plt+0x16dfc>
  418574:	mov	w8, #0x3f                  	// #63
  418578:	strb	w8, [sp, #103]
  41857c:	b	4185b0 <printf@plt+0x16e30>
  418580:	ldur	x8, [x29, #-16]
  418584:	ldur	x9, [x29, #-56]
  418588:	ldrsw	x10, [x9]
  41858c:	mov	w11, w10
  418590:	add	w11, w11, #0x1
  418594:	str	w11, [x9]
  418598:	mov	x9, #0x8                   	// #8
  41859c:	mul	x9, x9, x10
  4185a0:	add	x8, x8, x9
  4185a4:	ldr	x8, [x8]
  4185a8:	ldur	x9, [x29, #-56]
  4185ac:	str	x8, [x9, #16]
  4185b0:	ldur	x8, [x29, #-56]
  4185b4:	mov	x9, xzr
  4185b8:	str	x9, [x8, #32]
  4185bc:	ldrb	w8, [sp, #103]
  4185c0:	stur	w8, [x29, #-4]
  4185c4:	ldur	w0, [x29, #-4]
  4185c8:	ldp	x29, x30, [sp, #208]
  4185cc:	add	sp, sp, #0xe0
  4185d0:	ret
  4185d4:	sub	sp, sp, #0x40
  4185d8:	stp	x29, x30, [sp, #48]
  4185dc:	add	x29, sp, #0x30
  4185e0:	mov	x8, xzr
  4185e4:	stur	w0, [x29, #-4]
  4185e8:	stur	x1, [x29, #-16]
  4185ec:	str	x2, [sp, #24]
  4185f0:	str	w3, [sp, #20]
  4185f4:	str	x4, [sp, #8]
  4185f8:	ldr	x9, [sp, #8]
  4185fc:	ldr	w10, [x9]
  418600:	ldr	x9, [sp, #8]
  418604:	str	w10, [x9, #52]
  418608:	ldr	x9, [sp, #8]
  41860c:	str	w10, [x9, #48]
  418610:	ldr	x9, [sp, #8]
  418614:	str	x8, [x9, #32]
  418618:	ldr	w10, [sp, #20]
  41861c:	mov	w11, #0x1                   	// #1
  418620:	str	w11, [sp, #4]
  418624:	cbnz	w10, 41864c <printf@plt+0x16ecc>
  418628:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  41862c:	add	x0, x0, #0x9b4
  418630:	bl	4016f0 <getenv@plt>
  418634:	cmp	x0, #0x0
  418638:	cset	w8, ne  // ne = any
  41863c:	mov	w9, #0x1                   	// #1
  418640:	eor	w8, w8, #0x1
  418644:	eor	w8, w8, w9
  418648:	str	w8, [sp, #4]
  41864c:	ldr	w8, [sp, #4]
  418650:	and	w8, w8, #0x1
  418654:	ldr	x9, [sp, #8]
  418658:	str	w8, [x9, #44]
  41865c:	ldr	x9, [sp, #24]
  418660:	ldrb	w8, [x9]
  418664:	cmp	w8, #0x2d
  418668:	b.ne	418688 <printf@plt+0x16f08>  // b.any
  41866c:	ldr	x8, [sp, #8]
  418670:	mov	w9, #0x2                   	// #2
  418674:	str	w9, [x8, #40]
  418678:	ldr	x8, [sp, #24]
  41867c:	add	x8, x8, #0x1
  418680:	str	x8, [sp, #24]
  418684:	b	4186d4 <printf@plt+0x16f54>
  418688:	ldr	x8, [sp, #24]
  41868c:	ldrb	w9, [x8]
  418690:	cmp	w9, #0x2b
  418694:	b.ne	4186b0 <printf@plt+0x16f30>  // b.any
  418698:	ldr	x8, [sp, #8]
  41869c:	str	wzr, [x8, #40]
  4186a0:	ldr	x8, [sp, #24]
  4186a4:	add	x8, x8, #0x1
  4186a8:	str	x8, [sp, #24]
  4186ac:	b	4186d4 <printf@plt+0x16f54>
  4186b0:	ldr	x8, [sp, #8]
  4186b4:	ldr	w9, [x8, #44]
  4186b8:	cbz	w9, 4186c8 <printf@plt+0x16f48>
  4186bc:	ldr	x8, [sp, #8]
  4186c0:	str	wzr, [x8, #40]
  4186c4:	b	4186d4 <printf@plt+0x16f54>
  4186c8:	ldr	x8, [sp, #8]
  4186cc:	mov	w9, #0x1                   	// #1
  4186d0:	str	w9, [x8, #40]
  4186d4:	ldr	x0, [sp, #24]
  4186d8:	ldp	x29, x30, [sp, #48]
  4186dc:	add	sp, sp, #0x40
  4186e0:	ret
  4186e4:	sub	sp, sp, #0x40
  4186e8:	str	x0, [sp, #56]
  4186ec:	str	x1, [sp, #48]
  4186f0:	ldr	x8, [sp, #48]
  4186f4:	ldr	w9, [x8, #48]
  4186f8:	str	w9, [sp, #44]
  4186fc:	ldr	x8, [sp, #48]
  418700:	ldr	w9, [x8, #52]
  418704:	str	w9, [sp, #40]
  418708:	ldr	x8, [sp, #48]
  41870c:	ldr	w9, [x8]
  418710:	str	w9, [sp, #36]
  418714:	ldr	w8, [sp, #36]
  418718:	ldr	w9, [sp, #40]
  41871c:	mov	w10, #0x0                   	// #0
  418720:	cmp	w8, w9
  418724:	str	w10, [sp, #4]
  418728:	b.le	418740 <printf@plt+0x16fc0>
  41872c:	ldr	w8, [sp, #40]
  418730:	ldr	w9, [sp, #44]
  418734:	cmp	w8, w9
  418738:	cset	w8, gt
  41873c:	str	w8, [sp, #4]
  418740:	ldr	w8, [sp, #4]
  418744:	tbnz	w8, #0, 41874c <printf@plt+0x16fcc>
  418748:	b	418954 <printf@plt+0x171d4>
  41874c:	ldr	w8, [sp, #36]
  418750:	ldr	w9, [sp, #40]
  418754:	subs	w8, w8, w9
  418758:	ldr	w9, [sp, #40]
  41875c:	ldr	w10, [sp, #44]
  418760:	subs	w9, w9, w10
  418764:	cmp	w8, w9
  418768:	b.le	418870 <printf@plt+0x170f0>
  41876c:	ldr	w8, [sp, #40]
  418770:	ldr	w9, [sp, #44]
  418774:	subs	w8, w8, w9
  418778:	str	w8, [sp, #20]
  41877c:	str	wzr, [sp, #16]
  418780:	ldr	w8, [sp, #16]
  418784:	ldr	w9, [sp, #20]
  418788:	cmp	w8, w9
  41878c:	b.ge	41885c <printf@plt+0x170dc>  // b.tcont
  418790:	ldr	x8, [sp, #56]
  418794:	ldr	w9, [sp, #44]
  418798:	ldr	w10, [sp, #16]
  41879c:	add	w9, w9, w10
  4187a0:	mov	w0, w9
  4187a4:	sxtw	x11, w0
  4187a8:	mov	x12, #0x8                   	// #8
  4187ac:	mul	x11, x12, x11
  4187b0:	add	x8, x8, x11
  4187b4:	ldr	x8, [x8]
  4187b8:	str	x8, [sp, #24]
  4187bc:	ldr	x8, [sp, #56]
  4187c0:	ldr	w9, [sp, #36]
  4187c4:	ldr	w10, [sp, #40]
  4187c8:	ldr	w13, [sp, #44]
  4187cc:	subs	w10, w10, w13
  4187d0:	subs	w9, w9, w10
  4187d4:	ldr	w10, [sp, #16]
  4187d8:	add	w9, w9, w10
  4187dc:	mov	w0, w9
  4187e0:	sxtw	x11, w0
  4187e4:	mul	x11, x12, x11
  4187e8:	add	x8, x8, x11
  4187ec:	ldr	x8, [x8]
  4187f0:	ldr	x11, [sp, #56]
  4187f4:	ldr	w9, [sp, #44]
  4187f8:	ldr	w10, [sp, #16]
  4187fc:	add	w9, w9, w10
  418800:	mov	w0, w9
  418804:	sxtw	x14, w0
  418808:	mul	x14, x12, x14
  41880c:	add	x11, x11, x14
  418810:	str	x8, [x11]
  418814:	ldr	x8, [sp, #24]
  418818:	ldr	x11, [sp, #56]
  41881c:	ldr	w9, [sp, #36]
  418820:	ldr	w10, [sp, #40]
  418824:	ldr	w13, [sp, #44]
  418828:	subs	w10, w10, w13
  41882c:	subs	w9, w9, w10
  418830:	ldr	w10, [sp, #16]
  418834:	add	w9, w9, w10
  418838:	mov	w0, w9
  41883c:	sxtw	x14, w0
  418840:	mul	x12, x12, x14
  418844:	add	x11, x11, x12
  418848:	str	x8, [x11]
  41884c:	ldr	w8, [sp, #16]
  418850:	add	w8, w8, #0x1
  418854:	str	w8, [sp, #16]
  418858:	b	418780 <printf@plt+0x17000>
  41885c:	ldr	w8, [sp, #20]
  418860:	ldr	w9, [sp, #36]
  418864:	subs	w8, w9, w8
  418868:	str	w8, [sp, #36]
  41886c:	b	418950 <printf@plt+0x171d0>
  418870:	ldr	w8, [sp, #36]
  418874:	ldr	w9, [sp, #40]
  418878:	subs	w8, w8, w9
  41887c:	str	w8, [sp, #12]
  418880:	str	wzr, [sp, #8]
  418884:	ldr	w8, [sp, #8]
  418888:	ldr	w9, [sp, #12]
  41888c:	cmp	w8, w9
  418890:	b.ge	418940 <printf@plt+0x171c0>  // b.tcont
  418894:	ldr	x8, [sp, #56]
  418898:	ldr	w9, [sp, #44]
  41889c:	ldr	w10, [sp, #8]
  4188a0:	add	w9, w9, w10
  4188a4:	mov	w0, w9
  4188a8:	sxtw	x11, w0
  4188ac:	mov	x12, #0x8                   	// #8
  4188b0:	mul	x11, x12, x11
  4188b4:	add	x8, x8, x11
  4188b8:	ldr	x8, [x8]
  4188bc:	str	x8, [sp, #24]
  4188c0:	ldr	x8, [sp, #56]
  4188c4:	ldr	w9, [sp, #40]
  4188c8:	ldr	w10, [sp, #8]
  4188cc:	add	w9, w9, w10
  4188d0:	mov	w0, w9
  4188d4:	sxtw	x11, w0
  4188d8:	mul	x11, x12, x11
  4188dc:	add	x8, x8, x11
  4188e0:	ldr	x8, [x8]
  4188e4:	ldr	x11, [sp, #56]
  4188e8:	ldr	w9, [sp, #44]
  4188ec:	ldr	w10, [sp, #8]
  4188f0:	add	w9, w9, w10
  4188f4:	mov	w0, w9
  4188f8:	sxtw	x13, w0
  4188fc:	mul	x13, x12, x13
  418900:	add	x11, x11, x13
  418904:	str	x8, [x11]
  418908:	ldr	x8, [sp, #24]
  41890c:	ldr	x11, [sp, #56]
  418910:	ldr	w9, [sp, #40]
  418914:	ldr	w10, [sp, #8]
  418918:	add	w9, w9, w10
  41891c:	mov	w0, w9
  418920:	sxtw	x13, w0
  418924:	mul	x12, x12, x13
  418928:	add	x11, x11, x12
  41892c:	str	x8, [x11]
  418930:	ldr	w8, [sp, #8]
  418934:	add	w8, w8, #0x1
  418938:	str	w8, [sp, #8]
  41893c:	b	418884 <printf@plt+0x17104>
  418940:	ldr	w8, [sp, #12]
  418944:	ldr	w9, [sp, #44]
  418948:	add	w8, w9, w8
  41894c:	str	w8, [sp, #44]
  418950:	b	418714 <printf@plt+0x16f94>
  418954:	ldr	x8, [sp, #48]
  418958:	ldr	w9, [x8]
  41895c:	ldr	x8, [sp, #48]
  418960:	ldr	w10, [x8, #52]
  418964:	subs	w9, w9, w10
  418968:	ldr	x8, [sp, #48]
  41896c:	ldr	w10, [x8, #48]
  418970:	add	w9, w10, w9
  418974:	str	w9, [x8, #48]
  418978:	ldr	x8, [sp, #48]
  41897c:	ldr	w9, [x8]
  418980:	ldr	x8, [sp, #48]
  418984:	str	w9, [x8, #52]
  418988:	add	sp, sp, #0x40
  41898c:	ret
  418990:	sub	sp, sp, #0x70
  418994:	stp	x29, x30, [sp, #96]
  418998:	add	x29, sp, #0x60
  41899c:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4189a0:	add	x8, x8, #0x8d8
  4189a4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4189a8:	add	x9, x9, #0xe60
  4189ac:	adrp	x10, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4189b0:	add	x10, x10, #0x8dc
  4189b4:	adrp	x11, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4189b8:	add	x11, x11, #0xf10
  4189bc:	adrp	x12, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4189c0:	add	x12, x12, #0x8e0
  4189c4:	stur	w0, [x29, #-4]
  4189c8:	stur	x1, [x29, #-16]
  4189cc:	stur	x2, [x29, #-24]
  4189d0:	stur	x3, [x29, #-32]
  4189d4:	stur	x4, [x29, #-40]
  4189d8:	stur	w5, [x29, #-44]
  4189dc:	str	w6, [sp, #48]
  4189e0:	ldr	w13, [x8]
  4189e4:	str	w13, [x9]
  4189e8:	ldr	w13, [x10]
  4189ec:	str	w13, [x9, #4]
  4189f0:	ldur	w0, [x29, #-4]
  4189f4:	ldur	x1, [x29, #-16]
  4189f8:	ldur	x2, [x29, #-24]
  4189fc:	ldur	x3, [x29, #-32]
  418a00:	ldur	x4, [x29, #-40]
  418a04:	ldur	w5, [x29, #-44]
  418a08:	ldr	w6, [sp, #48]
  418a0c:	mov	x7, x9
  418a10:	str	x8, [sp, #32]
  418a14:	str	x9, [sp, #24]
  418a18:	str	x11, [sp, #16]
  418a1c:	str	x12, [sp, #8]
  418a20:	bl	41740c <printf@plt+0x15c8c>
  418a24:	str	w0, [sp, #44]
  418a28:	ldr	x8, [sp, #24]
  418a2c:	ldr	w13, [x8]
  418a30:	ldr	x9, [sp, #32]
  418a34:	str	w13, [x9]
  418a38:	ldr	x10, [x8, #16]
  418a3c:	ldr	x11, [sp, #16]
  418a40:	str	x10, [x11]
  418a44:	ldr	w13, [x8, #8]
  418a48:	ldr	x10, [sp, #8]
  418a4c:	str	w13, [x10]
  418a50:	ldr	w0, [sp, #44]
  418a54:	ldp	x29, x30, [sp, #96]
  418a58:	add	sp, sp, #0x70
  418a5c:	ret
  418a60:	sub	sp, sp, #0x30
  418a64:	stp	x29, x30, [sp, #32]
  418a68:	add	x29, sp, #0x20
  418a6c:	mov	x8, xzr
  418a70:	mov	x3, x8
  418a74:	mov	w9, wzr
  418a78:	mov	w6, #0x1                   	// #1
  418a7c:	stur	w0, [x29, #-4]
  418a80:	str	x1, [sp, #16]
  418a84:	str	x2, [sp, #8]
  418a88:	ldur	w0, [x29, #-4]
  418a8c:	ldr	x1, [sp, #16]
  418a90:	ldr	x2, [sp, #8]
  418a94:	mov	x4, x8
  418a98:	mov	w5, w9
  418a9c:	bl	418990 <printf@plt+0x17210>
  418aa0:	ldp	x29, x30, [sp, #32]
  418aa4:	add	sp, sp, #0x30
  418aa8:	ret
  418aac:	sub	sp, sp, #0x40
  418ab0:	stp	x29, x30, [sp, #48]
  418ab4:	add	x29, sp, #0x30
  418ab8:	mov	w8, wzr
  418abc:	stur	w0, [x29, #-4]
  418ac0:	stur	x1, [x29, #-16]
  418ac4:	str	x2, [sp, #24]
  418ac8:	str	x3, [sp, #16]
  418acc:	str	x4, [sp, #8]
  418ad0:	ldur	w0, [x29, #-4]
  418ad4:	ldur	x1, [x29, #-16]
  418ad8:	ldr	x2, [sp, #24]
  418adc:	ldr	x3, [sp, #16]
  418ae0:	ldr	x4, [sp, #8]
  418ae4:	mov	w5, w8
  418ae8:	mov	w6, w8
  418aec:	bl	418990 <printf@plt+0x17210>
  418af0:	ldp	x29, x30, [sp, #48]
  418af4:	add	sp, sp, #0x40
  418af8:	ret
  418afc:	sub	sp, sp, #0x40
  418b00:	stp	x29, x30, [sp, #48]
  418b04:	add	x29, sp, #0x30
  418b08:	mov	w8, wzr
  418b0c:	stur	w0, [x29, #-4]
  418b10:	stur	x1, [x29, #-16]
  418b14:	str	x2, [sp, #24]
  418b18:	str	x3, [sp, #16]
  418b1c:	str	x4, [sp, #8]
  418b20:	str	x5, [sp]
  418b24:	ldur	w0, [x29, #-4]
  418b28:	ldur	x1, [x29, #-16]
  418b2c:	ldr	x2, [sp, #24]
  418b30:	ldr	x3, [sp, #16]
  418b34:	ldr	x4, [sp, #8]
  418b38:	ldr	x7, [sp]
  418b3c:	mov	w5, w8
  418b40:	mov	w6, w8
  418b44:	bl	41740c <printf@plt+0x15c8c>
  418b48:	ldp	x29, x30, [sp, #48]
  418b4c:	add	sp, sp, #0x40
  418b50:	ret
  418b54:	sub	sp, sp, #0x40
  418b58:	stp	x29, x30, [sp, #48]
  418b5c:	add	x29, sp, #0x30
  418b60:	mov	w5, #0x1                   	// #1
  418b64:	mov	w8, wzr
  418b68:	stur	w0, [x29, #-4]
  418b6c:	stur	x1, [x29, #-16]
  418b70:	str	x2, [sp, #24]
  418b74:	str	x3, [sp, #16]
  418b78:	str	x4, [sp, #8]
  418b7c:	ldur	w0, [x29, #-4]
  418b80:	ldur	x1, [x29, #-16]
  418b84:	ldr	x2, [sp, #24]
  418b88:	ldr	x3, [sp, #16]
  418b8c:	ldr	x4, [sp, #8]
  418b90:	mov	w6, w8
  418b94:	bl	418990 <printf@plt+0x17210>
  418b98:	ldp	x29, x30, [sp, #48]
  418b9c:	add	sp, sp, #0x40
  418ba0:	ret
  418ba4:	sub	sp, sp, #0x40
  418ba8:	stp	x29, x30, [sp, #48]
  418bac:	add	x29, sp, #0x30
  418bb0:	mov	w8, #0x1                   	// #1
  418bb4:	mov	w9, wzr
  418bb8:	stur	w0, [x29, #-4]
  418bbc:	stur	x1, [x29, #-16]
  418bc0:	str	x2, [sp, #24]
  418bc4:	str	x3, [sp, #16]
  418bc8:	str	x4, [sp, #8]
  418bcc:	str	x5, [sp]
  418bd0:	ldur	w0, [x29, #-4]
  418bd4:	ldur	x1, [x29, #-16]
  418bd8:	ldr	x2, [sp, #24]
  418bdc:	ldr	x3, [sp, #16]
  418be0:	ldr	x4, [sp, #8]
  418be4:	ldr	x7, [sp]
  418be8:	mov	w5, w8
  418bec:	mov	w6, w9
  418bf0:	bl	41740c <printf@plt+0x15c8c>
  418bf4:	ldp	x29, x30, [sp, #48]
  418bf8:	add	sp, sp, #0x40
  418bfc:	ret
  418c00:	sub	sp, sp, #0x40
  418c04:	stp	x29, x30, [sp, #48]
  418c08:	add	x29, sp, #0x30
  418c0c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  418c10:	add	x1, x1, #0x9c4
  418c14:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418c18:	add	x8, x8, #0xa08
  418c1c:	sub	x9, x29, #0x10
  418c20:	mov	x0, x9
  418c24:	str	x8, [sp, #8]
  418c28:	str	x9, [sp]
  418c2c:	bl	419e0c <_ZdlPvm@@Base+0xc4c>
  418c30:	ldr	x8, [sp, #8]
  418c34:	ldr	x1, [x8]
  418c38:	ldr	x0, [sp]
  418c3c:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  418c40:	b	418c44 <printf@plt+0x174c4>
  418c44:	sub	x0, x29, #0x10
  418c48:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  418c4c:	ldp	x29, x30, [sp, #48]
  418c50:	add	sp, sp, #0x40
  418c54:	ret
  418c58:	str	x0, [sp, #24]
  418c5c:	str	w1, [sp, #20]
  418c60:	sub	x0, x29, #0x10
  418c64:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  418c68:	ldr	x0, [sp, #24]
  418c6c:	bl	401720 <_Unwind_Resume@plt>
  418c70:	sub	sp, sp, #0x40
  418c74:	stp	x29, x30, [sp, #48]
  418c78:	add	x29, sp, #0x30
  418c7c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x7e40>
  418c80:	add	x1, x1, #0x9e0
  418c84:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418c88:	add	x8, x8, #0xa08
  418c8c:	sub	x9, x29, #0x10
  418c90:	mov	x0, x9
  418c94:	str	x8, [sp, #8]
  418c98:	str	x9, [sp]
  418c9c:	bl	419e0c <_ZdlPvm@@Base+0xc4c>
  418ca0:	ldr	x8, [sp, #8]
  418ca4:	ldr	x1, [x8]
  418ca8:	ldr	x0, [sp]
  418cac:	bl	41ada4 <_ZdlPvm@@Base+0x1be4>
  418cb0:	b	418cb4 <printf@plt+0x17534>
  418cb4:	sub	x0, x29, #0x10
  418cb8:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  418cbc:	ldp	x29, x30, [sp, #48]
  418cc0:	add	sp, sp, #0x40
  418cc4:	ret
  418cc8:	str	x0, [sp, #24]
  418ccc:	str	w1, [sp, #20]
  418cd0:	sub	x0, x29, #0x10
  418cd4:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  418cd8:	ldr	x0, [sp, #24]
  418cdc:	bl	401720 <_Unwind_Resume@plt>
  418ce0:	sub	sp, sp, #0x20
  418ce4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  418ce8:	add	x8, x8, #0xe98
  418cec:	add	x8, x8, #0x14
  418cf0:	str	w0, [sp, #20]
  418cf4:	str	x8, [sp, #8]
  418cf8:	ldr	w9, [sp, #20]
  418cfc:	cmp	w9, #0x0
  418d00:	cset	w9, lt  // lt = tstop
  418d04:	tbnz	w9, #0, 418d54 <printf@plt+0x175d4>
  418d08:	ldr	w8, [sp, #20]
  418d0c:	mov	w9, #0xa                   	// #10
  418d10:	sdiv	w10, w8, w9
  418d14:	mul	w10, w10, w9
  418d18:	subs	w8, w8, w10
  418d1c:	add	w8, w8, #0x30
  418d20:	ldr	x11, [sp, #8]
  418d24:	mov	x12, #0xffffffffffffffff    	// #-1
  418d28:	add	x11, x11, x12
  418d2c:	str	x11, [sp, #8]
  418d30:	strb	w8, [x11]
  418d34:	ldr	w8, [sp, #20]
  418d38:	sdiv	w8, w8, w9
  418d3c:	str	w8, [sp, #20]
  418d40:	ldr	w8, [sp, #20]
  418d44:	cbnz	w8, 418d08 <printf@plt+0x17588>
  418d48:	ldr	x8, [sp, #8]
  418d4c:	str	x8, [sp, #24]
  418d50:	b	418db8 <printf@plt+0x17638>
  418d54:	ldr	w8, [sp, #20]
  418d58:	mov	w9, #0xa                   	// #10
  418d5c:	sdiv	w10, w8, w9
  418d60:	mul	w10, w10, w9
  418d64:	subs	w8, w8, w10
  418d68:	mov	w10, #0x30                  	// #48
  418d6c:	subs	w8, w10, w8
  418d70:	ldr	x11, [sp, #8]
  418d74:	mov	x12, #0xffffffffffffffff    	// #-1
  418d78:	add	x11, x11, x12
  418d7c:	str	x11, [sp, #8]
  418d80:	strb	w8, [x11]
  418d84:	ldr	w8, [sp, #20]
  418d88:	sdiv	w8, w8, w9
  418d8c:	str	w8, [sp, #20]
  418d90:	ldr	w8, [sp, #20]
  418d94:	cbnz	w8, 418d54 <printf@plt+0x175d4>
  418d98:	ldr	x8, [sp, #8]
  418d9c:	mov	x9, #0xffffffffffffffff    	// #-1
  418da0:	add	x8, x8, x9
  418da4:	str	x8, [sp, #8]
  418da8:	mov	w10, #0x2d                  	// #45
  418dac:	strb	w10, [x8]
  418db0:	ldr	x8, [sp, #8]
  418db4:	str	x8, [sp, #24]
  418db8:	ldr	x0, [sp, #24]
  418dbc:	add	sp, sp, #0x20
  418dc0:	ret
  418dc4:	sub	sp, sp, #0x10
  418dc8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  418dcc:	add	x8, x8, #0xead
  418dd0:	add	x8, x8, #0x14
  418dd4:	str	w0, [sp, #12]
  418dd8:	str	x8, [sp]
  418ddc:	ldr	w8, [sp, #12]
  418de0:	mov	w9, #0xa                   	// #10
  418de4:	udiv	w10, w8, w9
  418de8:	mul	w10, w10, w9
  418dec:	subs	w8, w8, w10
  418df0:	add	w8, w8, #0x30
  418df4:	ldr	x11, [sp]
  418df8:	mov	x12, #0xffffffffffffffff    	// #-1
  418dfc:	add	x11, x11, x12
  418e00:	str	x11, [sp]
  418e04:	strb	w8, [x11]
  418e08:	ldr	w8, [sp, #12]
  418e0c:	udiv	w8, w8, w9
  418e10:	str	w8, [sp, #12]
  418e14:	ldr	w8, [sp, #12]
  418e18:	cbnz	w8, 418ddc <printf@plt+0x1765c>
  418e1c:	ldr	x0, [sp]
  418e20:	add	sp, sp, #0x10
  418e24:	ret
  418e28:	sub	sp, sp, #0x60
  418e2c:	stp	x29, x30, [sp, #80]
  418e30:	add	x29, sp, #0x50
  418e34:	stur	x0, [x29, #-16]
  418e38:	ldur	x8, [x29, #-16]
  418e3c:	ldrb	w9, [x8]
  418e40:	cmp	w9, #0x20
  418e44:	b.ne	418e58 <printf@plt+0x176d8>  // b.any
  418e48:	ldur	x8, [x29, #-16]
  418e4c:	add	x8, x8, #0x1
  418e50:	stur	x8, [x29, #-16]
  418e54:	b	418e38 <printf@plt+0x176b8>
  418e58:	ldur	x8, [x29, #-16]
  418e5c:	ldrb	w1, [x8]
  418e60:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  418e64:	add	x0, x0, #0x635
  418e68:	bl	40e4d0 <printf@plt+0xcd50>
  418e6c:	cbnz	w0, 418e78 <printf@plt+0x176f8>
  418e70:	stur	wzr, [x29, #-4]
  418e74:	b	419094 <printf@plt+0x17914>
  418e78:	stur	wzr, [x29, #-20]
  418e7c:	ldur	w8, [x29, #-20]
  418e80:	mov	w9, #0xa                   	// #10
  418e84:	mul	w8, w8, w9
  418e88:	stur	w8, [x29, #-20]
  418e8c:	ldur	x10, [x29, #-16]
  418e90:	add	x11, x10, #0x1
  418e94:	stur	x11, [x29, #-16]
  418e98:	ldrb	w8, [x10]
  418e9c:	subs	w8, w8, #0x30
  418ea0:	ldur	w9, [x29, #-20]
  418ea4:	add	w8, w9, w8
  418ea8:	stur	w8, [x29, #-20]
  418eac:	ldur	x8, [x29, #-16]
  418eb0:	ldrb	w1, [x8]
  418eb4:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  418eb8:	add	x0, x0, #0x635
  418ebc:	bl	40e4d0 <printf@plt+0xcd50>
  418ec0:	cbnz	w0, 418e7c <printf@plt+0x176fc>
  418ec4:	ldur	x8, [x29, #-16]
  418ec8:	ldrb	w9, [x8]
  418ecc:	cmp	w9, #0x20
  418ed0:	b.eq	418ef8 <printf@plt+0x17778>  // b.none
  418ed4:	ldur	x8, [x29, #-16]
  418ed8:	ldrb	w9, [x8]
  418edc:	cmp	w9, #0xa
  418ee0:	b.eq	418ef8 <printf@plt+0x17778>  // b.none
  418ee4:	ldur	x8, [x29, #-16]
  418ee8:	ldrb	w9, [x8]
  418eec:	cbz	w9, 418ef8 <printf@plt+0x17778>
  418ef0:	stur	wzr, [x29, #-4]
  418ef4:	b	419094 <printf@plt+0x17914>
  418ef8:	ldur	x8, [x29, #-16]
  418efc:	ldrb	w9, [x8]
  418f00:	cmp	w9, #0x20
  418f04:	b.ne	418f18 <printf@plt+0x17798>  // b.any
  418f08:	ldur	x8, [x29, #-16]
  418f0c:	add	x8, x8, #0x1
  418f10:	stur	x8, [x29, #-16]
  418f14:	b	418ef8 <printf@plt+0x17778>
  418f18:	ldur	x8, [x29, #-16]
  418f1c:	ldrb	w9, [x8]
  418f20:	cbz	w9, 418f34 <printf@plt+0x177b4>
  418f24:	ldur	x8, [x29, #-16]
  418f28:	ldrb	w9, [x8]
  418f2c:	cmp	w9, #0xa
  418f30:	b.ne	418f48 <printf@plt+0x177c8>  // b.any
  418f34:	ldur	w0, [x29, #-20]
  418f38:	bl	41af2c <_ZdlPvm@@Base+0x1d6c>
  418f3c:	mov	w8, #0x1                   	// #1
  418f40:	stur	w8, [x29, #-4]
  418f44:	b	419094 <printf@plt+0x17914>
  418f48:	ldur	x8, [x29, #-16]
  418f4c:	stur	x8, [x29, #-32]
  418f50:	ldur	x8, [x29, #-32]
  418f54:	ldrb	w9, [x8]
  418f58:	mov	w10, #0x0                   	// #0
  418f5c:	str	w10, [sp, #8]
  418f60:	cbz	w9, 418fa8 <printf@plt+0x17828>
  418f64:	ldur	x8, [x29, #-32]
  418f68:	ldrb	w9, [x8]
  418f6c:	mov	w10, #0x0                   	// #0
  418f70:	cmp	w9, #0x20
  418f74:	str	w10, [sp, #8]
  418f78:	b.eq	418fa8 <printf@plt+0x17828>  // b.none
  418f7c:	ldur	x8, [x29, #-32]
  418f80:	ldrb	w9, [x8]
  418f84:	mov	w10, #0x0                   	// #0
  418f88:	cmp	w9, #0xa
  418f8c:	str	w10, [sp, #8]
  418f90:	b.eq	418fa8 <printf@plt+0x17828>  // b.none
  418f94:	ldur	x8, [x29, #-32]
  418f98:	ldrb	w9, [x8]
  418f9c:	cmp	w9, #0x5c
  418fa0:	cset	w9, ne  // ne = any
  418fa4:	str	w9, [sp, #8]
  418fa8:	ldr	w8, [sp, #8]
  418fac:	tbnz	w8, #0, 418fb4 <printf@plt+0x17834>
  418fb0:	b	418fc4 <printf@plt+0x17844>
  418fb4:	ldur	x8, [x29, #-32]
  418fb8:	add	x8, x8, #0x1
  418fbc:	stur	x8, [x29, #-32]
  418fc0:	b	418f50 <printf@plt+0x177d0>
  418fc4:	ldur	x1, [x29, #-16]
  418fc8:	ldur	x8, [x29, #-32]
  418fcc:	ldur	x9, [x29, #-16]
  418fd0:	subs	x8, x8, x9
  418fd4:	add	x0, sp, #0x20
  418fd8:	mov	w2, w8
  418fdc:	bl	419d18 <_ZdlPvm@@Base+0xb58>
  418fe0:	ldur	x8, [x29, #-32]
  418fe4:	ldrb	w9, [x8]
  418fe8:	cmp	w9, #0x20
  418fec:	b.ne	419000 <printf@plt+0x17880>  // b.any
  418ff0:	ldur	x8, [x29, #-32]
  418ff4:	add	x8, x8, #0x1
  418ff8:	stur	x8, [x29, #-32]
  418ffc:	b	418fe0 <printf@plt+0x17860>
  419000:	ldur	x8, [x29, #-32]
  419004:	ldrb	w9, [x8]
  419008:	cmp	w9, #0xa
  41900c:	b.eq	41902c <printf@plt+0x178ac>  // b.none
  419010:	ldur	x8, [x29, #-32]
  419014:	ldrb	w9, [x8]
  419018:	cbz	w9, 41902c <printf@plt+0x178ac>
  41901c:	stur	wzr, [x29, #-4]
  419020:	mov	w8, #0x1                   	// #1
  419024:	str	w8, [sp, #28]
  419028:	b	41908c <printf@plt+0x1790c>
  41902c:	add	x0, sp, #0x20
  419030:	mov	w8, wzr
  419034:	mov	w1, w8
  419038:	bl	40395c <printf@plt+0x21dc>
  41903c:	b	419040 <printf@plt+0x178c0>
  419040:	add	x0, sp, #0x20
  419044:	bl	4039dc <printf@plt+0x225c>
  419048:	str	x0, [sp]
  41904c:	b	419050 <printf@plt+0x178d0>
  419050:	ldr	x0, [sp]
  419054:	bl	41aed4 <_ZdlPvm@@Base+0x1d14>
  419058:	b	41905c <printf@plt+0x178dc>
  41905c:	ldur	w0, [x29, #-20]
  419060:	bl	41af2c <_ZdlPvm@@Base+0x1d6c>
  419064:	b	419068 <printf@plt+0x178e8>
  419068:	mov	w8, #0x1                   	// #1
  41906c:	stur	w8, [x29, #-4]
  419070:	str	w8, [sp, #28]
  419074:	b	41908c <printf@plt+0x1790c>
  419078:	str	x0, [sp, #16]
  41907c:	str	w1, [sp, #12]
  419080:	add	x0, sp, #0x20
  419084:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  419088:	b	4190a4 <printf@plt+0x17924>
  41908c:	add	x0, sp, #0x20
  419090:	bl	419f4c <_ZdlPvm@@Base+0xd8c>
  419094:	ldur	w0, [x29, #-4]
  419098:	ldp	x29, x30, [sp, #80]
  41909c:	add	sp, sp, #0x60
  4190a0:	ret
  4190a4:	ldr	x0, [sp, #16]
  4190a8:	bl	401720 <_Unwind_Resume@plt>
  4190ac:	sub	sp, sp, #0x10
  4190b0:	str	x0, [sp, #8]
  4190b4:	add	sp, sp, #0x10
  4190b8:	ret

00000000004190bc <_Znwm@@Base>:
  4190bc:	sub	sp, sp, #0x20
  4190c0:	stp	x29, x30, [sp, #16]
  4190c4:	add	x29, sp, #0x10
  4190c8:	str	x0, [sp, #8]
  4190cc:	ldr	x8, [sp, #8]
  4190d0:	cbnz	x8, 4190e0 <_Znwm@@Base+0x24>
  4190d4:	ldr	x8, [sp, #8]
  4190d8:	add	x8, x8, #0x1
  4190dc:	str	x8, [sp, #8]
  4190e0:	ldr	x8, [sp, #8]
  4190e4:	and	x0, x8, #0xffffffff
  4190e8:	bl	4016b0 <malloc@plt>
  4190ec:	str	x0, [sp]
  4190f0:	ldr	x8, [sp]
  4190f4:	cbnz	x8, 419138 <_Znwm@@Base+0x7c>
  4190f8:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4190fc:	add	x8, x8, #0xef8
  419100:	ldr	x8, [x8]
  419104:	cbz	x8, 419124 <_Znwm@@Base+0x68>
  419108:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41910c:	add	x8, x8, #0xef8
  419110:	ldr	x0, [x8]
  419114:	bl	419148 <_Znwm@@Base+0x8c>
  419118:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  41911c:	add	x0, x0, #0x733
  419120:	bl	419148 <_Znwm@@Base+0x8c>
  419124:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  419128:	add	x0, x0, #0xa5b
  41912c:	bl	419148 <_Znwm@@Base+0x8c>
  419130:	mov	w0, #0xffffffff            	// #-1
  419134:	bl	401530 <_exit@plt>
  419138:	ldr	x0, [sp]
  41913c:	ldp	x29, x30, [sp, #16]
  419140:	add	sp, sp, #0x20
  419144:	ret
  419148:	sub	sp, sp, #0x30
  41914c:	stp	x29, x30, [sp, #32]
  419150:	add	x29, sp, #0x20
  419154:	mov	w8, #0x2                   	// #2
  419158:	stur	x0, [x29, #-8]
  41915c:	ldur	x1, [x29, #-8]
  419160:	ldur	x0, [x29, #-8]
  419164:	stur	w8, [x29, #-12]
  419168:	str	x1, [sp, #8]
  41916c:	bl	401480 <strlen@plt>
  419170:	ldur	w8, [x29, #-12]
  419174:	str	x0, [sp]
  419178:	mov	w0, w8
  41917c:	ldr	x1, [sp, #8]
  419180:	ldr	x2, [sp]
  419184:	bl	4016a0 <write@plt>
  419188:	ldp	x29, x30, [sp, #32]
  41918c:	add	sp, sp, #0x30
  419190:	ret

0000000000419194 <_ZdlPv@@Base>:
  419194:	sub	sp, sp, #0x20
  419198:	stp	x29, x30, [sp, #16]
  41919c:	add	x29, sp, #0x10
  4191a0:	str	x0, [sp, #8]
  4191a4:	ldr	x8, [sp, #8]
  4191a8:	cbz	x8, 4191b4 <_ZdlPv@@Base+0x20>
  4191ac:	ldr	x0, [sp, #8]
  4191b0:	bl	401510 <free@plt>
  4191b4:	ldp	x29, x30, [sp, #16]
  4191b8:	add	sp, sp, #0x20
  4191bc:	ret

00000000004191c0 <_ZdlPvm@@Base>:
  4191c0:	sub	sp, sp, #0x20
  4191c4:	stp	x29, x30, [sp, #16]
  4191c8:	add	x29, sp, #0x10
  4191cc:	str	x0, [sp, #8]
  4191d0:	str	x1, [sp]
  4191d4:	ldr	x8, [sp, #8]
  4191d8:	cbz	x8, 4191e4 <_ZdlPvm@@Base+0x24>
  4191dc:	ldr	x0, [sp, #8]
  4191e0:	bl	401510 <free@plt>
  4191e4:	ldp	x29, x30, [sp, #16]
  4191e8:	add	sp, sp, #0x20
  4191ec:	ret
  4191f0:	sub	sp, sp, #0x30
  4191f4:	stp	x29, x30, [sp, #32]
  4191f8:	add	x29, sp, #0x20
  4191fc:	mov	w1, #0x1b                  	// #27
  419200:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  419204:	add	x2, x2, #0xa6a
  419208:	stur	x0, [x29, #-8]
  41920c:	ldur	x8, [x29, #-8]
  419210:	cmp	x8, #0x0
  419214:	cset	w9, ne  // ne = any
  419218:	and	w0, w9, #0x1
  41921c:	bl	403a74 <printf@plt+0x22f4>
  419220:	str	xzr, [sp, #16]
  419224:	ldur	x8, [x29, #-8]
  419228:	ldrb	w9, [x8]
  41922c:	cbz	w9, 419290 <_ZdlPvm@@Base+0xd0>
  419230:	ldr	x8, [sp, #16]
  419234:	lsl	x8, x8, #4
  419238:	str	x8, [sp, #16]
  41923c:	ldur	x8, [x29, #-8]
  419240:	add	x9, x8, #0x1
  419244:	stur	x9, [x29, #-8]
  419248:	ldrb	w10, [x8]
  41924c:	mov	w8, w10
  419250:	ldr	x9, [sp, #16]
  419254:	add	x8, x9, x8
  419258:	str	x8, [sp, #16]
  41925c:	ldr	x8, [sp, #16]
  419260:	and	x8, x8, #0xf0000000
  419264:	str	x8, [sp, #8]
  419268:	cbz	x8, 41928c <_ZdlPvm@@Base+0xcc>
  41926c:	ldr	x8, [sp, #8]
  419270:	ldr	x9, [sp, #16]
  419274:	eor	x8, x9, x8, lsr #24
  419278:	str	x8, [sp, #16]
  41927c:	ldr	x8, [sp, #8]
  419280:	ldr	x9, [sp, #16]
  419284:	eor	x8, x9, x8
  419288:	str	x8, [sp, #16]
  41928c:	b	419224 <_ZdlPvm@@Base+0x64>
  419290:	ldr	x0, [sp, #16]
  419294:	ldp	x29, x30, [sp, #32]
  419298:	add	sp, sp, #0x30
  41929c:	ret
  4192a0:	sub	sp, sp, #0x30
  4192a4:	stp	x29, x30, [sp, #32]
  4192a8:	add	x29, sp, #0x20
  4192ac:	adrp	x8, 421000 <_ZdlPvm@@Base+0x7e40>
  4192b0:	add	x8, x8, #0xa9c
  4192b4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  4192b8:	add	x9, x9, #0xe40
  4192bc:	stur	w0, [x29, #-4]
  4192c0:	str	x8, [sp, #16]
  4192c4:	str	x9, [sp, #8]
  4192c8:	ldr	x8, [sp, #16]
  4192cc:	ldr	w9, [x8]
  4192d0:	ldur	w10, [x29, #-4]
  4192d4:	cmp	w9, w10
  4192d8:	b.hi	419310 <_ZdlPvm@@Base+0x150>  // b.pmore
  4192dc:	ldr	x8, [sp, #16]
  4192e0:	ldr	w9, [x8]
  4192e4:	cbnz	w9, 419300 <_ZdlPvm@@Base+0x140>
  4192e8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  4192ec:	add	x0, x0, #0xa87
  4192f0:	ldr	x1, [sp, #8]
  4192f4:	ldr	x2, [sp, #8]
  4192f8:	ldr	x3, [sp, #8]
  4192fc:	bl	4170ac <printf@plt+0x1592c>
  419300:	ldr	x8, [sp, #16]
  419304:	add	x8, x8, #0x4
  419308:	str	x8, [sp, #16]
  41930c:	b	4192c8 <_ZdlPvm@@Base+0x108>
  419310:	ldr	x8, [sp, #16]
  419314:	ldr	w0, [x8]
  419318:	ldp	x29, x30, [sp, #32]
  41931c:	add	sp, sp, #0x30
  419320:	ret
  419324:	sub	sp, sp, #0x80
  419328:	stp	x29, x30, [sp, #112]
  41932c:	add	x29, sp, #0x70
  419330:	mov	x8, xzr
  419334:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  419338:	add	x9, x9, #0x80a
  41933c:	stur	x0, [x29, #-8]
  419340:	stur	x1, [x29, #-16]
  419344:	stur	x2, [x29, #-24]
  419348:	stur	w3, [x29, #-28]
  41934c:	stur	w4, [x29, #-32]
  419350:	ldur	x10, [x29, #-8]
  419354:	stur	x8, [x29, #-40]
  419358:	ldur	w11, [x29, #-28]
  41935c:	str	x9, [sp, #56]
  419360:	str	x10, [sp, #48]
  419364:	cbz	w11, 419378 <_ZdlPvm@@Base+0x1b8>
  419368:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7e40>
  41936c:	add	x0, x0, #0xaf4
  419370:	bl	4016f0 <getenv@plt>
  419374:	stur	x0, [x29, #-40]
  419378:	mov	x8, xzr
  41937c:	stur	x8, [x29, #-48]
  419380:	ldur	x8, [x29, #-16]
  419384:	cbz	x8, 419394 <_ZdlPvm@@Base+0x1d4>
  419388:	ldur	x0, [x29, #-16]
  41938c:	bl	4016f0 <getenv@plt>
  419390:	stur	x0, [x29, #-48]
  419394:	ldur	x8, [x29, #-48]
  419398:	cbz	x8, 4193bc <_ZdlPvm@@Base+0x1fc>
  41939c:	ldur	x8, [x29, #-48]
  4193a0:	ldrb	w9, [x8]
  4193a4:	cbz	w9, 4193bc <_ZdlPvm@@Base+0x1fc>
  4193a8:	ldur	x0, [x29, #-48]
  4193ac:	bl	401480 <strlen@plt>
  4193b0:	add	x8, x0, #0x1
  4193b4:	str	x8, [sp, #40]
  4193b8:	b	4193c4 <_ZdlPvm@@Base+0x204>
  4193bc:	mov	x8, xzr
  4193c0:	str	x8, [sp, #40]
  4193c4:	ldr	x8, [sp, #40]
  4193c8:	ldur	w9, [x29, #-32]
  4193cc:	mov	w10, wzr
  4193d0:	mov	w11, #0x2                   	// #2
  4193d4:	cmp	w9, #0x0
  4193d8:	csel	w9, w11, w10, ne  // ne = any
  4193dc:	add	x8, x8, w9, sxtw
  4193e0:	ldur	x12, [x29, #-40]
  4193e4:	str	x8, [sp, #32]
  4193e8:	cbz	x12, 41940c <_ZdlPvm@@Base+0x24c>
  4193ec:	ldur	x8, [x29, #-40]
  4193f0:	ldrb	w9, [x8]
  4193f4:	cbz	w9, 41940c <_ZdlPvm@@Base+0x24c>
  4193f8:	ldur	x0, [x29, #-40]
  4193fc:	bl	401480 <strlen@plt>
  419400:	add	x8, x0, #0x1
  419404:	str	x8, [sp, #24]
  419408:	b	419414 <_ZdlPvm@@Base+0x254>
  41940c:	mov	x8, xzr
  419410:	str	x8, [sp, #24]
  419414:	ldr	x8, [sp, #24]
  419418:	ldr	x9, [sp, #32]
  41941c:	add	x8, x9, x8
  419420:	ldur	x10, [x29, #-24]
  419424:	str	x8, [sp, #16]
  419428:	cbz	x10, 419448 <_ZdlPvm@@Base+0x288>
  41942c:	ldur	x8, [x29, #-24]
  419430:	ldrb	w9, [x8]
  419434:	cbz	w9, 419448 <_ZdlPvm@@Base+0x288>
  419438:	ldur	x0, [x29, #-24]
  41943c:	bl	401480 <strlen@plt>
  419440:	str	x0, [sp, #8]
  419444:	b	419450 <_ZdlPvm@@Base+0x290>
  419448:	mov	x8, xzr
  41944c:	str	x8, [sp, #8]
  419450:	ldr	x8, [sp, #8]
  419454:	ldr	x9, [sp, #16]
  419458:	add	x8, x9, x8
  41945c:	add	x0, x8, #0x1
  419460:	bl	401430 <_Znam@plt>
  419464:	ldr	x8, [sp, #48]
  419468:	str	x0, [x8]
  41946c:	ldr	x9, [x8]
  419470:	mov	w10, #0x0                   	// #0
  419474:	strb	w10, [x9]
  419478:	ldur	x9, [x29, #-48]
  41947c:	cbz	x9, 4194b0 <_ZdlPvm@@Base+0x2f0>
  419480:	ldur	x8, [x29, #-48]
  419484:	ldrb	w9, [x8]
  419488:	cbz	w9, 4194b0 <_ZdlPvm@@Base+0x2f0>
  41948c:	ldr	x8, [sp, #48]
  419490:	ldr	x0, [x8]
  419494:	ldur	x1, [x29, #-48]
  419498:	bl	401770 <strcat@plt>
  41949c:	ldr	x8, [sp, #48]
  4194a0:	ldr	x9, [x8]
  4194a4:	mov	x0, x9
  4194a8:	ldr	x1, [sp, #56]
  4194ac:	bl	401770 <strcat@plt>
  4194b0:	ldur	w8, [x29, #-32]
  4194b4:	cbz	w8, 4194e0 <_ZdlPvm@@Base+0x320>
  4194b8:	ldr	x8, [sp, #48]
  4194bc:	ldr	x0, [x8]
  4194c0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2e40>
  4194c4:	add	x1, x1, #0x285
  4194c8:	bl	401770 <strcat@plt>
  4194cc:	ldr	x8, [sp, #48]
  4194d0:	ldr	x9, [x8]
  4194d4:	mov	x0, x9
  4194d8:	ldr	x1, [sp, #56]
  4194dc:	bl	401770 <strcat@plt>
  4194e0:	ldur	x8, [x29, #-40]
  4194e4:	cbz	x8, 419518 <_ZdlPvm@@Base+0x358>
  4194e8:	ldur	x8, [x29, #-40]
  4194ec:	ldrb	w9, [x8]
  4194f0:	cbz	w9, 419518 <_ZdlPvm@@Base+0x358>
  4194f4:	ldr	x8, [sp, #48]
  4194f8:	ldr	x0, [x8]
  4194fc:	ldur	x1, [x29, #-40]
  419500:	bl	401770 <strcat@plt>
  419504:	ldr	x8, [sp, #48]
  419508:	ldr	x9, [x8]
  41950c:	mov	x0, x9
  419510:	ldr	x1, [sp, #56]
  419514:	bl	401770 <strcat@plt>
  419518:	ldur	x8, [x29, #-24]
  41951c:	cbz	x8, 41953c <_ZdlPvm@@Base+0x37c>
  419520:	ldur	x8, [x29, #-24]
  419524:	ldrb	w9, [x8]
  419528:	cbz	w9, 41953c <_ZdlPvm@@Base+0x37c>
  41952c:	ldr	x8, [sp, #48]
  419530:	ldr	x0, [x8]
  419534:	ldur	x1, [x29, #-24]
  419538:	bl	401770 <strcat@plt>
  41953c:	ldr	x8, [sp, #48]
  419540:	ldr	x0, [x8]
  419544:	bl	401480 <strlen@plt>
  419548:	ldr	x8, [sp, #48]
  41954c:	str	w0, [x8, #8]
  419550:	ldp	x29, x30, [sp, #112]
  419554:	add	sp, sp, #0x80
  419558:	ret
  41955c:	sub	sp, sp, #0x20
  419560:	stp	x29, x30, [sp, #16]
  419564:	add	x29, sp, #0x10
  419568:	str	x0, [sp, #8]
  41956c:	ldr	x8, [sp, #8]
  419570:	ldr	x8, [x8]
  419574:	str	x8, [sp]
  419578:	cbz	x8, 419584 <_ZdlPvm@@Base+0x3c4>
  41957c:	ldr	x0, [sp]
  419580:	bl	401650 <_ZdaPv@plt>
  419584:	ldp	x29, x30, [sp, #16]
  419588:	add	sp, sp, #0x20
  41958c:	ret
  419590:	sub	sp, sp, #0x50
  419594:	stp	x29, x30, [sp, #64]
  419598:	add	x29, sp, #0x40
  41959c:	stur	x0, [x29, #-8]
  4195a0:	stur	x1, [x29, #-16]
  4195a4:	ldur	x8, [x29, #-8]
  4195a8:	ldr	x9, [x8]
  4195ac:	stur	x9, [x29, #-24]
  4195b0:	ldur	x0, [x29, #-24]
  4195b4:	str	x8, [sp, #16]
  4195b8:	bl	401480 <strlen@plt>
  4195bc:	stur	w0, [x29, #-28]
  4195c0:	ldur	x0, [x29, #-16]
  4195c4:	bl	401480 <strlen@plt>
  4195c8:	str	w0, [sp, #32]
  4195cc:	ldur	w10, [x29, #-28]
  4195d0:	add	w10, w10, #0x1
  4195d4:	ldr	w11, [sp, #32]
  4195d8:	add	w10, w10, w11
  4195dc:	add	w10, w10, #0x1
  4195e0:	mov	w8, w10
  4195e4:	ubfx	x0, x8, #0, #32
  4195e8:	bl	401430 <_Znam@plt>
  4195ec:	ldr	x8, [sp, #16]
  4195f0:	str	x0, [x8]
  4195f4:	ldr	x0, [x8]
  4195f8:	ldur	x1, [x29, #-24]
  4195fc:	ldur	w10, [x29, #-28]
  419600:	ldr	w11, [x8, #8]
  419604:	subs	w10, w10, w11
  419608:	mov	w9, w10
  41960c:	ubfx	x2, x9, #0, #32
  419610:	bl	401450 <memcpy@plt>
  419614:	ldr	x8, [sp, #16]
  419618:	ldr	x9, [x8]
  41961c:	str	x9, [sp, #24]
  419620:	ldur	w10, [x29, #-28]
  419624:	ldr	w11, [x8, #8]
  419628:	subs	w10, w10, w11
  41962c:	ldr	x9, [sp, #24]
  419630:	mov	w12, w10
  419634:	ubfx	x12, x12, #0, #32
  419638:	add	x9, x9, x12
  41963c:	str	x9, [sp, #24]
  419640:	ldr	w10, [x8, #8]
  419644:	cbnz	w10, 41965c <_ZdlPvm@@Base+0x49c>
  419648:	ldr	x8, [sp, #24]
  41964c:	add	x9, x8, #0x1
  419650:	str	x9, [sp, #24]
  419654:	mov	w10, #0x3a                  	// #58
  419658:	strb	w10, [x8]
  41965c:	ldr	x0, [sp, #24]
  419660:	ldur	x1, [x29, #-16]
  419664:	ldr	w8, [sp, #32]
  419668:	mov	w2, w8
  41966c:	bl	401450 <memcpy@plt>
  419670:	ldr	w8, [sp, #32]
  419674:	mov	w9, w8
  419678:	ldr	x10, [sp, #24]
  41967c:	add	x9, x10, x9
  419680:	str	x9, [sp, #24]
  419684:	ldr	x9, [sp, #16]
  419688:	ldr	w8, [x9, #8]
  41968c:	cmp	w8, #0x0
  419690:	cset	w8, ls  // ls = plast
  419694:	tbnz	w8, #0, 4196fc <_ZdlPvm@@Base+0x53c>
  419698:	ldr	x8, [sp, #24]
  41969c:	add	x9, x8, #0x1
  4196a0:	str	x9, [sp, #24]
  4196a4:	mov	w10, #0x3a                  	// #58
  4196a8:	strb	w10, [x8]
  4196ac:	ldr	x0, [sp, #24]
  4196b0:	ldur	x8, [x29, #-24]
  4196b4:	ldur	w10, [x29, #-28]
  4196b8:	mov	w9, w10
  4196bc:	add	x8, x8, x9
  4196c0:	ldr	x9, [sp, #16]
  4196c4:	ldr	w10, [x9, #8]
  4196c8:	mov	w11, w10
  4196cc:	mov	x12, xzr
  4196d0:	subs	x11, x12, x11
  4196d4:	add	x1, x8, x11
  4196d8:	ldr	w10, [x9, #8]
  4196dc:	mov	w2, w10
  4196e0:	bl	401450 <memcpy@plt>
  4196e4:	ldr	x8, [sp, #16]
  4196e8:	ldr	w10, [x8, #8]
  4196ec:	mov	w9, w10
  4196f0:	ldr	x11, [sp, #24]
  4196f4:	add	x9, x11, x9
  4196f8:	str	x9, [sp, #24]
  4196fc:	ldr	x8, [sp, #24]
  419700:	add	x9, x8, #0x1
  419704:	str	x9, [sp, #24]
  419708:	mov	w10, #0x0                   	// #0
  41970c:	strb	w10, [x8]
  419710:	ldur	x8, [x29, #-24]
  419714:	str	x8, [sp, #8]
  419718:	cbz	x8, 419724 <_ZdlPvm@@Base+0x564>
  41971c:	ldr	x0, [sp, #8]
  419720:	bl	401650 <_ZdaPv@plt>
  419724:	ldp	x29, x30, [sp, #64]
  419728:	add	sp, sp, #0x50
  41972c:	ret
  419730:	sub	sp, sp, #0x90
  419734:	stp	x29, x30, [sp, #128]
  419738:	add	x29, sp, #0x80
  41973c:	mov	w8, #0x61                  	// #97
  419740:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  419744:	add	x9, x9, #0xaf9
  419748:	stur	x0, [x29, #-16]
  41974c:	stur	x1, [x29, #-24]
  419750:	stur	x2, [x29, #-32]
  419754:	ldur	x10, [x29, #-16]
  419758:	ldur	x11, [x29, #-24]
  41975c:	cmp	x11, #0x0
  419760:	cset	w12, ne  // ne = any
  419764:	and	w0, w12, #0x1
  419768:	mov	w1, w8
  41976c:	mov	x2, x9
  419770:	str	x10, [sp, #24]
  419774:	bl	403a74 <printf@plt+0x22f4>
  419778:	ldur	x9, [x29, #-24]
  41977c:	ldrb	w8, [x9]
  419780:	cmp	w8, #0x2f
  419784:	b.eq	419798 <_ZdlPvm@@Base+0x5d8>  // b.none
  419788:	ldr	x8, [sp, #24]
  41978c:	ldr	x9, [x8]
  419790:	ldrb	w10, [x9]
  419794:	cbnz	w10, 4197e4 <_ZdlPvm@@Base+0x624>
  419798:	ldur	x0, [x29, #-24]
  41979c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  4197a0:	add	x1, x1, #0xc70
  4197a4:	bl	401670 <fopen@plt>
  4197a8:	stur	x0, [x29, #-40]
  4197ac:	ldur	x8, [x29, #-40]
  4197b0:	cbz	x8, 4197d8 <_ZdlPvm@@Base+0x618>
  4197b4:	ldur	x8, [x29, #-32]
  4197b8:	cbz	x8, 4197cc <_ZdlPvm@@Base+0x60c>
  4197bc:	ldur	x0, [x29, #-24]
  4197c0:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  4197c4:	ldur	x8, [x29, #-32]
  4197c8:	str	x0, [x8]
  4197cc:	ldur	x8, [x29, #-40]
  4197d0:	stur	x8, [x29, #-8]
  4197d4:	b	419994 <_ZdlPvm@@Base+0x7d4>
  4197d8:	mov	x8, xzr
  4197dc:	stur	x8, [x29, #-8]
  4197e0:	b	419994 <_ZdlPvm@@Base+0x7d4>
  4197e4:	ldur	x0, [x29, #-24]
  4197e8:	bl	401480 <strlen@plt>
  4197ec:	stur	w0, [x29, #-44]
  4197f0:	ldr	x8, [sp, #24]
  4197f4:	ldr	x9, [x8]
  4197f8:	stur	x9, [x29, #-56]
  4197fc:	ldur	x0, [x29, #-56]
  419800:	mov	w1, #0x3a                  	// #58
  419804:	bl	401520 <strchr@plt>
  419808:	str	x0, [sp, #64]
  41980c:	ldr	x8, [sp, #64]
  419810:	cbnz	x8, 419828 <_ZdlPvm@@Base+0x668>
  419814:	ldur	x0, [x29, #-56]
  419818:	mov	w8, wzr
  41981c:	mov	w1, w8
  419820:	bl	401520 <strchr@plt>
  419824:	str	x0, [sp, #64]
  419828:	ldr	x8, [sp, #64]
  41982c:	ldur	x9, [x29, #-56]
  419830:	mov	w10, #0x0                   	// #0
  419834:	cmp	x8, x9
  419838:	str	w10, [sp, #20]
  41983c:	b.ls	419860 <_ZdlPvm@@Base+0x6a0>  // b.plast
  419840:	ldr	x8, [sp, #64]
  419844:	ldurb	w1, [x8, #-1]
  419848:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  41984c:	add	x0, x0, #0x593
  419850:	bl	401520 <strchr@plt>
  419854:	cmp	x0, #0x0
  419858:	cset	w9, eq  // eq = none
  41985c:	str	w9, [sp, #20]
  419860:	ldr	w8, [sp, #20]
  419864:	and	w8, w8, #0x1
  419868:	str	w8, [sp, #60]
  41986c:	ldr	x9, [sp, #64]
  419870:	ldur	x10, [x29, #-56]
  419874:	subs	x9, x9, x10
  419878:	ldrsw	x10, [sp, #60]
  41987c:	add	x9, x9, x10
  419880:	ldur	w8, [x29, #-44]
  419884:	mov	w10, w8
  419888:	add	x9, x9, x10
  41988c:	add	x0, x9, #0x1
  419890:	bl	401430 <_Znam@plt>
  419894:	str	x0, [sp, #48]
  419898:	ldr	x0, [sp, #48]
  41989c:	ldur	x1, [x29, #-56]
  4198a0:	ldr	x9, [sp, #64]
  4198a4:	ldur	x10, [x29, #-56]
  4198a8:	subs	x2, x9, x10
  4198ac:	bl	401450 <memcpy@plt>
  4198b0:	ldr	w8, [sp, #60]
  4198b4:	cbz	w8, 4198d4 <_ZdlPvm@@Base+0x714>
  4198b8:	ldr	x8, [sp, #48]
  4198bc:	ldr	x9, [sp, #64]
  4198c0:	ldur	x10, [x29, #-56]
  4198c4:	subs	x9, x9, x10
  4198c8:	add	x8, x8, x9
  4198cc:	mov	w11, #0x2f                  	// #47
  4198d0:	strb	w11, [x8]
  4198d4:	ldr	x8, [sp, #48]
  4198d8:	ldr	x9, [sp, #64]
  4198dc:	ldur	x10, [x29, #-56]
  4198e0:	subs	x9, x9, x10
  4198e4:	add	x8, x8, x9
  4198e8:	ldrsw	x9, [sp, #60]
  4198ec:	add	x0, x8, x9
  4198f0:	ldur	x1, [x29, #-24]
  4198f4:	bl	401550 <strcpy@plt>
  4198f8:	ldr	x8, [sp, #48]
  4198fc:	mov	x0, x8
  419900:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  419904:	str	x0, [sp, #40]
  419908:	ldr	x8, [sp, #48]
  41990c:	str	x8, [sp, #8]
  419910:	cbz	x8, 41991c <_ZdlPvm@@Base+0x75c>
  419914:	ldr	x0, [sp, #8]
  419918:	bl	401650 <_ZdaPv@plt>
  41991c:	ldr	x0, [sp, #40]
  419920:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  419924:	add	x1, x1, #0xc70
  419928:	bl	401670 <fopen@plt>
  41992c:	str	x0, [sp, #32]
  419930:	ldr	x8, [sp, #32]
  419934:	cbz	x8, 419964 <_ZdlPvm@@Base+0x7a4>
  419938:	ldur	x8, [x29, #-32]
  41993c:	cbz	x8, 419950 <_ZdlPvm@@Base+0x790>
  419940:	ldr	x8, [sp, #40]
  419944:	ldur	x9, [x29, #-32]
  419948:	str	x8, [x9]
  41994c:	b	419958 <_ZdlPvm@@Base+0x798>
  419950:	ldr	x0, [sp, #40]
  419954:	bl	401510 <free@plt>
  419958:	ldr	x8, [sp, #32]
  41995c:	stur	x8, [x29, #-8]
  419960:	b	419994 <_ZdlPvm@@Base+0x7d4>
  419964:	ldr	x0, [sp, #40]
  419968:	bl	401510 <free@plt>
  41996c:	ldr	x8, [sp, #64]
  419970:	ldrb	w9, [x8]
  419974:	cbnz	w9, 41997c <_ZdlPvm@@Base+0x7bc>
  419978:	b	41998c <_ZdlPvm@@Base+0x7cc>
  41997c:	ldr	x8, [sp, #64]
  419980:	add	x8, x8, #0x1
  419984:	stur	x8, [x29, #-56]
  419988:	b	4197fc <_ZdlPvm@@Base+0x63c>
  41998c:	mov	x8, xzr
  419990:	stur	x8, [x29, #-8]
  419994:	ldur	x0, [x29, #-8]
  419998:	ldp	x29, x30, [sp, #128]
  41999c:	add	sp, sp, #0x90
  4199a0:	ret
  4199a4:	sub	sp, sp, #0xb0
  4199a8:	stp	x29, x30, [sp, #160]
  4199ac:	add	x29, sp, #0xa0
  4199b0:	stur	x0, [x29, #-16]
  4199b4:	stur	x1, [x29, #-24]
  4199b8:	stur	x2, [x29, #-32]
  4199bc:	stur	x3, [x29, #-40]
  4199c0:	ldur	x8, [x29, #-16]
  4199c4:	ldur	x9, [x29, #-40]
  4199c8:	str	x8, [sp, #32]
  4199cc:	cbnz	x9, 4199dc <_ZdlPvm@@Base+0x81c>
  4199d0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x1e40>
  4199d4:	add	x8, x8, #0xc70
  4199d8:	stur	x8, [x29, #-40]
  4199dc:	ldur	x0, [x29, #-40]
  4199e0:	mov	w1, #0x72                  	// #114
  4199e4:	bl	401520 <strchr@plt>
  4199e8:	cmp	x0, #0x0
  4199ec:	cset	w8, ne  // ne = any
  4199f0:	and	w8, w8, #0x1
  4199f4:	sturb	w8, [x29, #-41]
  4199f8:	ldur	x9, [x29, #-24]
  4199fc:	cbz	x9, 419a14 <_ZdlPvm@@Base+0x854>
  419a00:	ldur	x0, [x29, #-24]
  419a04:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  419a08:	add	x1, x1, #0xfde
  419a0c:	bl	401680 <strcmp@plt>
  419a10:	cbnz	w0, 419a80 <_ZdlPvm@@Base+0x8c0>
  419a14:	ldur	x8, [x29, #-32]
  419a18:	cbz	x8, 419a44 <_ZdlPvm@@Base+0x884>
  419a1c:	ldurb	w8, [x29, #-41]
  419a20:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  419a24:	add	x9, x9, #0xb20
  419a28:	adrp	x10, 421000 <_ZdlPvm@@Base+0x7e40>
  419a2c:	add	x10, x10, #0xb1a
  419a30:	tst	w8, #0x1
  419a34:	csel	x0, x10, x9, ne  // ne = any
  419a38:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  419a3c:	ldur	x9, [x29, #-32]
  419a40:	str	x0, [x9]
  419a44:	ldurb	w8, [x29, #-41]
  419a48:	tbnz	w8, #0, 419a50 <_ZdlPvm@@Base+0x890>
  419a4c:	b	419a64 <_ZdlPvm@@Base+0x8a4>
  419a50:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419a54:	add	x8, x8, #0xa00
  419a58:	ldr	x8, [x8]
  419a5c:	str	x8, [sp, #24]
  419a60:	b	419a74 <_ZdlPvm@@Base+0x8b4>
  419a64:	adrp	x8, 438000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419a68:	add	x8, x8, #0xa08
  419a6c:	ldr	x8, [x8]
  419a70:	str	x8, [sp, #24]
  419a74:	ldr	x8, [sp, #24]
  419a78:	stur	x8, [x29, #-8]
  419a7c:	b	419ce4 <_ZdlPvm@@Base+0xb24>
  419a80:	ldurb	w8, [x29, #-41]
  419a84:	tbnz	w8, #0, 419a8c <_ZdlPvm@@Base+0x8cc>
  419a88:	b	419aac <_ZdlPvm@@Base+0x8ec>
  419a8c:	ldur	x8, [x29, #-24]
  419a90:	ldrb	w9, [x8]
  419a94:	cmp	w9, #0x2f
  419a98:	b.eq	419aac <_ZdlPvm@@Base+0x8ec>  // b.none
  419a9c:	ldr	x8, [sp, #32]
  419aa0:	ldr	x9, [x8]
  419aa4:	ldrb	w10, [x9]
  419aa8:	cbnz	w10, 419af4 <_ZdlPvm@@Base+0x934>
  419aac:	ldur	x0, [x29, #-24]
  419ab0:	ldur	x1, [x29, #-40]
  419ab4:	bl	401670 <fopen@plt>
  419ab8:	stur	x0, [x29, #-56]
  419abc:	ldur	x8, [x29, #-56]
  419ac0:	cbz	x8, 419ae8 <_ZdlPvm@@Base+0x928>
  419ac4:	ldur	x8, [x29, #-32]
  419ac8:	cbz	x8, 419adc <_ZdlPvm@@Base+0x91c>
  419acc:	ldur	x0, [x29, #-24]
  419ad0:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  419ad4:	ldur	x8, [x29, #-32]
  419ad8:	str	x0, [x8]
  419adc:	ldur	x8, [x29, #-56]
  419ae0:	stur	x8, [x29, #-8]
  419ae4:	b	419ce4 <_ZdlPvm@@Base+0xb24>
  419ae8:	mov	x8, xzr
  419aec:	stur	x8, [x29, #-8]
  419af0:	b	419ce4 <_ZdlPvm@@Base+0xb24>
  419af4:	ldur	x0, [x29, #-24]
  419af8:	bl	401480 <strlen@plt>
  419afc:	stur	w0, [x29, #-60]
  419b00:	ldr	x8, [sp, #32]
  419b04:	ldr	x9, [x8]
  419b08:	stur	x9, [x29, #-72]
  419b0c:	ldur	x0, [x29, #-72]
  419b10:	mov	w1, #0x3a                  	// #58
  419b14:	bl	401520 <strchr@plt>
  419b18:	str	x0, [sp, #80]
  419b1c:	ldr	x8, [sp, #80]
  419b20:	cbnz	x8, 419b38 <_ZdlPvm@@Base+0x978>
  419b24:	ldur	x0, [x29, #-72]
  419b28:	mov	w8, wzr
  419b2c:	mov	w1, w8
  419b30:	bl	401520 <strchr@plt>
  419b34:	str	x0, [sp, #80]
  419b38:	ldr	x8, [sp, #80]
  419b3c:	ldur	x9, [x29, #-72]
  419b40:	mov	w10, #0x0                   	// #0
  419b44:	cmp	x8, x9
  419b48:	str	w10, [sp, #20]
  419b4c:	b.ls	419b70 <_ZdlPvm@@Base+0x9b0>  // b.plast
  419b50:	ldr	x8, [sp, #80]
  419b54:	ldurb	w1, [x8, #-1]
  419b58:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4e40>
  419b5c:	add	x0, x0, #0x593
  419b60:	bl	401520 <strchr@plt>
  419b64:	cmp	x0, #0x0
  419b68:	cset	w9, eq  // eq = none
  419b6c:	str	w9, [sp, #20]
  419b70:	ldr	w8, [sp, #20]
  419b74:	and	w8, w8, #0x1
  419b78:	str	w8, [sp, #76]
  419b7c:	ldr	x9, [sp, #80]
  419b80:	ldur	x10, [x29, #-72]
  419b84:	subs	x9, x9, x10
  419b88:	ldrsw	x10, [sp, #76]
  419b8c:	add	x9, x9, x10
  419b90:	ldur	w8, [x29, #-60]
  419b94:	mov	w10, w8
  419b98:	add	x9, x9, x10
  419b9c:	add	x0, x9, #0x1
  419ba0:	bl	401430 <_Znam@plt>
  419ba4:	str	x0, [sp, #64]
  419ba8:	ldr	x0, [sp, #64]
  419bac:	ldur	x1, [x29, #-72]
  419bb0:	ldr	x9, [sp, #80]
  419bb4:	ldur	x10, [x29, #-72]
  419bb8:	subs	x2, x9, x10
  419bbc:	bl	401450 <memcpy@plt>
  419bc0:	ldr	w8, [sp, #76]
  419bc4:	cbz	w8, 419be4 <_ZdlPvm@@Base+0xa24>
  419bc8:	ldr	x8, [sp, #64]
  419bcc:	ldr	x9, [sp, #80]
  419bd0:	ldur	x10, [x29, #-72]
  419bd4:	subs	x9, x9, x10
  419bd8:	add	x8, x8, x9
  419bdc:	mov	w11, #0x2f                  	// #47
  419be0:	strb	w11, [x8]
  419be4:	ldr	x8, [sp, #64]
  419be8:	ldr	x9, [sp, #80]
  419bec:	ldur	x10, [x29, #-72]
  419bf0:	subs	x9, x9, x10
  419bf4:	add	x8, x8, x9
  419bf8:	ldrsw	x9, [sp, #76]
  419bfc:	add	x0, x8, x9
  419c00:	ldur	x1, [x29, #-24]
  419c04:	bl	401550 <strcpy@plt>
  419c08:	ldr	x8, [sp, #64]
  419c0c:	mov	x0, x8
  419c10:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  419c14:	str	x0, [sp, #56]
  419c18:	ldr	x8, [sp, #64]
  419c1c:	str	x8, [sp, #8]
  419c20:	cbz	x8, 419c2c <_ZdlPvm@@Base+0xa6c>
  419c24:	ldr	x0, [sp, #8]
  419c28:	bl	401650 <_ZdaPv@plt>
  419c2c:	ldr	x0, [sp, #56]
  419c30:	ldur	x1, [x29, #-40]
  419c34:	bl	401670 <fopen@plt>
  419c38:	str	x0, [sp, #48]
  419c3c:	ldr	x8, [sp, #48]
  419c40:	cbz	x8, 419c70 <_ZdlPvm@@Base+0xab0>
  419c44:	ldur	x8, [x29, #-32]
  419c48:	cbz	x8, 419c5c <_ZdlPvm@@Base+0xa9c>
  419c4c:	ldr	x8, [sp, #56]
  419c50:	ldur	x9, [x29, #-32]
  419c54:	str	x8, [x9]
  419c58:	b	419c64 <_ZdlPvm@@Base+0xaa4>
  419c5c:	ldr	x0, [sp, #56]
  419c60:	bl	401510 <free@plt>
  419c64:	ldr	x8, [sp, #48]
  419c68:	stur	x8, [x29, #-8]
  419c6c:	b	419ce4 <_ZdlPvm@@Base+0xb24>
  419c70:	bl	401660 <__errno_location@plt>
  419c74:	ldr	w8, [x0]
  419c78:	str	w8, [sp, #44]
  419c7c:	ldr	x0, [sp, #56]
  419c80:	bl	401510 <free@plt>
  419c84:	ldr	w8, [sp, #44]
  419c88:	cmp	w8, #0x2
  419c8c:	b.eq	419cb0 <_ZdlPvm@@Base+0xaf0>  // b.none
  419c90:	ldr	w8, [sp, #44]
  419c94:	str	w8, [sp, #4]
  419c98:	bl	401660 <__errno_location@plt>
  419c9c:	ldr	w8, [sp, #4]
  419ca0:	str	w8, [x0]
  419ca4:	mov	x9, xzr
  419ca8:	stur	x9, [x29, #-8]
  419cac:	b	419ce4 <_ZdlPvm@@Base+0xb24>
  419cb0:	ldr	x8, [sp, #80]
  419cb4:	ldrb	w9, [x8]
  419cb8:	cbnz	w9, 419cc0 <_ZdlPvm@@Base+0xb00>
  419cbc:	b	419cd0 <_ZdlPvm@@Base+0xb10>
  419cc0:	ldr	x8, [sp, #80]
  419cc4:	add	x8, x8, #0x1
  419cc8:	stur	x8, [x29, #-72]
  419ccc:	b	419b0c <_ZdlPvm@@Base+0x94c>
  419cd0:	bl	401660 <__errno_location@plt>
  419cd4:	mov	w8, #0x2                   	// #2
  419cd8:	str	w8, [x0]
  419cdc:	mov	x9, xzr
  419ce0:	stur	x9, [x29, #-8]
  419ce4:	ldur	x0, [x29, #-8]
  419ce8:	ldp	x29, x30, [sp, #160]
  419cec:	add	sp, sp, #0xb0
  419cf0:	ret
  419cf4:	sub	sp, sp, #0x10
  419cf8:	mov	x8, xzr
  419cfc:	str	x0, [sp, #8]
  419d00:	ldr	x9, [sp, #8]
  419d04:	str	x8, [x9]
  419d08:	str	wzr, [x9, #8]
  419d0c:	str	wzr, [x9, #12]
  419d10:	add	sp, sp, #0x10
  419d14:	ret
  419d18:	sub	sp, sp, #0x30
  419d1c:	stp	x29, x30, [sp, #32]
  419d20:	add	x29, sp, #0x20
  419d24:	mov	w8, #0x57                  	// #87
  419d28:	adrp	x9, 421000 <_ZdlPvm@@Base+0x7e40>
  419d2c:	add	x9, x9, #0xb27
  419d30:	stur	x0, [x29, #-8]
  419d34:	str	x1, [sp, #16]
  419d38:	str	w2, [sp, #12]
  419d3c:	ldur	x10, [x29, #-8]
  419d40:	ldr	w11, [sp, #12]
  419d44:	str	w11, [x10, #8]
  419d48:	ldr	w11, [sp, #12]
  419d4c:	cmp	w11, #0x0
  419d50:	cset	w11, ge  // ge = tcont
  419d54:	and	w0, w11, #0x1
  419d58:	mov	w1, w8
  419d5c:	mov	x2, x9
  419d60:	str	x10, [sp]
  419d64:	bl	403a74 <printf@plt+0x22f4>
  419d68:	ldr	w0, [sp, #12]
  419d6c:	ldr	x9, [sp]
  419d70:	add	x1, x9, #0xc
  419d74:	bl	419da8 <_ZdlPvm@@Base+0xbe8>
  419d78:	ldr	x9, [sp]
  419d7c:	str	x0, [x9]
  419d80:	ldr	w8, [sp, #12]
  419d84:	cbz	w8, 419d9c <_ZdlPvm@@Base+0xbdc>
  419d88:	ldr	x8, [sp]
  419d8c:	ldr	x0, [x8]
  419d90:	ldr	x1, [sp, #16]
  419d94:	ldrsw	x2, [sp, #12]
  419d98:	bl	401450 <memcpy@plt>
  419d9c:	ldp	x29, x30, [sp, #32]
  419da0:	add	sp, sp, #0x30
  419da4:	ret
  419da8:	sub	sp, sp, #0x30
  419dac:	stp	x29, x30, [sp, #32]
  419db0:	add	x29, sp, #0x20
  419db4:	stur	w0, [x29, #-12]
  419db8:	str	x1, [sp, #8]
  419dbc:	ldur	w8, [x29, #-12]
  419dc0:	cbnz	w8, 419dd8 <_ZdlPvm@@Base+0xc18>
  419dc4:	ldr	x8, [sp, #8]
  419dc8:	str	wzr, [x8]
  419dcc:	mov	x8, xzr
  419dd0:	stur	x8, [x29, #-8]
  419dd4:	b	419dfc <_ZdlPvm@@Base+0xc3c>
  419dd8:	ldur	w8, [x29, #-12]
  419ddc:	mov	w9, #0x2                   	// #2
  419de0:	mul	w8, w8, w9
  419de4:	ldr	x10, [sp, #8]
  419de8:	str	w8, [x10]
  419dec:	mov	w0, w8
  419df0:	sxtw	x0, w0
  419df4:	bl	401430 <_Znam@plt>
  419df8:	stur	x0, [x29, #-8]
  419dfc:	ldur	x0, [x29, #-8]
  419e00:	ldp	x29, x30, [sp, #32]
  419e04:	add	sp, sp, #0x30
  419e08:	ret
  419e0c:	sub	sp, sp, #0x30
  419e10:	stp	x29, x30, [sp, #32]
  419e14:	add	x29, sp, #0x20
  419e18:	stur	x0, [x29, #-8]
  419e1c:	str	x1, [sp, #16]
  419e20:	ldur	x8, [x29, #-8]
  419e24:	ldr	x9, [sp, #16]
  419e28:	str	x8, [sp, #8]
  419e2c:	cbnz	x9, 419e48 <_ZdlPvm@@Base+0xc88>
  419e30:	ldr	x8, [sp, #8]
  419e34:	str	wzr, [x8, #8]
  419e38:	mov	x9, xzr
  419e3c:	str	x9, [x8]
  419e40:	str	wzr, [x8, #12]
  419e44:	b	419e88 <_ZdlPvm@@Base+0xcc8>
  419e48:	ldr	x0, [sp, #16]
  419e4c:	bl	401480 <strlen@plt>
  419e50:	ldr	x8, [sp, #8]
  419e54:	str	w0, [x8, #8]
  419e58:	ldr	w0, [x8, #8]
  419e5c:	add	x1, x8, #0xc
  419e60:	bl	419da8 <_ZdlPvm@@Base+0xbe8>
  419e64:	ldr	x8, [sp, #8]
  419e68:	str	x0, [x8]
  419e6c:	ldr	w9, [x8, #8]
  419e70:	cbz	w9, 419e88 <_ZdlPvm@@Base+0xcc8>
  419e74:	ldr	x8, [sp, #8]
  419e78:	ldr	x0, [x8]
  419e7c:	ldr	x1, [sp, #16]
  419e80:	ldrsw	x2, [x8, #8]
  419e84:	bl	401450 <memcpy@plt>
  419e88:	ldp	x29, x30, [sp, #32]
  419e8c:	add	sp, sp, #0x30
  419e90:	ret
  419e94:	sub	sp, sp, #0x30
  419e98:	stp	x29, x30, [sp, #32]
  419e9c:	add	x29, sp, #0x20
  419ea0:	mov	w8, #0x1                   	// #1
  419ea4:	stur	x0, [x29, #-8]
  419ea8:	sturb	w1, [x29, #-9]
  419eac:	ldur	x9, [x29, #-8]
  419eb0:	str	w8, [x9, #8]
  419eb4:	add	x1, x9, #0xc
  419eb8:	mov	w0, w8
  419ebc:	str	x9, [sp, #8]
  419ec0:	bl	419da8 <_ZdlPvm@@Base+0xbe8>
  419ec4:	ldr	x9, [sp, #8]
  419ec8:	str	x0, [x9]
  419ecc:	ldurb	w8, [x29, #-9]
  419ed0:	ldr	x10, [x9]
  419ed4:	strb	w8, [x10]
  419ed8:	ldp	x29, x30, [sp, #32]
  419edc:	add	sp, sp, #0x30
  419ee0:	ret
  419ee4:	sub	sp, sp, #0x30
  419ee8:	stp	x29, x30, [sp, #32]
  419eec:	add	x29, sp, #0x20
  419ef0:	stur	x0, [x29, #-8]
  419ef4:	str	x1, [sp, #16]
  419ef8:	ldur	x8, [x29, #-8]
  419efc:	ldr	x9, [sp, #16]
  419f00:	ldr	w10, [x9, #8]
  419f04:	str	w10, [x8, #8]
  419f08:	ldr	w0, [x8, #8]
  419f0c:	add	x1, x8, #0xc
  419f10:	str	x8, [sp, #8]
  419f14:	bl	419da8 <_ZdlPvm@@Base+0xbe8>
  419f18:	ldr	x8, [sp, #8]
  419f1c:	str	x0, [x8]
  419f20:	ldr	w10, [x8, #8]
  419f24:	cbz	w10, 419f40 <_ZdlPvm@@Base+0xd80>
  419f28:	ldr	x8, [sp, #8]
  419f2c:	ldr	x0, [x8]
  419f30:	ldr	x9, [sp, #16]
  419f34:	ldr	x1, [x9]
  419f38:	ldrsw	x2, [x8, #8]
  419f3c:	bl	401450 <memcpy@plt>
  419f40:	ldp	x29, x30, [sp, #32]
  419f44:	add	sp, sp, #0x30
  419f48:	ret
  419f4c:	sub	sp, sp, #0x20
  419f50:	stp	x29, x30, [sp, #16]
  419f54:	add	x29, sp, #0x10
  419f58:	str	x0, [sp, #8]
  419f5c:	ldr	x8, [sp, #8]
  419f60:	ldr	x0, [x8]
  419f64:	ldr	w1, [x8, #12]
  419f68:	bl	419f80 <_ZdlPvm@@Base+0xdc0>
  419f6c:	b	419f70 <_ZdlPvm@@Base+0xdb0>
  419f70:	ldp	x29, x30, [sp, #16]
  419f74:	add	sp, sp, #0x20
  419f78:	ret
  419f7c:	bl	407b34 <printf@plt+0x63b4>
  419f80:	sub	sp, sp, #0x30
  419f84:	stp	x29, x30, [sp, #32]
  419f88:	add	x29, sp, #0x20
  419f8c:	stur	x0, [x29, #-8]
  419f90:	stur	w1, [x29, #-12]
  419f94:	ldur	x8, [x29, #-8]
  419f98:	str	x8, [sp, #8]
  419f9c:	cbz	x8, 419fa8 <_ZdlPvm@@Base+0xde8>
  419fa0:	ldr	x0, [sp, #8]
  419fa4:	bl	401650 <_ZdaPv@plt>
  419fa8:	ldp	x29, x30, [sp, #32]
  419fac:	add	sp, sp, #0x30
  419fb0:	ret
  419fb4:	sub	sp, sp, #0x30
  419fb8:	stp	x29, x30, [sp, #32]
  419fbc:	add	x29, sp, #0x20
  419fc0:	stur	x0, [x29, #-8]
  419fc4:	str	x1, [sp, #16]
  419fc8:	ldur	x8, [x29, #-8]
  419fcc:	ldr	x0, [x8]
  419fd0:	ldr	w1, [x8, #12]
  419fd4:	ldr	x9, [sp, #16]
  419fd8:	ldr	w2, [x9, #8]
  419fdc:	add	x3, x8, #0xc
  419fe0:	str	x8, [sp, #8]
  419fe4:	bl	41a02c <_ZdlPvm@@Base+0xe6c>
  419fe8:	ldr	x8, [sp, #8]
  419fec:	str	x0, [x8]
  419ff0:	ldr	x9, [sp, #16]
  419ff4:	ldr	w10, [x9, #8]
  419ff8:	str	w10, [x8, #8]
  419ffc:	ldr	w10, [x8, #8]
  41a000:	cbz	w10, 41a01c <_ZdlPvm@@Base+0xe5c>
  41a004:	ldr	x8, [sp, #8]
  41a008:	ldr	x0, [x8]
  41a00c:	ldr	x9, [sp, #16]
  41a010:	ldr	x1, [x9]
  41a014:	ldrsw	x2, [x8, #8]
  41a018:	bl	401450 <memcpy@plt>
  41a01c:	ldr	x0, [sp, #8]
  41a020:	ldp	x29, x30, [sp, #32]
  41a024:	add	sp, sp, #0x30
  41a028:	ret
  41a02c:	sub	sp, sp, #0x40
  41a030:	stp	x29, x30, [sp, #48]
  41a034:	add	x29, sp, #0x30
  41a038:	stur	x0, [x29, #-16]
  41a03c:	stur	w1, [x29, #-20]
  41a040:	str	w2, [sp, #24]
  41a044:	str	x3, [sp, #16]
  41a048:	ldur	w8, [x29, #-20]
  41a04c:	ldr	w9, [sp, #24]
  41a050:	cmp	w8, w9
  41a054:	b.lt	41a070 <_ZdlPvm@@Base+0xeb0>  // b.tstop
  41a058:	ldur	w8, [x29, #-20]
  41a05c:	ldr	x9, [sp, #16]
  41a060:	str	w8, [x9]
  41a064:	ldur	x9, [x29, #-16]
  41a068:	stur	x9, [x29, #-8]
  41a06c:	b	41a0c4 <_ZdlPvm@@Base+0xf04>
  41a070:	ldur	x8, [x29, #-16]
  41a074:	str	x8, [sp, #8]
  41a078:	cbz	x8, 41a084 <_ZdlPvm@@Base+0xec4>
  41a07c:	ldr	x0, [sp, #8]
  41a080:	bl	401650 <_ZdaPv@plt>
  41a084:	ldr	w8, [sp, #24]
  41a088:	cbnz	w8, 41a0a0 <_ZdlPvm@@Base+0xee0>
  41a08c:	ldr	x8, [sp, #16]
  41a090:	str	wzr, [x8]
  41a094:	mov	x8, xzr
  41a098:	stur	x8, [x29, #-8]
  41a09c:	b	41a0c4 <_ZdlPvm@@Base+0xf04>
  41a0a0:	ldr	w8, [sp, #24]
  41a0a4:	mov	w9, #0x2                   	// #2
  41a0a8:	mul	w8, w8, w9
  41a0ac:	ldr	x10, [sp, #16]
  41a0b0:	str	w8, [x10]
  41a0b4:	mov	w0, w8
  41a0b8:	sxtw	x0, w0
  41a0bc:	bl	401430 <_Znam@plt>
  41a0c0:	stur	x0, [x29, #-8]
  41a0c4:	ldur	x0, [x29, #-8]
  41a0c8:	ldp	x29, x30, [sp, #48]
  41a0cc:	add	sp, sp, #0x40
  41a0d0:	ret
  41a0d4:	sub	sp, sp, #0x30
  41a0d8:	stp	x29, x30, [sp, #32]
  41a0dc:	add	x29, sp, #0x20
  41a0e0:	stur	x0, [x29, #-8]
  41a0e4:	str	x1, [sp, #16]
  41a0e8:	ldur	x8, [x29, #-8]
  41a0ec:	ldr	x9, [sp, #16]
  41a0f0:	str	x8, [sp]
  41a0f4:	cbnz	x9, 41a120 <_ZdlPvm@@Base+0xf60>
  41a0f8:	ldr	x8, [sp]
  41a0fc:	ldr	x0, [x8]
  41a100:	ldr	w1, [x8, #8]
  41a104:	bl	419f80 <_ZdlPvm@@Base+0xdc0>
  41a108:	ldr	x8, [sp]
  41a10c:	str	wzr, [x8, #8]
  41a110:	mov	x9, xzr
  41a114:	str	x9, [x8]
  41a118:	str	wzr, [x8, #12]
  41a11c:	b	41a170 <_ZdlPvm@@Base+0xfb0>
  41a120:	ldr	x0, [sp, #16]
  41a124:	bl	401480 <strlen@plt>
  41a128:	str	w0, [sp, #12]
  41a12c:	ldr	x8, [sp]
  41a130:	ldr	x0, [x8]
  41a134:	ldr	w1, [x8, #12]
  41a138:	ldr	w2, [sp, #12]
  41a13c:	add	x3, x8, #0xc
  41a140:	bl	41a02c <_ZdlPvm@@Base+0xe6c>
  41a144:	ldr	x8, [sp]
  41a148:	str	x0, [x8]
  41a14c:	ldr	w9, [sp, #12]
  41a150:	str	w9, [x8, #8]
  41a154:	ldr	w9, [x8, #8]
  41a158:	cbz	w9, 41a170 <_ZdlPvm@@Base+0xfb0>
  41a15c:	ldr	x8, [sp]
  41a160:	ldr	x0, [x8]
  41a164:	ldr	x1, [sp, #16]
  41a168:	ldrsw	x2, [x8, #8]
  41a16c:	bl	401450 <memcpy@plt>
  41a170:	ldr	x0, [sp]
  41a174:	ldp	x29, x30, [sp, #32]
  41a178:	add	sp, sp, #0x30
  41a17c:	ret
  41a180:	sub	sp, sp, #0x30
  41a184:	stp	x29, x30, [sp, #32]
  41a188:	add	x29, sp, #0x20
  41a18c:	mov	w8, #0x1                   	// #1
  41a190:	stur	x0, [x29, #-8]
  41a194:	sturb	w1, [x29, #-9]
  41a198:	ldur	x9, [x29, #-8]
  41a19c:	ldr	x0, [x9]
  41a1a0:	ldr	w1, [x9, #12]
  41a1a4:	add	x3, x9, #0xc
  41a1a8:	mov	w2, w8
  41a1ac:	str	w8, [sp, #16]
  41a1b0:	str	x9, [sp, #8]
  41a1b4:	bl	41a02c <_ZdlPvm@@Base+0xe6c>
  41a1b8:	ldr	x9, [sp, #8]
  41a1bc:	str	x0, [x9]
  41a1c0:	ldr	w8, [sp, #16]
  41a1c4:	str	w8, [x9, #8]
  41a1c8:	ldurb	w10, [x29, #-9]
  41a1cc:	ldr	x11, [x9]
  41a1d0:	strb	w10, [x11]
  41a1d4:	mov	x0, x9
  41a1d8:	ldp	x29, x30, [sp, #32]
  41a1dc:	add	sp, sp, #0x30
  41a1e0:	ret
  41a1e4:	sub	sp, sp, #0x30
  41a1e8:	stp	x29, x30, [sp, #32]
  41a1ec:	add	x29, sp, #0x20
  41a1f0:	mov	x8, xzr
  41a1f4:	stur	x0, [x29, #-8]
  41a1f8:	str	x1, [sp, #16]
  41a1fc:	ldur	x9, [x29, #-8]
  41a200:	ldr	x0, [x9]
  41a204:	ldr	w1, [x9, #12]
  41a208:	str	x8, [sp, #8]
  41a20c:	str	x9, [sp]
  41a210:	bl	419f80 <_ZdlPvm@@Base+0xdc0>
  41a214:	ldr	x8, [sp, #16]
  41a218:	ldr	x8, [x8]
  41a21c:	ldr	x9, [sp]
  41a220:	str	x8, [x9]
  41a224:	ldr	x8, [sp, #16]
  41a228:	ldr	w10, [x8, #8]
  41a22c:	str	w10, [x9, #8]
  41a230:	ldr	x8, [sp, #16]
  41a234:	ldr	w10, [x8, #12]
  41a238:	str	w10, [x9, #12]
  41a23c:	ldr	x8, [sp, #16]
  41a240:	ldr	x11, [sp, #8]
  41a244:	str	x11, [x8]
  41a248:	ldr	x8, [sp, #16]
  41a24c:	str	wzr, [x8, #8]
  41a250:	ldr	x8, [sp, #16]
  41a254:	str	wzr, [x8, #12]
  41a258:	ldp	x29, x30, [sp, #32]
  41a25c:	add	sp, sp, #0x30
  41a260:	ret
  41a264:	sub	sp, sp, #0x20
  41a268:	stp	x29, x30, [sp, #16]
  41a26c:	add	x29, sp, #0x10
  41a270:	str	x0, [sp, #8]
  41a274:	ldr	x8, [sp, #8]
  41a278:	ldr	x0, [x8]
  41a27c:	ldr	w1, [x8, #12]
  41a280:	ldr	w2, [x8, #8]
  41a284:	ldr	w9, [x8, #8]
  41a288:	add	w3, w9, #0x1
  41a28c:	add	x4, x8, #0xc
  41a290:	str	x8, [sp]
  41a294:	bl	41a2ac <_ZdlPvm@@Base+0x10ec>
  41a298:	ldr	x8, [sp]
  41a29c:	str	x0, [x8]
  41a2a0:	ldp	x29, x30, [sp, #16]
  41a2a4:	add	sp, sp, #0x20
  41a2a8:	ret
  41a2ac:	sub	sp, sp, #0x50
  41a2b0:	stp	x29, x30, [sp, #64]
  41a2b4:	add	x29, sp, #0x40
  41a2b8:	stur	x0, [x29, #-16]
  41a2bc:	stur	w1, [x29, #-20]
  41a2c0:	stur	w2, [x29, #-24]
  41a2c4:	stur	w3, [x29, #-28]
  41a2c8:	str	x4, [sp, #24]
  41a2cc:	ldur	w8, [x29, #-20]
  41a2d0:	ldur	w9, [x29, #-28]
  41a2d4:	cmp	w8, w9
  41a2d8:	b.lt	41a2f4 <_ZdlPvm@@Base+0x1134>  // b.tstop
  41a2dc:	ldur	w8, [x29, #-20]
  41a2e0:	ldr	x9, [sp, #24]
  41a2e4:	str	w8, [x9]
  41a2e8:	ldur	x9, [x29, #-16]
  41a2ec:	stur	x9, [x29, #-8]
  41a2f0:	b	41a38c <_ZdlPvm@@Base+0x11cc>
  41a2f4:	ldur	w8, [x29, #-28]
  41a2f8:	cbnz	w8, 41a324 <_ZdlPvm@@Base+0x1164>
  41a2fc:	ldur	x8, [x29, #-16]
  41a300:	str	x8, [sp, #8]
  41a304:	cbz	x8, 41a310 <_ZdlPvm@@Base+0x1150>
  41a308:	ldr	x0, [sp, #8]
  41a30c:	bl	401650 <_ZdaPv@plt>
  41a310:	ldr	x8, [sp, #24]
  41a314:	str	wzr, [x8]
  41a318:	mov	x8, xzr
  41a31c:	stur	x8, [x29, #-8]
  41a320:	b	41a38c <_ZdlPvm@@Base+0x11cc>
  41a324:	ldur	w8, [x29, #-28]
  41a328:	mov	w9, #0x2                   	// #2
  41a32c:	mul	w8, w8, w9
  41a330:	ldr	x10, [sp, #24]
  41a334:	str	w8, [x10]
  41a338:	mov	w0, w8
  41a33c:	sxtw	x0, w0
  41a340:	bl	401430 <_Znam@plt>
  41a344:	str	x0, [sp, #16]
  41a348:	ldur	w8, [x29, #-24]
  41a34c:	ldur	w9, [x29, #-28]
  41a350:	cmp	w8, w9
  41a354:	b.ge	41a370 <_ZdlPvm@@Base+0x11b0>  // b.tcont
  41a358:	ldur	w8, [x29, #-24]
  41a35c:	cbz	w8, 41a370 <_ZdlPvm@@Base+0x11b0>
  41a360:	ldr	x0, [sp, #16]
  41a364:	ldur	x1, [x29, #-16]
  41a368:	ldursw	x2, [x29, #-24]
  41a36c:	bl	401450 <memcpy@plt>
  41a370:	ldur	x8, [x29, #-16]
  41a374:	str	x8, [sp]
  41a378:	cbz	x8, 41a384 <_ZdlPvm@@Base+0x11c4>
  41a37c:	ldr	x0, [sp]
  41a380:	bl	401650 <_ZdaPv@plt>
  41a384:	ldr	x8, [sp, #16]
  41a388:	stur	x8, [x29, #-8]
  41a38c:	ldur	x0, [x29, #-8]
  41a390:	ldp	x29, x30, [sp, #64]
  41a394:	add	sp, sp, #0x50
  41a398:	ret
  41a39c:	sub	sp, sp, #0x30
  41a3a0:	stp	x29, x30, [sp, #32]
  41a3a4:	add	x29, sp, #0x20
  41a3a8:	stur	x0, [x29, #-8]
  41a3ac:	str	x1, [sp, #16]
  41a3b0:	ldur	x8, [x29, #-8]
  41a3b4:	ldr	x9, [sp, #16]
  41a3b8:	str	x8, [sp]
  41a3bc:	cbz	x9, 41a43c <_ZdlPvm@@Base+0x127c>
  41a3c0:	ldr	x0, [sp, #16]
  41a3c4:	bl	401480 <strlen@plt>
  41a3c8:	str	w0, [sp, #12]
  41a3cc:	ldr	x8, [sp]
  41a3d0:	ldr	w9, [x8, #8]
  41a3d4:	ldr	w10, [sp, #12]
  41a3d8:	add	w9, w9, w10
  41a3dc:	str	w9, [sp, #8]
  41a3e0:	ldr	w9, [sp, #8]
  41a3e4:	ldr	w10, [x8, #12]
  41a3e8:	cmp	w9, w10
  41a3ec:	b.le	41a414 <_ZdlPvm@@Base+0x1254>
  41a3f0:	ldr	x8, [sp]
  41a3f4:	ldr	x0, [x8]
  41a3f8:	ldr	w1, [x8, #12]
  41a3fc:	ldr	w2, [x8, #8]
  41a400:	ldr	w3, [sp, #8]
  41a404:	add	x4, x8, #0xc
  41a408:	bl	41a2ac <_ZdlPvm@@Base+0x10ec>
  41a40c:	ldr	x8, [sp]
  41a410:	str	x0, [x8]
  41a414:	ldr	x8, [sp]
  41a418:	ldr	x9, [x8]
  41a41c:	ldrsw	x10, [x8, #8]
  41a420:	add	x0, x9, x10
  41a424:	ldr	x1, [sp, #16]
  41a428:	ldrsw	x2, [sp, #12]
  41a42c:	bl	401450 <memcpy@plt>
  41a430:	ldr	w11, [sp, #8]
  41a434:	ldr	x8, [sp]
  41a438:	str	w11, [x8, #8]
  41a43c:	ldr	x0, [sp]
  41a440:	ldp	x29, x30, [sp, #32]
  41a444:	add	sp, sp, #0x30
  41a448:	ret
  41a44c:	sub	sp, sp, #0x30
  41a450:	stp	x29, x30, [sp, #32]
  41a454:	add	x29, sp, #0x20
  41a458:	stur	x0, [x29, #-8]
  41a45c:	str	x1, [sp, #16]
  41a460:	ldur	x8, [x29, #-8]
  41a464:	ldr	x9, [sp, #16]
  41a468:	ldr	w10, [x9, #8]
  41a46c:	str	x8, [sp]
  41a470:	cbz	w10, 41a4f0 <_ZdlPvm@@Base+0x1330>
  41a474:	ldr	x8, [sp]
  41a478:	ldr	w9, [x8, #8]
  41a47c:	ldr	x10, [sp, #16]
  41a480:	ldr	w11, [x10, #8]
  41a484:	add	w9, w9, w11
  41a488:	str	w9, [sp, #12]
  41a48c:	ldr	w9, [sp, #12]
  41a490:	ldr	w11, [x8, #12]
  41a494:	cmp	w9, w11
  41a498:	b.le	41a4c0 <_ZdlPvm@@Base+0x1300>
  41a49c:	ldr	x8, [sp]
  41a4a0:	ldr	x0, [x8]
  41a4a4:	ldr	w1, [x8, #12]
  41a4a8:	ldr	w2, [x8, #8]
  41a4ac:	ldr	w3, [sp, #12]
  41a4b0:	add	x4, x8, #0xc
  41a4b4:	bl	41a2ac <_ZdlPvm@@Base+0x10ec>
  41a4b8:	ldr	x8, [sp]
  41a4bc:	str	x0, [x8]
  41a4c0:	ldr	x8, [sp]
  41a4c4:	ldr	x9, [x8]
  41a4c8:	ldrsw	x10, [x8, #8]
  41a4cc:	add	x0, x9, x10
  41a4d0:	ldr	x9, [sp, #16]
  41a4d4:	ldr	x1, [x9]
  41a4d8:	ldr	x9, [sp, #16]
  41a4dc:	ldrsw	x2, [x9, #8]
  41a4e0:	bl	401450 <memcpy@plt>
  41a4e4:	ldr	w11, [sp, #12]
  41a4e8:	ldr	x8, [sp]
  41a4ec:	str	w11, [x8, #8]
  41a4f0:	ldr	x0, [sp]
  41a4f4:	ldp	x29, x30, [sp, #32]
  41a4f8:	add	sp, sp, #0x30
  41a4fc:	ret
  41a500:	sub	sp, sp, #0x30
  41a504:	stp	x29, x30, [sp, #32]
  41a508:	add	x29, sp, #0x20
  41a50c:	stur	x0, [x29, #-8]
  41a510:	str	x1, [sp, #16]
  41a514:	str	w2, [sp, #12]
  41a518:	ldur	x8, [x29, #-8]
  41a51c:	ldr	w9, [sp, #12]
  41a520:	cmp	w9, #0x0
  41a524:	cset	w9, le
  41a528:	str	x8, [sp]
  41a52c:	tbnz	w9, #0, 41a5a0 <_ZdlPvm@@Base+0x13e0>
  41a530:	ldr	x8, [sp]
  41a534:	ldr	w9, [x8, #8]
  41a538:	ldr	w10, [sp, #12]
  41a53c:	add	w9, w9, w10
  41a540:	str	w9, [sp, #8]
  41a544:	ldr	w9, [sp, #8]
  41a548:	ldr	w10, [x8, #12]
  41a54c:	cmp	w9, w10
  41a550:	b.le	41a578 <_ZdlPvm@@Base+0x13b8>
  41a554:	ldr	x8, [sp]
  41a558:	ldr	x0, [x8]
  41a55c:	ldr	w1, [x8, #12]
  41a560:	ldr	w2, [x8, #8]
  41a564:	ldr	w3, [sp, #8]
  41a568:	add	x4, x8, #0xc
  41a56c:	bl	41a2ac <_ZdlPvm@@Base+0x10ec>
  41a570:	ldr	x8, [sp]
  41a574:	str	x0, [x8]
  41a578:	ldr	x8, [sp]
  41a57c:	ldr	x9, [x8]
  41a580:	ldrsw	x10, [x8, #8]
  41a584:	add	x0, x9, x10
  41a588:	ldr	x1, [sp, #16]
  41a58c:	ldrsw	x2, [sp, #12]
  41a590:	bl	401450 <memcpy@plt>
  41a594:	ldr	w11, [sp, #8]
  41a598:	ldr	x8, [sp]
  41a59c:	str	w11, [x8, #8]
  41a5a0:	ldp	x29, x30, [sp, #32]
  41a5a4:	add	sp, sp, #0x30
  41a5a8:	ret
  41a5ac:	sub	sp, sp, #0x50
  41a5b0:	stp	x29, x30, [sp, #64]
  41a5b4:	add	x29, sp, #0x40
  41a5b8:	stur	x0, [x29, #-8]
  41a5bc:	stur	x1, [x29, #-16]
  41a5c0:	stur	w2, [x29, #-20]
  41a5c4:	str	x3, [sp, #32]
  41a5c8:	str	w4, [sp, #28]
  41a5cc:	ldur	x8, [x29, #-8]
  41a5d0:	ldur	w9, [x29, #-20]
  41a5d4:	cmp	w9, #0x0
  41a5d8:	cset	w9, lt  // lt = tstop
  41a5dc:	mov	w10, #0x0                   	// #0
  41a5e0:	str	x8, [sp, #16]
  41a5e4:	str	w10, [sp, #12]
  41a5e8:	tbnz	w9, #0, 41a5fc <_ZdlPvm@@Base+0x143c>
  41a5ec:	ldr	w8, [sp, #28]
  41a5f0:	cmp	w8, #0x0
  41a5f4:	cset	w8, ge  // ge = tcont
  41a5f8:	str	w8, [sp, #12]
  41a5fc:	ldr	w8, [sp, #12]
  41a600:	and	w0, w8, #0x1
  41a604:	mov	w1, #0xd7                  	// #215
  41a608:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  41a60c:	add	x2, x2, #0xb27
  41a610:	bl	403a74 <printf@plt+0x22f4>
  41a614:	ldur	w8, [x29, #-20]
  41a618:	ldr	w9, [sp, #28]
  41a61c:	add	w8, w8, w9
  41a620:	ldr	x10, [sp, #16]
  41a624:	str	w8, [x10, #8]
  41a628:	ldr	w8, [x10, #8]
  41a62c:	cbnz	w8, 41a644 <_ZdlPvm@@Base+0x1484>
  41a630:	ldr	x8, [sp, #16]
  41a634:	str	wzr, [x8, #12]
  41a638:	mov	x9, xzr
  41a63c:	str	x9, [x8]
  41a640:	b	41a6b4 <_ZdlPvm@@Base+0x14f4>
  41a644:	ldr	x8, [sp, #16]
  41a648:	ldr	w0, [x8, #8]
  41a64c:	add	x1, x8, #0xc
  41a650:	bl	419da8 <_ZdlPvm@@Base+0xbe8>
  41a654:	ldr	x8, [sp, #16]
  41a658:	str	x0, [x8]
  41a65c:	ldur	w9, [x29, #-20]
  41a660:	cbnz	w9, 41a67c <_ZdlPvm@@Base+0x14bc>
  41a664:	ldr	x8, [sp, #16]
  41a668:	ldr	x0, [x8]
  41a66c:	ldr	x1, [sp, #32]
  41a670:	ldrsw	x2, [sp, #28]
  41a674:	bl	401450 <memcpy@plt>
  41a678:	b	41a6b4 <_ZdlPvm@@Base+0x14f4>
  41a67c:	ldr	x8, [sp, #16]
  41a680:	ldr	x0, [x8]
  41a684:	ldur	x1, [x29, #-16]
  41a688:	ldursw	x2, [x29, #-20]
  41a68c:	bl	401450 <memcpy@plt>
  41a690:	ldr	w9, [sp, #28]
  41a694:	cbz	w9, 41a6b4 <_ZdlPvm@@Base+0x14f4>
  41a698:	ldr	x8, [sp, #16]
  41a69c:	ldr	x9, [x8]
  41a6a0:	ldursw	x10, [x29, #-20]
  41a6a4:	add	x0, x9, x10
  41a6a8:	ldr	x1, [sp, #32]
  41a6ac:	ldrsw	x2, [sp, #28]
  41a6b0:	bl	401450 <memcpy@plt>
  41a6b4:	ldp	x29, x30, [sp, #64]
  41a6b8:	add	sp, sp, #0x50
  41a6bc:	ret
  41a6c0:	sub	sp, sp, #0x30
  41a6c4:	stp	x29, x30, [sp, #32]
  41a6c8:	add	x29, sp, #0x20
  41a6cc:	stur	x0, [x29, #-8]
  41a6d0:	str	x1, [sp, #16]
  41a6d4:	ldur	x8, [x29, #-8]
  41a6d8:	ldr	w9, [x8, #8]
  41a6dc:	ldr	x8, [sp, #16]
  41a6e0:	ldr	w10, [x8, #8]
  41a6e4:	cmp	w9, w10
  41a6e8:	b.gt	41a734 <_ZdlPvm@@Base+0x1574>
  41a6ec:	ldur	x8, [x29, #-8]
  41a6f0:	ldr	w9, [x8, #8]
  41a6f4:	mov	w10, #0x1                   	// #1
  41a6f8:	str	w10, [sp, #12]
  41a6fc:	cbz	w9, 41a728 <_ZdlPvm@@Base+0x1568>
  41a700:	ldur	x8, [x29, #-8]
  41a704:	ldr	x0, [x8]
  41a708:	ldr	x8, [sp, #16]
  41a70c:	ldr	x1, [x8]
  41a710:	ldur	x8, [x29, #-8]
  41a714:	ldrsw	x2, [x8, #8]
  41a718:	bl	4014f0 <memcmp@plt>
  41a71c:	cmp	w0, #0x0
  41a720:	cset	w9, le
  41a724:	str	w9, [sp, #12]
  41a728:	ldr	w8, [sp, #12]
  41a72c:	str	w8, [sp, #8]
  41a730:	b	41a778 <_ZdlPvm@@Base+0x15b8>
  41a734:	ldr	x8, [sp, #16]
  41a738:	ldr	w9, [x8, #8]
  41a73c:	mov	w10, #0x0                   	// #0
  41a740:	str	w10, [sp, #4]
  41a744:	cbz	w9, 41a770 <_ZdlPvm@@Base+0x15b0>
  41a748:	ldur	x8, [x29, #-8]
  41a74c:	ldr	x0, [x8]
  41a750:	ldr	x8, [sp, #16]
  41a754:	ldr	x1, [x8]
  41a758:	ldr	x8, [sp, #16]
  41a75c:	ldrsw	x2, [x8, #8]
  41a760:	bl	4014f0 <memcmp@plt>
  41a764:	cmp	w0, #0x0
  41a768:	cset	w9, lt  // lt = tstop
  41a76c:	str	w9, [sp, #4]
  41a770:	ldr	w8, [sp, #4]
  41a774:	str	w8, [sp, #8]
  41a778:	ldr	w8, [sp, #8]
  41a77c:	and	w0, w8, #0x1
  41a780:	ldp	x29, x30, [sp, #32]
  41a784:	add	sp, sp, #0x30
  41a788:	ret
  41a78c:	sub	sp, sp, #0x30
  41a790:	stp	x29, x30, [sp, #32]
  41a794:	add	x29, sp, #0x20
  41a798:	stur	x0, [x29, #-8]
  41a79c:	str	x1, [sp, #16]
  41a7a0:	ldur	x8, [x29, #-8]
  41a7a4:	ldr	w9, [x8, #8]
  41a7a8:	ldr	x8, [sp, #16]
  41a7ac:	ldr	w10, [x8, #8]
  41a7b0:	cmp	w9, w10
  41a7b4:	b.ge	41a800 <_ZdlPvm@@Base+0x1640>  // b.tcont
  41a7b8:	ldur	x8, [x29, #-8]
  41a7bc:	ldr	w9, [x8, #8]
  41a7c0:	mov	w10, #0x1                   	// #1
  41a7c4:	str	w10, [sp, #12]
  41a7c8:	cbz	w9, 41a7f4 <_ZdlPvm@@Base+0x1634>
  41a7cc:	ldur	x8, [x29, #-8]
  41a7d0:	ldr	x0, [x8]
  41a7d4:	ldr	x8, [sp, #16]
  41a7d8:	ldr	x1, [x8]
  41a7dc:	ldur	x8, [x29, #-8]
  41a7e0:	ldrsw	x2, [x8, #8]
  41a7e4:	bl	4014f0 <memcmp@plt>
  41a7e8:	cmp	w0, #0x0
  41a7ec:	cset	w9, le
  41a7f0:	str	w9, [sp, #12]
  41a7f4:	ldr	w8, [sp, #12]
  41a7f8:	str	w8, [sp, #8]
  41a7fc:	b	41a844 <_ZdlPvm@@Base+0x1684>
  41a800:	ldr	x8, [sp, #16]
  41a804:	ldr	w9, [x8, #8]
  41a808:	mov	w10, #0x0                   	// #0
  41a80c:	str	w10, [sp, #4]
  41a810:	cbz	w9, 41a83c <_ZdlPvm@@Base+0x167c>
  41a814:	ldur	x8, [x29, #-8]
  41a818:	ldr	x0, [x8]
  41a81c:	ldr	x8, [sp, #16]
  41a820:	ldr	x1, [x8]
  41a824:	ldr	x8, [sp, #16]
  41a828:	ldrsw	x2, [x8, #8]
  41a82c:	bl	4014f0 <memcmp@plt>
  41a830:	cmp	w0, #0x0
  41a834:	cset	w9, lt  // lt = tstop
  41a838:	str	w9, [sp, #4]
  41a83c:	ldr	w8, [sp, #4]
  41a840:	str	w8, [sp, #8]
  41a844:	ldr	w8, [sp, #8]
  41a848:	and	w0, w8, #0x1
  41a84c:	ldp	x29, x30, [sp, #32]
  41a850:	add	sp, sp, #0x30
  41a854:	ret
  41a858:	sub	sp, sp, #0x30
  41a85c:	stp	x29, x30, [sp, #32]
  41a860:	add	x29, sp, #0x20
  41a864:	stur	x0, [x29, #-8]
  41a868:	str	x1, [sp, #16]
  41a86c:	ldur	x8, [x29, #-8]
  41a870:	ldr	w9, [x8, #8]
  41a874:	ldr	x8, [sp, #16]
  41a878:	ldr	w10, [x8, #8]
  41a87c:	cmp	w9, w10
  41a880:	b.lt	41a8cc <_ZdlPvm@@Base+0x170c>  // b.tstop
  41a884:	ldr	x8, [sp, #16]
  41a888:	ldr	w9, [x8, #8]
  41a88c:	mov	w10, #0x1                   	// #1
  41a890:	str	w10, [sp, #12]
  41a894:	cbz	w9, 41a8c0 <_ZdlPvm@@Base+0x1700>
  41a898:	ldur	x8, [x29, #-8]
  41a89c:	ldr	x0, [x8]
  41a8a0:	ldr	x8, [sp, #16]
  41a8a4:	ldr	x1, [x8]
  41a8a8:	ldr	x8, [sp, #16]
  41a8ac:	ldrsw	x2, [x8, #8]
  41a8b0:	bl	4014f0 <memcmp@plt>
  41a8b4:	cmp	w0, #0x0
  41a8b8:	cset	w9, ge  // ge = tcont
  41a8bc:	str	w9, [sp, #12]
  41a8c0:	ldr	w8, [sp, #12]
  41a8c4:	str	w8, [sp, #8]
  41a8c8:	b	41a910 <_ZdlPvm@@Base+0x1750>
  41a8cc:	ldur	x8, [x29, #-8]
  41a8d0:	ldr	w9, [x8, #8]
  41a8d4:	mov	w10, #0x0                   	// #0
  41a8d8:	str	w10, [sp, #4]
  41a8dc:	cbz	w9, 41a908 <_ZdlPvm@@Base+0x1748>
  41a8e0:	ldur	x8, [x29, #-8]
  41a8e4:	ldr	x0, [x8]
  41a8e8:	ldr	x8, [sp, #16]
  41a8ec:	ldr	x1, [x8]
  41a8f0:	ldur	x8, [x29, #-8]
  41a8f4:	ldrsw	x2, [x8, #8]
  41a8f8:	bl	4014f0 <memcmp@plt>
  41a8fc:	cmp	w0, #0x0
  41a900:	cset	w9, gt
  41a904:	str	w9, [sp, #4]
  41a908:	ldr	w8, [sp, #4]
  41a90c:	str	w8, [sp, #8]
  41a910:	ldr	w8, [sp, #8]
  41a914:	and	w0, w8, #0x1
  41a918:	ldp	x29, x30, [sp, #32]
  41a91c:	add	sp, sp, #0x30
  41a920:	ret
  41a924:	sub	sp, sp, #0x30
  41a928:	stp	x29, x30, [sp, #32]
  41a92c:	add	x29, sp, #0x20
  41a930:	stur	x0, [x29, #-8]
  41a934:	str	x1, [sp, #16]
  41a938:	ldur	x8, [x29, #-8]
  41a93c:	ldr	w9, [x8, #8]
  41a940:	ldr	x8, [sp, #16]
  41a944:	ldr	w10, [x8, #8]
  41a948:	cmp	w9, w10
  41a94c:	b.le	41a998 <_ZdlPvm@@Base+0x17d8>
  41a950:	ldr	x8, [sp, #16]
  41a954:	ldr	w9, [x8, #8]
  41a958:	mov	w10, #0x1                   	// #1
  41a95c:	str	w10, [sp, #12]
  41a960:	cbz	w9, 41a98c <_ZdlPvm@@Base+0x17cc>
  41a964:	ldur	x8, [x29, #-8]
  41a968:	ldr	x0, [x8]
  41a96c:	ldr	x8, [sp, #16]
  41a970:	ldr	x1, [x8]
  41a974:	ldr	x8, [sp, #16]
  41a978:	ldrsw	x2, [x8, #8]
  41a97c:	bl	4014f0 <memcmp@plt>
  41a980:	cmp	w0, #0x0
  41a984:	cset	w9, ge  // ge = tcont
  41a988:	str	w9, [sp, #12]
  41a98c:	ldr	w8, [sp, #12]
  41a990:	str	w8, [sp, #8]
  41a994:	b	41a9dc <_ZdlPvm@@Base+0x181c>
  41a998:	ldur	x8, [x29, #-8]
  41a99c:	ldr	w9, [x8, #8]
  41a9a0:	mov	w10, #0x0                   	// #0
  41a9a4:	str	w10, [sp, #4]
  41a9a8:	cbz	w9, 41a9d4 <_ZdlPvm@@Base+0x1814>
  41a9ac:	ldur	x8, [x29, #-8]
  41a9b0:	ldr	x0, [x8]
  41a9b4:	ldr	x8, [sp, #16]
  41a9b8:	ldr	x1, [x8]
  41a9bc:	ldur	x8, [x29, #-8]
  41a9c0:	ldrsw	x2, [x8, #8]
  41a9c4:	bl	4014f0 <memcmp@plt>
  41a9c8:	cmp	w0, #0x0
  41a9cc:	cset	w9, gt
  41a9d0:	str	w9, [sp, #4]
  41a9d4:	ldr	w8, [sp, #4]
  41a9d8:	str	w8, [sp, #8]
  41a9dc:	ldr	w8, [sp, #8]
  41a9e0:	and	w0, w8, #0x1
  41a9e4:	ldp	x29, x30, [sp, #32]
  41a9e8:	add	sp, sp, #0x30
  41a9ec:	ret
  41a9f0:	sub	sp, sp, #0x30
  41a9f4:	stp	x29, x30, [sp, #32]
  41a9f8:	add	x29, sp, #0x20
  41a9fc:	mov	w8, #0x107                 	// #263
  41aa00:	adrp	x2, 421000 <_ZdlPvm@@Base+0x7e40>
  41aa04:	add	x2, x2, #0xb27
  41aa08:	stur	x0, [x29, #-8]
  41aa0c:	stur	w1, [x29, #-12]
  41aa10:	ldur	x9, [x29, #-8]
  41aa14:	ldur	w10, [x29, #-12]
  41aa18:	cmp	w10, #0x0
  41aa1c:	cset	w10, ge  // ge = tcont
  41aa20:	and	w0, w10, #0x1
  41aa24:	mov	w1, w8
  41aa28:	str	x9, [sp, #8]
  41aa2c:	bl	403a74 <printf@plt+0x22f4>
  41aa30:	ldur	w8, [x29, #-12]
  41aa34:	ldr	x9, [sp, #8]
  41aa38:	ldr	w10, [x9, #12]
  41aa3c:	cmp	w8, w10
  41aa40:	b.le	41aa68 <_ZdlPvm@@Base+0x18a8>
  41aa44:	ldr	x8, [sp, #8]
  41aa48:	ldr	x0, [x8]
  41aa4c:	ldr	w1, [x8, #12]
  41aa50:	ldr	w2, [x8, #8]
  41aa54:	ldur	w3, [x29, #-12]
  41aa58:	add	x4, x8, #0xc
  41aa5c:	bl	41a2ac <_ZdlPvm@@Base+0x10ec>
  41aa60:	ldr	x8, [sp, #8]
  41aa64:	str	x0, [x8]
  41aa68:	ldur	w8, [x29, #-12]
  41aa6c:	ldr	x9, [sp, #8]
  41aa70:	str	w8, [x9, #8]
  41aa74:	ldp	x29, x30, [sp, #32]
  41aa78:	add	sp, sp, #0x30
  41aa7c:	ret
  41aa80:	sub	sp, sp, #0x10
  41aa84:	str	x0, [sp, #8]
  41aa88:	ldr	x8, [sp, #8]
  41aa8c:	str	wzr, [x8, #8]
  41aa90:	add	sp, sp, #0x10
  41aa94:	ret
  41aa98:	sub	sp, sp, #0x40
  41aa9c:	stp	x29, x30, [sp, #48]
  41aaa0:	add	x29, sp, #0x30
  41aaa4:	stur	x0, [x29, #-8]
  41aaa8:	sturb	w1, [x29, #-9]
  41aaac:	ldur	x8, [x29, #-8]
  41aab0:	ldr	x9, [x8]
  41aab4:	str	x8, [sp, #16]
  41aab8:	cbz	x9, 41aad8 <_ZdlPvm@@Base+0x1918>
  41aabc:	ldr	x8, [sp, #16]
  41aac0:	ldr	x0, [x8]
  41aac4:	ldurb	w1, [x29, #-9]
  41aac8:	ldrsw	x2, [x8, #8]
  41aacc:	bl	4015a0 <memchr@plt>
  41aad0:	str	x0, [sp, #8]
  41aad4:	b	41aae0 <_ZdlPvm@@Base+0x1920>
  41aad8:	mov	x8, xzr
  41aadc:	str	x8, [sp, #8]
  41aae0:	ldr	x8, [sp, #8]
  41aae4:	str	x8, [sp, #24]
  41aae8:	ldr	x8, [sp, #24]
  41aaec:	cbz	x8, 41ab08 <_ZdlPvm@@Base+0x1948>
  41aaf0:	ldr	x8, [sp, #24]
  41aaf4:	ldr	x9, [sp, #16]
  41aaf8:	ldr	x10, [x9]
  41aafc:	subs	x8, x8, x10
  41ab00:	str	x8, [sp]
  41ab04:	b	41ab10 <_ZdlPvm@@Base+0x1950>
  41ab08:	mov	x8, #0xffffffffffffffff    	// #-1
  41ab0c:	str	x8, [sp]
  41ab10:	ldr	x8, [sp]
  41ab14:	mov	w0, w8
  41ab18:	ldp	x29, x30, [sp, #48]
  41ab1c:	add	sp, sp, #0x40
  41ab20:	ret
  41ab24:	sub	sp, sp, #0x40
  41ab28:	stp	x29, x30, [sp, #48]
  41ab2c:	add	x29, sp, #0x30
  41ab30:	stur	x0, [x29, #-8]
  41ab34:	ldur	x8, [x29, #-8]
  41ab38:	ldr	x9, [x8]
  41ab3c:	stur	x9, [x29, #-16]
  41ab40:	ldr	w10, [x8, #8]
  41ab44:	stur	w10, [x29, #-20]
  41ab48:	str	wzr, [sp, #24]
  41ab4c:	str	wzr, [sp, #20]
  41ab50:	ldr	w8, [sp, #20]
  41ab54:	ldur	w9, [x29, #-20]
  41ab58:	cmp	w8, w9
  41ab5c:	b.ge	41ab8c <_ZdlPvm@@Base+0x19cc>  // b.tcont
  41ab60:	ldur	x8, [x29, #-16]
  41ab64:	ldrsw	x9, [sp, #20]
  41ab68:	ldrb	w10, [x8, x9]
  41ab6c:	cbnz	w10, 41ab7c <_ZdlPvm@@Base+0x19bc>
  41ab70:	ldr	w8, [sp, #24]
  41ab74:	add	w8, w8, #0x1
  41ab78:	str	w8, [sp, #24]
  41ab7c:	ldr	w8, [sp, #20]
  41ab80:	add	w8, w8, #0x1
  41ab84:	str	w8, [sp, #20]
  41ab88:	b	41ab50 <_ZdlPvm@@Base+0x1990>
  41ab8c:	ldur	w8, [x29, #-20]
  41ab90:	add	w8, w8, #0x1
  41ab94:	ldr	w9, [sp, #24]
  41ab98:	subs	w8, w8, w9
  41ab9c:	mov	w0, w8
  41aba0:	sxtw	x0, w0
  41aba4:	bl	4016b0 <malloc@plt>
  41aba8:	str	x0, [sp, #8]
  41abac:	ldr	x10, [sp, #8]
  41abb0:	str	x10, [sp]
  41abb4:	str	wzr, [sp, #20]
  41abb8:	ldr	w8, [sp, #20]
  41abbc:	ldur	w9, [x29, #-20]
  41abc0:	cmp	w8, w9
  41abc4:	b.ge	41ac08 <_ZdlPvm@@Base+0x1a48>  // b.tcont
  41abc8:	ldur	x8, [x29, #-16]
  41abcc:	ldrsw	x9, [sp, #20]
  41abd0:	ldrb	w10, [x8, x9]
  41abd4:	cbz	w10, 41abf8 <_ZdlPvm@@Base+0x1a38>
  41abd8:	ldur	x8, [x29, #-16]
  41abdc:	ldrsw	x9, [sp, #20]
  41abe0:	add	x8, x8, x9
  41abe4:	ldrb	w10, [x8]
  41abe8:	ldr	x8, [sp]
  41abec:	add	x9, x8, #0x1
  41abf0:	str	x9, [sp]
  41abf4:	strb	w10, [x8]
  41abf8:	ldr	w8, [sp, #20]
  41abfc:	add	w8, w8, #0x1
  41ac00:	str	w8, [sp, #20]
  41ac04:	b	41abb8 <_ZdlPvm@@Base+0x19f8>
  41ac08:	ldr	x8, [sp]
  41ac0c:	mov	w9, #0x0                   	// #0
  41ac10:	strb	w9, [x8]
  41ac14:	ldr	x0, [sp, #8]
  41ac18:	ldp	x29, x30, [sp, #48]
  41ac1c:	add	sp, sp, #0x40
  41ac20:	ret
  41ac24:	sub	sp, sp, #0x50
  41ac28:	stp	x29, x30, [sp, #64]
  41ac2c:	add	x29, sp, #0x40
  41ac30:	stur	x0, [x29, #-8]
  41ac34:	ldur	x8, [x29, #-8]
  41ac38:	ldr	w9, [x8, #8]
  41ac3c:	subs	w9, w9, #0x1
  41ac40:	stur	w9, [x29, #-12]
  41ac44:	str	x8, [sp, #24]
  41ac48:	ldur	w8, [x29, #-12]
  41ac4c:	cmp	w8, #0x0
  41ac50:	cset	w8, lt  // lt = tstop
  41ac54:	mov	w9, #0x0                   	// #0
  41ac58:	str	w9, [sp, #20]
  41ac5c:	tbnz	w8, #0, 41ac7c <_ZdlPvm@@Base+0x1abc>
  41ac60:	ldr	x8, [sp, #24]
  41ac64:	ldr	x9, [x8]
  41ac68:	ldursw	x10, [x29, #-12]
  41ac6c:	ldrb	w11, [x9, x10]
  41ac70:	cmp	w11, #0x20
  41ac74:	cset	w11, eq  // eq = none
  41ac78:	str	w11, [sp, #20]
  41ac7c:	ldr	w8, [sp, #20]
  41ac80:	tbnz	w8, #0, 41ac88 <_ZdlPvm@@Base+0x1ac8>
  41ac84:	b	41ac98 <_ZdlPvm@@Base+0x1ad8>
  41ac88:	ldur	w8, [x29, #-12]
  41ac8c:	subs	w8, w8, #0x1
  41ac90:	stur	w8, [x29, #-12]
  41ac94:	b	41ac48 <_ZdlPvm@@Base+0x1a88>
  41ac98:	ldr	x8, [sp, #24]
  41ac9c:	ldr	x9, [x8]
  41aca0:	stur	x9, [x29, #-24]
  41aca4:	ldur	w10, [x29, #-12]
  41aca8:	cmp	w10, #0x0
  41acac:	cset	w10, le
  41acb0:	tbnz	w10, #0, 41ace0 <_ZdlPvm@@Base+0x1b20>
  41acb4:	ldur	x8, [x29, #-24]
  41acb8:	ldrb	w9, [x8]
  41acbc:	cmp	w9, #0x20
  41acc0:	b.ne	41ace0 <_ZdlPvm@@Base+0x1b20>  // b.any
  41acc4:	ldur	x8, [x29, #-24]
  41acc8:	add	x8, x8, #0x1
  41accc:	stur	x8, [x29, #-24]
  41acd0:	ldur	w9, [x29, #-12]
  41acd4:	subs	w9, w9, #0x1
  41acd8:	stur	w9, [x29, #-12]
  41acdc:	b	41acb4 <_ZdlPvm@@Base+0x1af4>
  41ace0:	ldr	x8, [sp, #24]
  41ace4:	ldr	w9, [x8, #8]
  41ace8:	subs	w9, w9, #0x1
  41acec:	ldur	w10, [x29, #-12]
  41acf0:	cmp	w9, w10
  41acf4:	b.eq	41ad98 <_ZdlPvm@@Base+0x1bd8>  // b.none
  41acf8:	ldur	w8, [x29, #-12]
  41acfc:	cmp	w8, #0x0
  41ad00:	cset	w8, lt  // lt = tstop
  41ad04:	tbnz	w8, #0, 41ad60 <_ZdlPvm@@Base+0x1ba0>
  41ad08:	ldur	w8, [x29, #-12]
  41ad0c:	add	w8, w8, #0x1
  41ad10:	ldr	x9, [sp, #24]
  41ad14:	str	w8, [x9, #8]
  41ad18:	ldrsw	x0, [x9, #12]
  41ad1c:	bl	401430 <_Znam@plt>
  41ad20:	str	x0, [sp, #32]
  41ad24:	ldr	x0, [sp, #32]
  41ad28:	ldur	x1, [x29, #-24]
  41ad2c:	ldr	x9, [sp, #24]
  41ad30:	ldrsw	x2, [x9, #8]
  41ad34:	bl	401450 <memcpy@plt>
  41ad38:	ldr	x9, [sp, #24]
  41ad3c:	ldr	x10, [x9]
  41ad40:	str	x10, [sp, #8]
  41ad44:	cbz	x10, 41ad50 <_ZdlPvm@@Base+0x1b90>
  41ad48:	ldr	x0, [sp, #8]
  41ad4c:	bl	401650 <_ZdaPv@plt>
  41ad50:	ldr	x8, [sp, #32]
  41ad54:	ldr	x9, [sp, #24]
  41ad58:	str	x8, [x9]
  41ad5c:	b	41ad98 <_ZdlPvm@@Base+0x1bd8>
  41ad60:	ldr	x8, [sp, #24]
  41ad64:	str	wzr, [x8, #8]
  41ad68:	ldr	x9, [x8]
  41ad6c:	cbz	x9, 41ad98 <_ZdlPvm@@Base+0x1bd8>
  41ad70:	ldr	x8, [sp, #24]
  41ad74:	ldr	x9, [x8]
  41ad78:	str	x9, [sp]
  41ad7c:	cbz	x9, 41ad88 <_ZdlPvm@@Base+0x1bc8>
  41ad80:	ldr	x0, [sp]
  41ad84:	bl	401650 <_ZdaPv@plt>
  41ad88:	mov	x8, xzr
  41ad8c:	ldr	x9, [sp, #24]
  41ad90:	str	x8, [x9]
  41ad94:	str	wzr, [x9, #12]
  41ad98:	ldp	x29, x30, [sp, #64]
  41ad9c:	add	sp, sp, #0x50
  41ada0:	ret
  41ada4:	sub	sp, sp, #0x40
  41ada8:	stp	x29, x30, [sp, #48]
  41adac:	add	x29, sp, #0x30
  41adb0:	stur	x0, [x29, #-8]
  41adb4:	stur	x1, [x29, #-16]
  41adb8:	ldur	x0, [x29, #-8]
  41adbc:	bl	4039c4 <printf@plt+0x2244>
  41adc0:	stur	w0, [x29, #-20]
  41adc4:	ldur	x0, [x29, #-8]
  41adc8:	bl	4039dc <printf@plt+0x225c>
  41adcc:	str	x0, [sp, #16]
  41add0:	str	wzr, [sp, #12]
  41add4:	ldr	w8, [sp, #12]
  41add8:	ldur	w9, [x29, #-20]
  41addc:	cmp	w8, w9
  41ade0:	b.ge	41ae08 <_ZdlPvm@@Base+0x1c48>  // b.tcont
  41ade4:	ldr	x8, [sp, #16]
  41ade8:	ldrsw	x9, [sp, #12]
  41adec:	ldrb	w0, [x8, x9]
  41adf0:	ldur	x1, [x29, #-16]
  41adf4:	bl	4014b0 <putc@plt>
  41adf8:	ldr	w8, [sp, #12]
  41adfc:	add	w8, w8, #0x1
  41ae00:	str	w8, [sp, #12]
  41ae04:	b	41add4 <_ZdlPvm@@Base+0x1c14>
  41ae08:	ldp	x29, x30, [sp, #48]
  41ae0c:	add	sp, sp, #0x40
  41ae10:	ret
  41ae14:	sub	sp, sp, #0x40
  41ae18:	stp	x29, x30, [sp, #48]
  41ae1c:	add	x29, sp, #0x30
  41ae20:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41ae24:	add	x9, x9, #0xf00
  41ae28:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1e40>
  41ae2c:	add	x1, x1, #0x13c
  41ae30:	adrp	x10, 419000 <printf@plt+0x17880>
  41ae34:	add	x10, x10, #0xe0c
  41ae38:	stur	x8, [x29, #-8]
  41ae3c:	stur	w0, [x29, #-12]
  41ae40:	ldur	w2, [x29, #-12]
  41ae44:	mov	x0, x9
  41ae48:	str	x8, [sp, #24]
  41ae4c:	str	x9, [sp, #16]
  41ae50:	str	x10, [sp, #8]
  41ae54:	bl	401560 <sprintf@plt>
  41ae58:	ldr	x8, [sp, #24]
  41ae5c:	mov	x0, x8
  41ae60:	ldr	x1, [sp, #16]
  41ae64:	ldr	x9, [sp, #8]
  41ae68:	blr	x9
  41ae6c:	ldp	x29, x30, [sp, #48]
  41ae70:	add	sp, sp, #0x40
  41ae74:	ret
  41ae78:	sub	sp, sp, #0x30
  41ae7c:	stp	x29, x30, [sp, #32]
  41ae80:	add	x29, sp, #0x20
  41ae84:	str	x0, [sp, #16]
  41ae88:	ldr	x8, [sp, #16]
  41ae8c:	cbnz	x8, 41ae9c <_ZdlPvm@@Base+0x1cdc>
  41ae90:	mov	x8, xzr
  41ae94:	stur	x8, [x29, #-8]
  41ae98:	b	41aec4 <_ZdlPvm@@Base+0x1d04>
  41ae9c:	ldr	x0, [sp, #16]
  41aea0:	bl	401480 <strlen@plt>
  41aea4:	add	x0, x0, #0x1
  41aea8:	bl	4016b0 <malloc@plt>
  41aeac:	str	x0, [sp, #8]
  41aeb0:	ldr	x0, [sp, #8]
  41aeb4:	ldr	x1, [sp, #16]
  41aeb8:	bl	401550 <strcpy@plt>
  41aebc:	ldr	x8, [sp, #8]
  41aec0:	stur	x8, [x29, #-8]
  41aec4:	ldur	x0, [x29, #-8]
  41aec8:	ldp	x29, x30, [sp, #32]
  41aecc:	add	sp, sp, #0x30
  41aed0:	ret
  41aed4:	sub	sp, sp, #0x20
  41aed8:	stp	x29, x30, [sp, #16]
  41aedc:	add	x29, sp, #0x10
  41aee0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41aee4:	add	x8, x8, #0xe50
  41aee8:	str	x0, [sp, #8]
  41aeec:	ldr	x9, [x8]
  41aef0:	str	x8, [sp]
  41aef4:	cbz	x9, 41af10 <_ZdlPvm@@Base+0x1d50>
  41aef8:	ldr	x8, [sp]
  41aefc:	ldr	x0, [x8]
  41af00:	ldr	x1, [sp, #8]
  41af04:	bl	401680 <strcmp@plt>
  41af08:	cbnz	w0, 41af10 <_ZdlPvm@@Base+0x1d50>
  41af0c:	b	41af20 <_ZdlPvm@@Base+0x1d60>
  41af10:	ldr	x0, [sp, #8]
  41af14:	bl	41ae78 <_ZdlPvm@@Base+0x1cb8>
  41af18:	ldr	x8, [sp]
  41af1c:	str	x0, [x8]
  41af20:	ldp	x29, x30, [sp, #16]
  41af24:	add	sp, sp, #0x20
  41af28:	ret
  41af2c:	sub	sp, sp, #0x10
  41af30:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x25f0>
  41af34:	add	x8, x8, #0xec4
  41af38:	str	w0, [sp, #12]
  41af3c:	ldr	w9, [sp, #12]
  41af40:	str	w9, [x8]
  41af44:	add	sp, sp, #0x10
  41af48:	ret
  41af4c:	nop
  41af50:	stp	x29, x30, [sp, #-64]!
  41af54:	mov	x29, sp
  41af58:	stp	x19, x20, [sp, #16]
  41af5c:	adrp	x20, 435000 <_ZdlPvm@@Base+0x1be40>
  41af60:	add	x20, x20, #0xd10
  41af64:	stp	x21, x22, [sp, #32]
  41af68:	adrp	x21, 435000 <_ZdlPvm@@Base+0x1be40>
  41af6c:	add	x21, x21, #0xc70
  41af70:	sub	x20, x20, x21
  41af74:	mov	w22, w0
  41af78:	stp	x23, x24, [sp, #48]
  41af7c:	mov	x23, x1
  41af80:	mov	x24, x2
  41af84:	bl	4013f0 <_Znam@plt-0x40>
  41af88:	cmp	xzr, x20, asr #3
  41af8c:	b.eq	41afb8 <_ZdlPvm@@Base+0x1df8>  // b.none
  41af90:	asr	x20, x20, #3
  41af94:	mov	x19, #0x0                   	// #0
  41af98:	ldr	x3, [x21, x19, lsl #3]
  41af9c:	mov	x2, x24
  41afa0:	add	x19, x19, #0x1
  41afa4:	mov	x1, x23
  41afa8:	mov	w0, w22
  41afac:	blr	x3
  41afb0:	cmp	x20, x19
  41afb4:	b.ne	41af98 <_ZdlPvm@@Base+0x1dd8>  // b.any
  41afb8:	ldp	x19, x20, [sp, #16]
  41afbc:	ldp	x21, x22, [sp, #32]
  41afc0:	ldp	x23, x24, [sp, #48]
  41afc4:	ldp	x29, x30, [sp], #64
  41afc8:	ret
  41afcc:	nop
  41afd0:	ret

Disassembly of section .fini:

000000000041afd4 <.fini>:
  41afd4:	stp	x29, x30, [sp, #-16]!
  41afd8:	mov	x29, sp
  41afdc:	ldp	x29, x30, [sp], #16
  41afe0:	ret
