


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ; OSasm.s: low-level OS commands, written in assembly   
                                           */
    3 00000000         ; Runs on LM4F120/TM4C123/MSP432
    4 00000000         ; Lab 4 starter file
    5 00000000         ; March 25, 2016
    6 00000000         
    7 00000000         ;
    8 00000000         
    9 00000000         
   10 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   11 00000000                 THUMB
   12 00000000                 REQUIRE8
   13 00000000                 PRESERVE8
   14 00000000         
   15 00000000                 EXTERN           RunPt       ; currently running
                                                             thread
   16 00000000                 EXPORT           StartOS
   17 00000000                 EXPORT           SysTick_Handler
   18 00000000                 IMPORT           Scheduler
   19 00000000         
   20 00000000         
   21 00000000         SysTick_Handler                      ; 1) Saves R0-R3,R1
                                                            2,LR,PC,PSR
   22 00000000 B672            CPSID            I           ; 2) Prevent interr
                                                            upt during switch
   23 00000002         ;YOU IMPLEMENT THIS (same as Lab 3)
   24 00000002 E92D 0FF0       PUSH             {R4-R11}    ; push to save the 
                                                            remaining registers
                                                             manually
   25 00000006 480F            LDR              R0, =RunPt  ; R0 = &RunPt
   26 00000008 6801            LDR              R1, [R0]    ; R1 = RunPt
   27 0000000A F8C1 D000       STR              SP, [R1]    ; processor's SP is
                                                             saved (updated) in
                                                            to SP field of runn
                                                            ing thread's TCB
   28 0000000E         
   29 0000000E B501            PUSH             {R0,LR}
   30 00000010 F7FF FFFE       BL               Scheduler
   31 00000014 E8BD 4001       POP              {R0,LR}
   32 00000018 6801            LDR              R1, [R0]    ;; 6) R1 = RunPt of
                                                             new thread
   33 0000001A         
   34 0000001A F8D1 D000       LDR              SP, [R1]    ; Update system's S
                                                            P with next thread'
                                                            s SP
   35 0000001E E8BD 0FF0       POP              {R4-R11}
   36 00000022 B662            CPSIE            I           ; 9) tasks run with
                                                             interrupts enabled
                                                            
   37 00000024 4770            BX               LR          ; 10) restore R0-R3
                                                            ,R12,LR,PC,PSR
   38 00000026         
   39 00000026         
   40 00000026         StartOS
   41 00000026         ;YOU IMPLEMENT THIS (same as Lab 3)
   42 00000026 4807            LDR              R0, =RunPt  ;



ARM Macro Assembler    Page 2 


   43 00000028 6801            LDR              R1, [R0]    ; 
   44 0000002A F8D1 D000       LDR              SP, [R1]    ;
   45 0000002E         
   46 0000002E E8BD 0FF0       POP              {R4-R11}
   47 00000032 BC0F            POP              {R0-R3}
   48 00000034 F85D CB04       POP              {R12}
   49 00000038 B001            ADD              SP, SP, #4
   50 0000003A F85D EB04       POP              {LR}        ; why??
   51 0000003E B001            ADD              SP, SP, #4
   52 00000040         
   53 00000040 B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
   54 00000042 4770            BX               LR          ; start first threa
                                                            d
   55 00000044         
   56 00000044                 ALIGN
   57 00000044                 END
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4 --apcs=interw
ork --depend=.\objects\osasm.d -o.\objects\osasm.o -I.\RTE\_Target -IC:\Users\C
alvin\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\Cal
vin\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 --predef
ine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 528" --predefine="_RTE_
 SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\osasm.lst osasm.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 10 in file osasm.s
   Uses
      None
Comment: .text unused
StartOS 00000026

Symbol: StartOS
   Definitions
      At line 40 in file osasm.s
   Uses
      At line 16 in file osasm.s
Comment: StartOS used once
SysTick_Handler 00000000

Symbol: SysTick_Handler
   Definitions
      At line 21 in file osasm.s
   Uses
      At line 17 in file osasm.s
Comment: SysTick_Handler used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

RunPt 00000000

Symbol: RunPt
   Definitions
      At line 15 in file osasm.s
   Uses
      At line 25 in file osasm.s
      At line 42 in file osasm.s

Scheduler 00000000

Symbol: Scheduler
   Definitions
      At line 18 in file osasm.s
   Uses
      At line 30 in file osasm.s
Comment: Scheduler used once
2 symbols
341 symbols in table
