ARM GAS  /tmp/ccuq4kRi.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ad9520_function.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.init_ad9520_spiport,"ax",%progbits
  18              		.align	1
  19              		.global	init_ad9520_spiport
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	init_ad9520_spiport:
  27              	.LFB130:
  28              		.file 1 "Core/Src/ad9520_function.c"
   1:Core/Src/ad9520_function.c **** #include "ad9520_function.h"
   2:Core/Src/ad9520_function.c **** 
   3:Core/Src/ad9520_function.c **** extern SPI_HandleTypeDef hspi1;
   4:Core/Src/ad9520_function.c **** // ÂàùÂßãÂåñstm32f4Âà∞ad9520ÁöÑspiÊé•Âè£
   5:Core/Src/ad9520_function.c **** 
   6:Core/Src/ad9520_function.c **** // #define spi1_cs_Pin GPIO_PIN_4
   7:Core/Src/ad9520_function.c **** // #define spi1_cs_GPIO_Port GPIOC
   8:Core/Src/ad9520_function.c **** 
   9:Core/Src/ad9520_function.c **** ad9520_regs_t ad9520_regs = {
  10:Core/Src/ad9520_function.c ****     .serial_port_conf = {0x00, 0x00,0x00},
  11:Core/Src/ad9520_function.c ****     .part_id = {0x03, 0x00,0x00},
  12:Core/Src/ad9520_function.c ****     .eeprom_custom_id_0 = {0x05, 0x00   ,0x00},
  13:Core/Src/ad9520_function.c ****     .eeprom_custom_id_1 = {0x06, 0x00   ,0x00},
  14:Core/Src/ad9520_function.c **** 
  15:Core/Src/ad9520_function.c ****     .PFD_charge_pump= {0x010, 0x00  ,0x00},
  16:Core/Src/ad9520_function.c ****     .R_counter_l = {0x011, 0x00 ,0x00},
  17:Core/Src/ad9520_function.c ****     .R_counter_h = {0x012, 0x00 ,0x00},
  18:Core/Src/ad9520_function.c ****     .A_counter = {0x013, 0x00   ,0x00},
  19:Core/Src/ad9520_function.c ****     .B_counter_l = {0x014, 0x00 ,0x00},
  20:Core/Src/ad9520_function.c ****     .B_counter_h = {0x015, 0x00 ,0x00},
  21:Core/Src/ad9520_function.c ****     .pll_ctrl_1 = {0x016, 0x00  ,0x00},
  22:Core/Src/ad9520_function.c ****     .pll_ctrl_2 = {0x017, 0x00  ,0x00},
  23:Core/Src/ad9520_function.c ****     .pll_ctrl_3 = {0x018, 0x00  ,0x00},
  24:Core/Src/ad9520_function.c ****     .pll_ctrl_4 = {0x019, 0x00  ,0x00},
  25:Core/Src/ad9520_function.c ****     .pll_ctrl_5 = {0x01a, 0x00  ,0x00},
  26:Core/Src/ad9520_function.c ****     .pll_ctrl_6 = {0x01b, 0x00  ,0x00},
  27:Core/Src/ad9520_function.c ****     .pll_ctrl_7 = {0x01c, 0x00  ,0x00},
  28:Core/Src/ad9520_function.c ****     .pll_ctrl_8 = {0x01d, 0x00  ,0x00},
  29:Core/Src/ad9520_function.c ****     .pll_ctrl_9 = {0x01e, 0x00  ,0x00},
  30:Core/Src/ad9520_function.c ****     .pll_readback = {0x01f, 0x00    ,0x00},
ARM GAS  /tmp/ccuq4kRi.s 			page 2


  31:Core/Src/ad9520_function.c **** 
  32:Core/Src/ad9520_function.c ****     .out0_control = {0x0f0, 0x00    ,0x00},
  33:Core/Src/ad9520_function.c ****     .out1_control = {0x0f1, 0x00    ,0x00},
  34:Core/Src/ad9520_function.c ****     .out2_control = {0x0f2, 0x00    ,0x00},
  35:Core/Src/ad9520_function.c ****     .out3_control = {0x0f3, 0x00    ,0x00},
  36:Core/Src/ad9520_function.c ****     .out4_control = {0x0f4, 0x00    ,0x00},
  37:Core/Src/ad9520_function.c ****     .out5_control = {0x0f5, 0x00    ,0x00},
  38:Core/Src/ad9520_function.c ****     .out6_control = {0x0f6, 0x00    ,0x00},
  39:Core/Src/ad9520_function.c ****     .out7_control = {0x0f7, 0x00    ,0x00},
  40:Core/Src/ad9520_function.c ****     .out8_control = {0x0f8, 0x00    ,0x00},
  41:Core/Src/ad9520_function.c ****     .out9_control = {0x0f9, 0x00    ,0x00},
  42:Core/Src/ad9520_function.c ****     .out10_control = {0x0fa, 0x00   ,0x00},
  43:Core/Src/ad9520_function.c ****     .out11_control = {0x0fb, 0x00   ,0x00},
  44:Core/Src/ad9520_function.c ****     .enable_output_on_csdld_l = {0x0fc, 0x00    ,0x00},
  45:Core/Src/ad9520_function.c ****     .enable_output_on_csdld_h = {0x0fd, 0x00    ,0x00},
  46:Core/Src/ad9520_function.c **** 
  47:Core/Src/ad9520_function.c ****     .divider_0_0 = {0x190, 0x00 ,0x00},
  48:Core/Src/ad9520_function.c ****     .divider_0_1 = {0x191, 0x00,0x00},
  49:Core/Src/ad9520_function.c ****     .divider_0_2 = {0x192, 0x00,0x00},
  50:Core/Src/ad9520_function.c ****     .divider_1_0 = {0x193, 0x00,0x00},
  51:Core/Src/ad9520_function.c ****     .divider_1_1 = {0x194, 0x00,0x00},
  52:Core/Src/ad9520_function.c ****     .divider_1_2 = {0x195, 0x00,0x00},
  53:Core/Src/ad9520_function.c ****     .divider_2_0 = {0x196, 0x00,0x00},
  54:Core/Src/ad9520_function.c ****     .divider_2_1 = {0x197, 0x00,0x00},
  55:Core/Src/ad9520_function.c ****     .divider_2_2 = {0x198, 0x00,0x00},
  56:Core/Src/ad9520_function.c ****     .divider_3_0 = {0x199, 0x00,0x00},
  57:Core/Src/ad9520_function.c ****     .divider_3_1 = {0x19a, 0x00,0x00},
  58:Core/Src/ad9520_function.c ****     .divider_3_2 = {0x19b, 0x00,0x00},
  59:Core/Src/ad9520_function.c **** 
  60:Core/Src/ad9520_function.c ****     .vco_divider = {0x1e0, 0x00,0x00},
  61:Core/Src/ad9520_function.c ****     .input_clks = {0x1e1, 0x00,0x00},
  62:Core/Src/ad9520_function.c ****     
  63:Core/Src/ad9520_function.c ****     .power_down = {0x230, 0x00,0x00},
  64:Core/Src/ad9520_function.c ****     .io_update = {0x232, 0x00,0x00},
  65:Core/Src/ad9520_function.c **** 
  66:Core/Src/ad9520_function.c **** };
  67:Core/Src/ad9520_function.c **** 
  68:Core/Src/ad9520_function.c **** void init_ad9520_spiport(void){
  29              		.loc 1 68 31 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  69:Core/Src/ad9520_function.c ****     // ÂàùÂßãÂåñspi_csÂºïËÑöÁä∂ÊÄÅÔºåËÆæÁΩÆËøô‰∏™ÂºïËÑö‰∏∫È´òÁîµÂπ≥
  70:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
  38              		.loc 1 70 5 view .LVU1
  39 0002 0122     		movs	r2, #1
  40 0004 1021     		movs	r1, #16
  41 0006 0248     		ldr	r0, .L3
  42 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  43              	.LVL0:
  71:Core/Src/ad9520_function.c **** }
  44              		.loc 1 71 1 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccuq4kRi.s 			page 3


  45 000c 08BD     		pop	{r3, pc}
  46              	.L4:
  47 000e 00BF     		.align	2
  48              	.L3:
  49 0010 00080240 		.word	1073874944
  50              		.cfi_endproc
  51              	.LFE130:
  53              		.section	.text.write_ad9520_reg,"ax",%progbits
  54              		.align	1
  55              		.global	write_ad9520_reg
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	write_ad9520_reg:
  62              	.LVL1:
  63              	.LFB131:
  72:Core/Src/ad9520_function.c **** 
  73:Core/Src/ad9520_function.c **** // ÂÜôad9520ÂØÑÂ≠òÂô®
  74:Core/Src/ad9520_function.c **** void write_ad9520_reg(uint16_t reg_addr, uint16_t reg_data){
  64              		.loc 1 74 60 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 8
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 74 60 is_stmt 0 view .LVU4
  69 0000 30B5     		push	{r4, r5, lr}
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 12
  72              		.cfi_offset 4, -12
  73              		.cfi_offset 5, -8
  74              		.cfi_offset 14, -4
  75 0002 83B0     		sub	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 24
  78 0004 ADF80600 		strh	r0, [sp, #6]	@ movhi
  79 0008 ADF80410 		strh	r1, [sp, #4]	@ movhi
  75:Core/Src/ad9520_function.c ****     // 1. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫‰ΩéÁîµÂπ≥
  76:Core/Src/ad9520_function.c ****     HAL_Delay(2);
  80              		.loc 1 76 5 is_stmt 1 view .LVU5
  81 000c 0220     		movs	r0, #2
  82              	.LVL2:
  83              		.loc 1 76 5 is_stmt 0 view .LVU6
  84 000e FFF7FEFF 		bl	HAL_Delay
  85              	.LVL3:
  77:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
  86              		.loc 1 77 5 is_stmt 1 view .LVU7
  87 0012 124C     		ldr	r4, .L7
  88 0014 0022     		movs	r2, #0
  89 0016 1021     		movs	r1, #16
  90 0018 2046     		mov	r0, r4
  91 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
  92              	.LVL4:
  78:Core/Src/ad9520_function.c ****     // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
  79:Core/Src/ad9520_function.c ****     HAL_Delay(3);
  93              		.loc 1 79 5 view .LVU8
  94 001e 0320     		movs	r0, #3
  95 0020 FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccuq4kRi.s 			page 4


  96              	.LVL5:
  80:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_addr, 1, 100);
  97              		.loc 1 80 5 view .LVU9
  98 0024 0E4D     		ldr	r5, .L7+4
  99 0026 6423     		movs	r3, #100
 100 0028 0122     		movs	r2, #1
 101 002a 0DF10601 		add	r1, sp, #6
 102 002e 2846     		mov	r0, r5
 103 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 104              	.LVL6:
  81:Core/Src/ad9520_function.c ****     // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
  82:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_data, 1, 100);
 105              		.loc 1 82 5 view .LVU10
 106 0034 6423     		movs	r3, #100
 107 0036 0122     		movs	r2, #1
 108 0038 01A9     		add	r1, sp, #4
 109 003a 2846     		mov	r0, r5
 110 003c FFF7FEFF 		bl	HAL_SPI_Transmit
 111              	.LVL7:
  83:Core/Src/ad9520_function.c ****     // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
  84:Core/Src/ad9520_function.c ****     HAL_Delay(3);
 112              		.loc 1 84 5 view .LVU11
 113 0040 0320     		movs	r0, #3
 114 0042 FFF7FEFF 		bl	HAL_Delay
 115              	.LVL8:
  85:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 116              		.loc 1 85 5 view .LVU12
 117 0046 0122     		movs	r2, #1
 118 0048 1021     		movs	r1, #16
 119 004a 2046     		mov	r0, r4
 120 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL9:
  86:Core/Src/ad9520_function.c ****     HAL_Delay(2);
 122              		.loc 1 86 5 view .LVU13
 123 0050 0220     		movs	r0, #2
 124 0052 FFF7FEFF 		bl	HAL_Delay
 125              	.LVL10:
  87:Core/Src/ad9520_function.c **** }
 126              		.loc 1 87 1 is_stmt 0 view .LVU14
 127 0056 03B0     		add	sp, sp, #12
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 0058 30BD     		pop	{r4, r5, pc}
 132              	.L8:
 133 005a 00BF     		.align	2
 134              	.L7:
 135 005c 00080240 		.word	1073874944
 136 0060 00000000 		.word	hspi1
 137              		.cfi_endproc
 138              	.LFE131:
 140              		.section	.text.read_ad9520_reg,"ax",%progbits
 141              		.align	1
 142              		.global	read_ad9520_reg
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
ARM GAS  /tmp/ccuq4kRi.s 			page 5


 146              		.fpu fpv4-sp-d16
 148              	read_ad9520_reg:
 149              	.LVL11:
 150              	.LFB132:
  88:Core/Src/ad9520_function.c **** // ËØªad9520ÂØÑÂ≠òÂô®
  89:Core/Src/ad9520_function.c **** void read_ad9520_reg(uint16_t reg_addr, uint16_t *reg_data){
 151              		.loc 1 89 60 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 89 60 is_stmt 0 view .LVU16
 156 0000 70B5     		push	{r4, r5, r6, lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 16
 159              		.cfi_offset 4, -16
 160              		.cfi_offset 5, -12
 161              		.cfi_offset 6, -8
 162              		.cfi_offset 14, -4
 163 0002 82B0     		sub	sp, sp, #8
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 24
 166 0004 0C46     		mov	r4, r1
 167 0006 ADF80600 		strh	r0, [sp, #6]	@ movhi
  90:Core/Src/ad9520_function.c ****     //uint16_t read_data;
  91:Core/Src/ad9520_function.c ****     // 1. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫‰ΩéÁîµÂπ≥
  92:Core/Src/ad9520_function.c ****     //HAL_Delay(2);
  93:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 168              		.loc 1 93 5 is_stmt 1 view .LVU17
 169 000a 0D4D     		ldr	r5, .L11
 170 000c 0022     		movs	r2, #0
 171 000e 1021     		movs	r1, #16
 172              	.LVL12:
 173              		.loc 1 93 5 is_stmt 0 view .LVU18
 174 0010 2846     		mov	r0, r5
 175              	.LVL13:
 176              		.loc 1 93 5 view .LVU19
 177 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL14:
  94:Core/Src/ad9520_function.c ****     // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
  95:Core/Src/ad9520_function.c ****     //HAL_Delay(1);
  96:Core/Src/ad9520_function.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&reg_addr, 1, 100);
 179              		.loc 1 96 5 is_stmt 1 view .LVU20
 180 0016 0B4E     		ldr	r6, .L11+4
 181 0018 6423     		movs	r3, #100
 182 001a 0122     		movs	r2, #1
 183 001c 0DF10601 		add	r1, sp, #6
 184 0020 3046     		mov	r0, r6
 185 0022 FFF7FEFF 		bl	HAL_SPI_Transmit
 186              	.LVL15:
  97:Core/Src/ad9520_function.c ****     // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
  98:Core/Src/ad9520_function.c ****     HAL_SPI_Receive(&hspi1, (uint8_t *)reg_data, 1, 100);
 187              		.loc 1 98 5 view .LVU21
 188 0026 6423     		movs	r3, #100
 189 0028 0122     		movs	r2, #1
 190 002a 2146     		mov	r1, r4
 191 002c 3046     		mov	r0, r6
 192 002e FFF7FEFF 		bl	HAL_SPI_Receive
ARM GAS  /tmp/ccuq4kRi.s 			page 6


 193              	.LVL16:
  99:Core/Src/ad9520_function.c ****     // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 100:Core/Src/ad9520_function.c ****     //HAL_Delay(1);
 101:Core/Src/ad9520_function.c ****     HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 194              		.loc 1 101 5 view .LVU22
 195 0032 0122     		movs	r2, #1
 196 0034 1021     		movs	r1, #16
 197 0036 2846     		mov	r0, r5
 198 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 199              	.LVL17:
 102:Core/Src/ad9520_function.c ****    // HAL_Delay(2);
 103:Core/Src/ad9520_function.c ****     //return read_data;
 104:Core/Src/ad9520_function.c **** }
 200              		.loc 1 104 1 is_stmt 0 view .LVU23
 201 003c 02B0     		add	sp, sp, #8
 202              	.LCFI6:
 203              		.cfi_def_cfa_offset 16
 204              		@ sp needed
 205 003e 70BD     		pop	{r4, r5, r6, pc}
 206              	.LVL18:
 207              	.L12:
 208              		.loc 1 104 1 view .LVU24
 209              		.align	2
 210              	.L11:
 211 0040 00080240 		.word	1073874944
 212 0044 00000000 		.word	hspi1
 213              		.cfi_endproc
 214              	.LFE132:
 216              		.section	.text.read_ad9520_all_regs_setdefaultVal,"ax",%progbits
 217              		.align	1
 218              		.global	read_ad9520_all_regs_setdefaultVal
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	read_ad9520_all_regs_setdefaultVal:
 225              	.LVL19:
 226              	.LFB133:
 105:Core/Src/ad9520_function.c **** 
 106:Core/Src/ad9520_function.c **** // ËØªad9520ÊâÄÊúâÂØÑÂ≠òÂô®ÁöÑÈªòËÆ§ÂÄº,Âπ∂‰øùÂ≠òÂà∞ad9520_regsÊï∞ÁªÑ‰∏≠ÁöÑreg_setvalÊàêÂëò‰∏≠
 107:Core/Src/ad9520_function.c **** // setDefaultVal: 0:‰∏ç‰øùÂ≠òÈªòËÆ§ÂÄºÔºå1:‰øùÂ≠òÈªòËÆ§ÂÄº
 108:Core/Src/ad9520_function.c **** #define SAVE_DEFAULT_VAL 1
 109:Core/Src/ad9520_function.c **** #define NOT_SAVE_DEFAULT_VAL 0
 110:Core/Src/ad9520_function.c **** void read_ad9520_all_regs_setdefaultVal(uint32_t setDefaultVal){
 227              		.loc 1 110 64 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 110 64 is_stmt 0 view .LVU26
 232 0000 70B5     		push	{r4, r5, r6, lr}
 233              	.LCFI7:
 234              		.cfi_def_cfa_offset 16
 235              		.cfi_offset 4, -16
 236              		.cfi_offset 5, -12
 237              		.cfi_offset 6, -8
 238              		.cfi_offset 14, -4
 239 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccuq4kRi.s 			page 7


 240              	.LCFI8:
 241              		.cfi_def_cfa_offset 24
 242 0004 0646     		mov	r6, r0
 111:Core/Src/ad9520_function.c ****     int32_t i;
 243              		.loc 1 111 5 is_stmt 1 view .LVU27
 112:Core/Src/ad9520_function.c ****     int32_t sizes = sizeof(ad9520_regs)/sizeof(struct ad9520_reg);
 244              		.loc 1 112 5 view .LVU28
 245              	.LVL20:
 113:Core/Src/ad9520_function.c ****     uint16_t tmp_add_read1byte, tmp_data_read1byte;
 246              		.loc 1 113 5 view .LVU29
 114:Core/Src/ad9520_function.c ****     ad9520_reg_t *pad9520_reg = (ad9520_reg_t *)(&ad9520_regs);
 247              		.loc 1 114 5 view .LVU30
 115:Core/Src/ad9520_function.c ****     for(i=0; i<sizes; i++){
 248              		.loc 1 115 5 view .LVU31
 249              		.loc 1 115 10 is_stmt 0 view .LVU32
 250 0006 0024     		movs	r4, #0
 251              		.loc 1 115 5 view .LVU33
 252 0008 00E0     		b	.L14
 253              	.LVL21:
 254              	.L15:
 255              		.loc 1 115 23 is_stmt 1 discriminator 2 view .LVU34
 256              		.loc 1 115 24 is_stmt 0 discriminator 2 view .LVU35
 257 000a 0134     		adds	r4, r4, #1
 258              	.LVL22:
 259              	.L14:
 260              		.loc 1 115 14 is_stmt 1 discriminator 1 view .LVU36
 261              		.loc 1 115 5 is_stmt 0 discriminator 1 view .LVU37
 262 000c 312C     		cmp	r4, #49
 263 000e 14DC     		bgt	.L18
 116:Core/Src/ad9520_function.c ****         tmp_add_read1byte = (pad9520_reg+i)->reg_addr | RD_OPR2;
 264              		.loc 1 116 9 is_stmt 1 view .LVU38
 265              		.loc 1 116 41 is_stmt 0 view .LVU39
 266 0010 0B4B     		ldr	r3, .L19
 267 0012 04EB4402 		add	r2, r4, r4, lsl #1
 268 0016 03EB4205 		add	r5, r3, r2, lsl #1
 269              		.loc 1 116 44 view .LVU40
 270 001a 33F81200 		ldrh	r0, [r3, r2, lsl #1]
 271              	.LVL23:
 117:Core/Src/ad9520_function.c ****         
 118:Core/Src/ad9520_function.c ****         read_ad9520_reg(tmp_add_read1byte, &tmp_data_read1byte);
 272              		.loc 1 118 9 is_stmt 1 view .LVU41
 273 001e 0DF10601 		add	r1, sp, #6
 274 0022 40F42040 		orr	r0, r0, #40960
 275              	.LVL24:
 276              		.loc 1 118 9 is_stmt 0 view .LVU42
 277 0026 FFF7FEFF 		bl	read_ad9520_reg
 278              	.LVL25:
 119:Core/Src/ad9520_function.c ****         (pad9520_reg+i)->reg_data = tmp_data_read1byte>>8;
 279              		.loc 1 119 9 is_stmt 1 view .LVU43
 280              		.loc 1 119 35 is_stmt 0 view .LVU44
 281 002a BDF80630 		ldrh	r3, [sp, #6]
 282 002e 1B0A     		lsrs	r3, r3, #8
 283 0030 6B80     		strh	r3, [r5, #2]	@ movhi
 120:Core/Src/ad9520_function.c ****         if(setDefaultVal == 1){
 284              		.loc 1 120 9 is_stmt 1 view .LVU45
 285              		.loc 1 120 11 is_stmt 0 view .LVU46
 286 0032 012E     		cmp	r6, #1
ARM GAS  /tmp/ccuq4kRi.s 			page 8


 287 0034 E9D1     		bne	.L15
 121:Core/Src/ad9520_function.c ****             (pad9520_reg+i)->reg_setval = (pad9520_reg+i)->reg_data;
 288              		.loc 1 121 13 is_stmt 1 view .LVU47
 289              		.loc 1 121 41 is_stmt 0 view .LVU48
 290 0036 AB80     		strh	r3, [r5, #4]	@ movhi
 291 0038 E7E7     		b	.L15
 292              	.L18:
 122:Core/Src/ad9520_function.c ****         }
 123:Core/Src/ad9520_function.c **** 
 124:Core/Src/ad9520_function.c ****     }
 125:Core/Src/ad9520_function.c **** }
 293              		.loc 1 125 1 view .LVU49
 294 003a 02B0     		add	sp, sp, #8
 295              	.LCFI9:
 296              		.cfi_def_cfa_offset 16
 297              		@ sp needed
 298 003c 70BD     		pop	{r4, r5, r6, pc}
 299              	.LVL26:
 300              	.L20:
 301              		.loc 1 125 1 view .LVU50
 302 003e 00BF     		.align	2
 303              	.L19:
 304 0040 00000000 		.word	.LANCHOR0
 305              		.cfi_endproc
 306              	.LFE133:
 308              		.section	.text.update_ad9520_regs,"ax",%progbits
 309              		.align	1
 310              		.global	update_ad9520_regs
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu fpv4-sp-d16
 316              	update_ad9520_regs:
 317              	.LFB134:
 126:Core/Src/ad9520_function.c **** 
 127:Core/Src/ad9520_function.c **** 
 128:Core/Src/ad9520_function.c **** 
 129:Core/Src/ad9520_function.c **** void update_ad9520_regs(void){
 318              		.loc 1 129 30 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 10B5     		push	{r4, lr}
 323              	.LCFI10:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 130:Core/Src/ad9520_function.c ****     //write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0xa0a0); //set spi sdo mode
 131:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 132:Core/Src/ad9520_function.c ****     //write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 133:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 134:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0100);
 327              		.loc 1 134 5 view .LVU52
 328              		.loc 1 134 43 is_stmt 0 view .LVU53
 329 0002 084C     		ldr	r4, .L23
 330 0004 B4F82601 		ldrh	r0, [r4, #294]
 331              		.loc 1 134 5 view .LVU54
ARM GAS  /tmp/ccuq4kRi.s 			page 9


 332 0008 4FF48071 		mov	r1, #256
 333 000c 40F40050 		orr	r0, r0, #8192
 334 0010 FFF7FEFF 		bl	write_ad9520_reg
 335              	.LVL27:
 135:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 136:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 336              		.loc 1 136 5 is_stmt 1 view .LVU55
 337              		.loc 1 136 43 is_stmt 0 view .LVU56
 338 0014 B4F82601 		ldrh	r0, [r4, #294]
 339              		.loc 1 136 5 view .LVU57
 340 0018 0021     		movs	r1, #0
 341 001a 40F40050 		orr	r0, r0, #8192
 342 001e FFF7FEFF 		bl	write_ad9520_reg
 343              	.LVL28:
 137:Core/Src/ad9520_function.c **** }
 344              		.loc 1 137 1 view .LVU58
 345 0022 10BD     		pop	{r4, pc}
 346              	.L24:
 347              		.align	2
 348              	.L23:
 349 0024 00000000 		.word	.LANCHOR0
 350              		.cfi_endproc
 351              	.LFE134:
 353              		.section	.text.set_ad9520_spiport,"ax",%progbits
 354              		.align	1
 355              		.global	set_ad9520_spiport
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu fpv4-sp-d16
 361              	set_ad9520_spiport:
 362              	.LFB135:
 138:Core/Src/ad9520_function.c **** 
 139:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÁöÑspiÁ´ØÂè£
 140:Core/Src/ad9520_function.c **** void set_ad9520_spiport(void){
 363              		.loc 1 140 30 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 10B5     		push	{r4, lr}
 368              	.LCFI11:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 4, -8
 371              		.cfi_offset 14, -4
 141:Core/Src/ad9520_function.c **** 
 142:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0x0202); //soft reset
 372              		.loc 1 142 5 view .LVU60
 373              		.loc 1 142 50 is_stmt 0 view .LVU61
 374 0002 134C     		ldr	r4, .L27
 375 0004 2088     		ldrh	r0, [r4]
 376              		.loc 1 142 5 view .LVU62
 377 0006 40F20221 		movw	r1, #514
 378 000a 40F40050 		orr	r0, r0, #8192
 379 000e FFF7FEFF 		bl	write_ad9520_reg
 380              	.LVL29:
 143:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 144:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.serial_port_conf.reg_addr|WR_OPR2, 0xa0a0); //set spi sdo mode
ARM GAS  /tmp/ccuq4kRi.s 			page 10


 381              		.loc 1 144 5 is_stmt 1 view .LVU63
 382              		.loc 1 144 50 is_stmt 0 view .LVU64
 383 0012 2088     		ldrh	r0, [r4]
 384              		.loc 1 144 5 view .LVU65
 385 0014 4AF2A001 		movw	r1, #41120
 386 0018 40F40050 		orr	r0, r0, #8192
 387 001c FFF7FEFF 		bl	write_ad9520_reg
 388              	.LVL30:
 145:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 146:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 389              		.loc 1 146 5 is_stmt 1 view .LVU66
 390              		.loc 1 146 43 is_stmt 0 view .LVU67
 391 0020 B4F82601 		ldrh	r0, [r4, #294]
 392              		.loc 1 146 5 view .LVU68
 393 0024 0021     		movs	r1, #0
 394 0026 40F40050 		orr	r0, r0, #8192
 395 002a FFF7FEFF 		bl	write_ad9520_reg
 396              	.LVL31:
 147:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 148:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0100);
 397              		.loc 1 148 5 is_stmt 1 view .LVU69
 398              		.loc 1 148 43 is_stmt 0 view .LVU70
 399 002e B4F82601 		ldrh	r0, [r4, #294]
 400              		.loc 1 148 5 view .LVU71
 401 0032 4FF48071 		mov	r1, #256
 402 0036 40F40050 		orr	r0, r0, #8192
 403 003a FFF7FEFF 		bl	write_ad9520_reg
 404              	.LVL32:
 149:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 150:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.io_update.reg_addr|WR_OPR2, 0x0000);
 405              		.loc 1 150 5 is_stmt 1 view .LVU72
 406              		.loc 1 150 43 is_stmt 0 view .LVU73
 407 003e B4F82601 		ldrh	r0, [r4, #294]
 408              		.loc 1 150 5 view .LVU74
 409 0042 0021     		movs	r1, #0
 410 0044 40F40050 		orr	r0, r0, #8192
 411 0048 FFF7FEFF 		bl	write_ad9520_reg
 412              	.LVL33:
 151:Core/Src/ad9520_function.c ****     //HAL_Delay(30);
 152:Core/Src/ad9520_function.c ****     
 153:Core/Src/ad9520_function.c **** 
 154:Core/Src/ad9520_function.c **** }
 413              		.loc 1 154 1 view .LVU75
 414 004c 10BD     		pop	{r4, pc}
 415              	.L28:
 416 004e 00BF     		.align	2
 417              	.L27:
 418 0050 00000000 		.word	.LANCHOR0
 419              		.cfi_endproc
 420              	.LFE135:
 422              		.section	.text.set_ad9520_eeprom_custom_id_reg,"ax",%progbits
 423              		.align	1
 424              		.global	set_ad9520_eeprom_custom_id_reg
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 428              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccuq4kRi.s 			page 11


 430              	set_ad9520_eeprom_custom_id_reg:
 431              	.LVL34:
 432              	.LFB136:
 155:Core/Src/ad9520_function.c **** 
 156:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÁöÑEEPROM custom id reg
 157:Core/Src/ad9520_function.c **** void set_ad9520_eeprom_custom_id_reg(uint16_t custom_id){
 433              		.loc 1 157 57 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		.loc 1 157 57 is_stmt 0 view .LVU77
 438 0000 08B5     		push	{r3, lr}
 439              	.LCFI12:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 3, -8
 442              		.cfi_offset 14, -4
 443 0002 0146     		mov	r1, r0
 158:Core/Src/ad9520_function.c **** 
 159:Core/Src/ad9520_function.c ****     write_ad9520_reg(ad9520_regs.eeprom_custom_id_1.reg_addr|WR_OPR2, custom_id);
 444              		.loc 1 159 5 is_stmt 1 view .LVU78
 445              		.loc 1 159 52 is_stmt 0 view .LVU79
 446 0004 034B     		ldr	r3, .L31
 447 0006 588A     		ldrh	r0, [r3, #18]
 448              	.LVL35:
 449              		.loc 1 159 5 view .LVU80
 450 0008 40F40050 		orr	r0, r0, #8192
 451 000c FFF7FEFF 		bl	write_ad9520_reg
 452              	.LVL36:
 160:Core/Src/ad9520_function.c **** 
 161:Core/Src/ad9520_function.c **** }
 453              		.loc 1 161 1 view .LVU81
 454 0010 08BD     		pop	{r3, pc}
 455              	.L32:
 456 0012 00BF     		.align	2
 457              	.L31:
 458 0014 00000000 		.word	.LANCHOR0
 459              		.cfi_endproc
 460              	.LFE136:
 462              		.section	.text.set_custom_val,"ax",%progbits
 463              		.align	1
 464              		.global	set_custom_val
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	set_custom_val:
 471              	.LVL37:
 472              	.LFB137:
 162:Core/Src/ad9520_function.c **** 
 163:Core/Src/ad9520_function.c **** //ËÆæÁΩÆad9520ÂØÑÂ≠òÂô®ÁöÑÁî®Êà∑ÂÄº
 164:Core/Src/ad9520_function.c **** // setPumpUpDown: 0:ËÆæÁΩÆPump Up, 1:ËÆæÁΩÆPump Down
 165:Core/Src/ad9520_function.c **** #define PUMP_UP 0
 166:Core/Src/ad9520_function.c **** #define PUMP_DOWN 1
 167:Core/Src/ad9520_function.c **** #define PUMP_NAL 2
 168:Core/Src/ad9520_function.c **** void set_custom_val(uint32_t setPumpUpDown){
 473              		.loc 1 168 44 is_stmt 1 view -0
 474              		.cfi_startproc
ARM GAS  /tmp/ccuq4kRi.s 			page 12


 475              		@ args = 0, pretend = 0, frame = 8
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		.loc 1 168 44 is_stmt 0 view .LVU83
 478 0000 70B5     		push	{r4, r5, r6, lr}
 479              	.LCFI13:
 480              		.cfi_def_cfa_offset 16
 481              		.cfi_offset 4, -16
 482              		.cfi_offset 5, -12
 483              		.cfi_offset 6, -8
 484              		.cfi_offset 14, -4
 485 0002 82B0     		sub	sp, sp, #8
 486              	.LCFI14:
 487              		.cfi_def_cfa_offset 24
 169:Core/Src/ad9520_function.c ****     
 170:Core/Src/ad9520_function.c ****    //#if 0 //pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá∫
 171:Core/Src/ad9520_function.c ****     //set clk ditribution < 1600MHz mode 1 pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá
 172:Core/Src/ad9520_function.c ****    // ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | ((0x1)); //
 173:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval | (0x1); // 0x1e1[0] = 1
 488              		.loc 1 173 5 is_stmt 1 view .LVU84
 489              		.loc 1 173 63 is_stmt 0 view .LVU85
 490 0004 D14B     		ldr	r3, .L51
 491 0006 B3F81E21 		ldrh	r2, [r3, #286]
 492              		.loc 1 173 39 view .LVU86
 493 000a 42F00102 		orr	r2, r2, #1
 174:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & (~(0x2)); // 0x1e1[4] =
 494              		.loc 1 174 5 is_stmt 1 view .LVU87
 495              		.loc 1 174 75 is_stmt 0 view .LVU88
 496 000e 22F00202 		bic	r2, r2, #2
 497 0012 92B2     		uxth	r2, r2
 175:Core/Src/ad9520_function.c ****     ad9520_regs.out9_control.reg_setval = 0xee;
 498              		.loc 1 175 5 is_stmt 1 view .LVU89
 499              		.loc 1 175 41 is_stmt 0 view .LVU90
 500 0014 EE21     		movs	r1, #238
 501 0016 A3F8B210 		strh	r1, [r3, #178]	@ movhi
 176:Core/Src/ad9520_function.c ****     ad9520_regs.out0_control.reg_setval = 0xee;
 502              		.loc 1 176 5 is_stmt 1 view .LVU91
 503              		.loc 1 176 41 is_stmt 0 view .LVU92
 504 001a A3F87C10 		strh	r1, [r3, #124]	@ movhi
 177:Core/Src/ad9520_function.c **** 
 178:Core/Src/ad9520_function.c ****     ad9520_regs.divider_0_0.reg_setval = 0x00;
 505              		.loc 1 178 5 is_stmt 1 view .LVU93
 506              		.loc 1 178 40 is_stmt 0 view .LVU94
 507 001e 0024     		movs	r4, #0
 508 0020 A3F8D040 		strh	r4, [r3, #208]	@ movhi
 179:Core/Src/ad9520_function.c ****     ad9520_regs.divider_0_1.reg_setval = ad9520_regs.divider_0_1.reg_setval | 0x80;
 509              		.loc 1 179 5 is_stmt 1 view .LVU95
 510              		.loc 1 179 65 is_stmt 0 view .LVU96
 511 0024 B3F8D610 		ldrh	r1, [r3, #214]
 512              		.loc 1 179 40 view .LVU97
 513 0028 41F08001 		orr	r1, r1, #128
 514 002c A3F8D610 		strh	r1, [r3, #214]	@ movhi
 180:Core/Src/ad9520_function.c **** 	
 181:Core/Src/ad9520_function.c **** 	//2024.3.8 for output9pin clk 
 182:Core/Src/ad9520_function.c **** 	ad9520_regs.divider_3_0.reg_setval = 0x10;
 515              		.loc 1 182 2 is_stmt 1 view .LVU98
 516              		.loc 1 182 37 is_stmt 0 view .LVU99
 517 0030 1021     		movs	r1, #16
ARM GAS  /tmp/ccuq4kRi.s 			page 13


 518 0032 A3F80611 		strh	r1, [r3, #262]	@ movhi
 183:Core/Src/ad9520_function.c ****     //2024.5.13 test output9-pin
 184:Core/Src/ad9520_function.c **** 	//ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 185:Core/Src/ad9520_function.c ****     ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x40;
 519              		.loc 1 185 5 is_stmt 1 view .LVU100
 520              		.loc 1 185 65 is_stmt 0 view .LVU101
 521 0036 B3F80C11 		ldrh	r1, [r3, #268]
 522              		.loc 1 185 40 view .LVU102
 523 003a 41F04001 		orr	r1, r1, #64
 524 003e A3F80C11 		strh	r1, [r3, #268]	@ movhi
 186:Core/Src/ad9520_function.c **** //    ad9520_regs.divider_3_0.reg_setval = 0x00;
 187:Core/Src/ad9520_function.c **** //    ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 188:Core/Src/ad9520_function.c **** 
 189:Core/Src/ad9520_function.c ****     ad9520_regs.vco_divider.reg_setval = 0x00;
 525              		.loc 1 189 5 is_stmt 1 view .LVU103
 526              		.loc 1 189 40 is_stmt 0 view .LVU104
 527 0042 A3F81841 		strh	r4, [r3, #280]	@ movhi
 190:Core/Src/ad9520_function.c ****     
 191:Core/Src/ad9520_function.c ****    //#endif
 192:Core/Src/ad9520_function.c ****    
 193:Core/Src/ad9520_function.c **** 
 194:Core/Src/ad9520_function.c ****     /*#if 0 //2023 8Êúà‰πãÂâçÁöÑÈÖçÁΩÆ
 195:Core/Src/ad9520_function.c ****     //set clk ditribution < 1600MHz mode 1 pptÂÆûÈ™åËÆ∞ÂΩï1 1.È™åËØÅclkÂçïÁ´ØËæìÂÖ•Ôºåoutput9AËæìÂá
 196:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | ((0x1)); // 0
 197:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval | (0x1); // 0x1e1[0] = 1
 198:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & (~(0x2)); // 0x1e1[4] =
 199:Core/Src/ad9520_function.c ****     ad9520_regs.out9_control.reg_setval = 0xee;
 200:Core/Src/ad9520_function.c ****     ad9520_regs.divider_3_0.reg_setval = 0x00;
 201:Core/Src/ad9520_function.c ****     ad9520_regs.vco_divider.reg_setval = 0x06;
 202:Core/Src/ad9520_function.c ****     //bypass divider3
 203:Core/Src/ad9520_function.c ****     ad9520_regs.divider_3_1.reg_setval = ad9520_regs.divider_3_1.reg_setval | 0x80;
 204:Core/Src/ad9520_function.c ****     //Ê≠§Êó∂Ôºåoutput9AÁöÑÈ¢ëÁéá‰∏∫ 8MHz
 205:Core/Src/ad9520_function.c ****     //bypass divider1
 206:Core/Src/ad9520_function.c ****     ad9520_regs.divider_1_0.reg_setval = ad9520_regs.divider_1_0.reg_setval | 0x80;
 207:Core/Src/ad9520_function.c ****     ad9520_regs.out0_control.reg_setval = 0xee;
 208:Core/Src/ad9520_function.c ****     //Ê≠§Êó∂Ôºåoutput0ÁöÑÈ¢ëÁéáÂ∫îËØ•‰∏∫ 8MHz
 209:Core/Src/ad9520_function.c **** 
 210:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆmux3ÔºåÈÄâÊã©internal feedback path, mux1 ÈÄâÊã©zero delay path
 211:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = ad9520_regs.pll_ctrl_9.reg_setval & 0b11111001;
 212:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = ad9520_regs.pll_ctrl_9.reg_setval | 0b00000010; //0x01e[2:1
 213:Core/Src/ad9520_function.c **** 
 214:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆABÂØÑÂ≠òÂô®Ôºåp=1Ôºåa=0Ôºåb=1Ôºåclk=(pxb)+a = 1
 215:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b11111000;
 216:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b00000001; //0x016[2:0
 217:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval & 0b00000000;
 218:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b00000001; //0x014[7
 219:Core/Src/ad9520_function.c ****     ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval & 0b00000000; //0x013[7:0] 
 220:Core/Src/ad9520_function.c **** 
 221:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆRÂØÑÂ≠òÂô®Ôºår=1
 222:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval & 0b00000000;
 223:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000001; //0x012[7
 224:Core/Src/ad9520_function.c **** 
 225:Core/Src/ad9520_function.c ****     //ËÆæÁΩÆPDFÂØÑÂ≠òÂô®Ôºå
 226:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b00000000;
 227:Core/Src/ad9520_function.c ****     //    ‰ΩøËÉΩpll Ôºå cp current = 4.8mAÔºå
 228:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b01110000; /
 229:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00000000;
ARM GAS  /tmp/ccuq4kRi.s 			page 14


 230:Core/Src/ad9520_function.c ****     if(setPumpUpDown == PUMP_UP){
 231:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000010
 232:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_DOWN){
 233:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 234:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 235:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 236:Core/Src/ad9520_function.c ****     }
 237:Core/Src/ad9520_function.c ****     //Sets the PFD polarity
 238:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b01111111; /
 239:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b10000000; /
 240:Core/Src/ad9520_function.c ****     //for test set cp=vcp/2
 241:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b01111111;
 242:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b10000000; //0x016[
 243:Core/Src/ad9520_function.c ****     #endif
 244:Core/Src/ad9520_function.c **** 		*/
 245:Core/Src/ad9520_function.c **** 
 246:Core/Src/ad9520_function.c **** 
 247:Core/Src/ad9520_function.c **** 
 248:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆPDFÂØÑÂ≠òÂô®Ôºå
 249:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0X00;
 528              		.loc 1 249 5 is_stmt 1 view .LVU105
 250:Core/Src/ad9520_function.c ****     //    ‰ΩøËÉΩpll Ôºå cp current = 4.8mAÔºå
 251:Core/Src/ad9520_function.c **** 		ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b01110000; //0
 529              		.loc 1 251 3 view .LVU106
 530              		.loc 1 251 42 is_stmt 0 view .LVU107
 531 0046 7021     		movs	r1, #112
 532 0048 9983     		strh	r1, [r3, #28]	@ movhi
 252:Core/Src/ad9520_function.c **** 		//ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00110000; /
 253:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b00000000;
 254:Core/Src/ad9520_function.c ****     if(setPumpUpDown == PUMP_UP){
 533              		.loc 1 254 5 is_stmt 1 view .LVU108
 534              		.loc 1 254 7 is_stmt 0 view .LVU109
 535 004a 0028     		cmp	r0, #0
 536 004c 3AD1     		bne	.L34
 255:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000010
 537              		.loc 1 255 9 is_stmt 1 view .LVU110
 538              		.loc 1 255 48 is_stmt 0 view .LVU111
 539 004e BF4B     		ldr	r3, .L51
 540 0050 7421     		movs	r1, #116
 541 0052 9983     		strh	r1, [r3, #28]	@ movhi
 542              	.L35:
 256:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_DOWN){
 257:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 258:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 259:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 260:Core/Src/ad9520_function.c ****     }
 261:Core/Src/ad9520_function.c ****     //Sets the PFD polarity
 262:Core/Src/ad9520_function.c ****     ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval & 0b01111111; /
 543              		.loc 1 262 5 is_stmt 1 view .LVU112
 544              		.loc 1 262 73 is_stmt 0 view .LVU113
 545 0054 BD4D     		ldr	r5, .L51
 546 0056 AB8B     		ldrh	r3, [r5, #28]
 547              		.loc 1 262 85 view .LVU114
 548 0058 03F07F03 		and	r3, r3, #127
 549              		.loc 1 262 44 view .LVU115
 550 005c AB83     		strh	r3, [r5, #28]	@ movhi
 263:Core/Src/ad9520_function.c ****     //ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b10000000;
ARM GAS  /tmp/ccuq4kRi.s 			page 15


 264:Core/Src/ad9520_function.c ****     //for test set cp=vcp/2
 265:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval & 0b01111111;
 266:Core/Src/ad9520_function.c ****     // ad9520_regs.pll_ctrl_1.reg_setval = ad9520_regs.pll_ctrl_1.reg_setval | 0b10000000; //0x016[
 267:Core/Src/ad9520_function.c **** 
 268:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆR counter
 269:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval & 0b00000000;
 551              		.loc 1 269 5 is_stmt 1 view .LVU116
 270:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval & 0b00000000;
 552              		.loc 1 270 5 view .LVU117
 553              		.loc 1 270 40 is_stmt 0 view .LVU118
 554 005e 0024     		movs	r4, #0
 555 0060 2C85     		strh	r4, [r5, #40]	@ movhi
 271:Core/Src/ad9520_function.c ****     ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000001; //R count
 556              		.loc 1 271 5 is_stmt 1 view .LVU119
 557              		.loc 1 271 40 is_stmt 0 view .LVU120
 558 0062 0126     		movs	r6, #1
 559 0064 6E84     		strh	r6, [r5, #34]	@ movhi
 272:Core/Src/ad9520_function.c **** 		//do{ //set R diver 13bit 8192 20231120
 273:Core/Src/ad9520_function.c **** 		//	ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | 0b00000011;
 274:Core/Src/ad9520_function.c **** 		//	ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | 0b00000000;
 275:Core/Src/ad9520_function.c **** 		//}while(0);
 276:Core/Src/ad9520_function.c ****             //R=2700=0xA8C  l_byte=0x8c h_byte=0x0a
 277:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | (2700&0xff); //R co
 278:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | (2700>>8); //R coun
 279:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_l.reg_setval = ad9520_regs.R_counter_l.reg_setval | (7904&0xff); //R co
 280:Core/Src/ad9520_function.c ****     //ad9520_regs.R_counter_h.reg_setval = ad9520_regs.R_counter_h.reg_setval | (7904>>8); //R coun
 281:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆB counter
 282:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval & 0b00000000;
 560              		.loc 1 282 5 is_stmt 1 view .LVU121
 283:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval & 0b00000000;
 561              		.loc 1 283 5 view .LVU122
 562              		.loc 1 283 40 is_stmt 0 view .LVU123
 563 0066 6C87     		strh	r4, [r5, #58]	@ movhi
 284:Core/Src/ad9520_function.c ****     ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b00000001; //B count
 564              		.loc 1 284 5 is_stmt 1 view .LVU124
 565              		.loc 1 284 40 is_stmt 0 view .LVU125
 566 0068 AE86     		strh	r6, [r5, #52]	@ movhi
 285:Core/Src/ad9520_function.c **** 		//do{ //set B=8192, 20231120
 286:Core/Src/ad9520_function.c **** 		//	ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | 0b11111111;
 287:Core/Src/ad9520_function.c **** 		//	ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 0b00011111;
 288:Core/Src/ad9520_function.c **** 		//}while(0);
 289:Core/Src/ad9520_function.c **** 
 290:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆA counter
 291:Core/Src/ad9520_function.c ****     ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval & 0x00;
 567              		.loc 1 291 5 is_stmt 1 view .LVU126
 568              		.loc 1 291 38 is_stmt 0 view .LVU127
 569 006a EC85     		strh	r4, [r5, #46]	@ movhi
 292:Core/Src/ad9520_function.c ****     //ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval | 0b00000001;
 293:Core/Src/ad9520_function.c **** 
 294:Core/Src/ad9520_function.c ****             //B=2805=0xAF5 l_byte=0xf5 h_byte=0x0a
 295:Core/Src/ad9520_function.c ****             //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval |4;
 296:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | (4050&0xff); //B co
 297:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 4050>>8; //B counte
 298:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_l.reg_setval = ad9520_regs.B_counter_l.reg_setval | (1350&0xff); //B co
 299:Core/Src/ad9520_function.c ****     //ad9520_regs.B_counter_h.reg_setval = ad9520_regs.B_counter_h.reg_setval | 1350>>8; //B counte
 300:Core/Src/ad9520_function.c **** 
 301:Core/Src/ad9520_function.c ****             //A=60=0x3c 
ARM GAS  /tmp/ccuq4kRi.s 			page 16


 302:Core/Src/ad9520_function.c ****     //ad9520_regs.A_counter.reg_setval = ad9520_regs.A_counter.reg_setval | 60; //A counter = 60
 303:Core/Src/ad9520_function.c **** 
 304:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ pll_ctrl_1 0x16
 305:Core/Src/ad9520_function.c ****         //1: B counter is set to divide-by-1. 
 306:Core/Src/ad9520_function.c ****         //This allows the prescaler setting to determine the divide for the N divider.. 
 307:Core/Src/ad9520_function.c ****         //Divide-by-2.
 308:Core/Src/ad9520_function.c **** 		//ad9520_regs.pll_ctrl_1.reg_setval = 0x01; //p=1,dived2, 20231120
 309:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_1.reg_setval = 0x08; //ad9520_regs.pll_ctrl_1.reg_setval & 0b00000000; 
 570              		.loc 1 309 5 is_stmt 1 view .LVU128
 571              		.loc 1 309 39 is_stmt 0 view .LVU129
 572 006c 0823     		movs	r3, #8
 573 006e A5F84030 		strh	r3, [r5, #64]	@ movhi
 310:Core/Src/ad9520_function.c ****             
 311:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x05 ; //set prescaler P= 16/17
 312:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x02; //Divide-by-2 and divide-by-3 when A ‚â† 0; divide-
 313:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x06; //Divide-by-32 and divide-by-33 when A ‚â† 0; divid
 314:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_1.reg_setval = 0x01; //fix 1/2.
 315:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ status pin to function
 316:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval & 0b00;
 574              		.loc 1 316 5 is_stmt 1 view .LVU130
 317:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b0100; // to N divider
 575              		.loc 1 317 5 view .LVU131
 318:Core/Src/ad9520_function.c **** 		ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b10; //set Antibacklash 
 576              		.loc 1 318 3 view .LVU132
 577              		.loc 1 318 37 is_stmt 0 view .LVU133
 578 0072 0623     		movs	r3, #6
 579 0074 A5F84630 		strh	r3, [r5, #70]	@ movhi
 319:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b10000100;//REF1 clo
 320:Core/Src/ad9520_function.c ****    // ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval | 0b000001000;//R divid
 321:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval   | 0b11100100; //(Stat
 322:Core/Src/ad9520_function.c ****     //ad9520_regs.pll_ctrl_2.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval   | 0b10011100; //Statu
 323:Core/Src/ad9520_function.c ****     // enable status_pin
 324:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_8.reg_setval = ad9520_regs.pll_ctrl_2.reg_setval & 0b01111111; //bit7 = 0 
 580              		.loc 1 324 5 is_stmt 1 view .LVU134
 581              		.loc 1 324 39 is_stmt 0 view .LVU135
 582 0078 A5F86A30 		strh	r3, [r5, #106]	@ movhi
 325:Core/Src/ad9520_function.c **** 
 326:Core/Src/ad9520_function.c **** 
 327:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆ pll_ctrl_3 0x018 = 0x06
 328:Core/Src/ad9520_function.c ****         //0: normal lock detect operation (default).16 (default). 
 329:Core/Src/ad9520_function.c ****         //This setting is fine for any PFD frequency, 
 330:Core/Src/ad9520_function.c ****         //but it also results in the longest VCO calibration time,VCO calibration=0
 331:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_3.reg_setval = 0x06|0x80;
 583              		.loc 1 331 5 is_stmt 1 view .LVU136
 584              		.loc 1 331 39 is_stmt 0 view .LVU137
 585 007c 8623     		movs	r3, #134
 586 007e A5F84C30 		strh	r3, [r5, #76]	@ movhi
 332:Core/Src/ad9520_function.c **** 
 333:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆpll_ctrl_7 0x01c = 0x02
 334:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_7.reg_setval = 0x02;
 587              		.loc 1 334 5 is_stmt 1 view .LVU138
 588              		.loc 1 334 39 is_stmt 0 view .LVU139
 589 0082 0220     		movs	r0, #2
 590              	.LVL38:
 591              		.loc 1 334 39 view .LVU140
 592 0084 A5F86400 		strh	r0, [r5, #100]	@ movhi
 335:Core/Src/ad9520_function.c **** 
ARM GAS  /tmp/ccuq4kRi.s 			page 17


 336:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆpll_ctrl_9 0x01e = 0x12
 337:Core/Src/ad9520_function.c ****         //Selects Channel Divider 2. 
 338:Core/Src/ad9520_function.c ****         //0: enables internal zero delay mode if Register 0x01E[1] = 1. 1: 
 339:Core/Src/ad9520_function.c ****         //enables zero delay function.
 340:Core/Src/ad9520_function.c ****     ad9520_regs.pll_ctrl_9.reg_setval = 0x16;
 593              		.loc 1 340 5 is_stmt 1 view .LVU141
 594              		.loc 1 340 39 is_stmt 0 view .LVU142
 595 0088 1623     		movs	r3, #22
 596 008a A5F87030 		strh	r3, [r5, #112]	@ movhi
 341:Core/Src/ad9520_function.c **** 
 342:Core/Src/ad9520_function.c ****         //ËÆæÁΩÆinput_clks 0x1e1 = 0x02
 343:Core/Src/ad9520_function.c ****     ad9520_regs.input_clks.reg_setval = ad9520_regs.input_clks.reg_setval & 0b11111101;
 597              		.loc 1 343 5 is_stmt 1 view .LVU143
 598              		.loc 1 343 75 is_stmt 0 view .LVU144
 599 008e 02F0FD02 		and	r2, r2, #253
 600              		.loc 1 343 39 view .LVU145
 601 0092 A5F81E21 		strh	r2, [r5, #286]	@ movhi
 344:Core/Src/ad9520_function.c **** 
 345:Core/Src/ad9520_function.c ****     
 346:Core/Src/ad9520_function.c **** 
 347:Core/Src/ad9520_function.c ****     //ÁÉßÂÜôÂØÑÂ≠òÂô®
 348:Core/Src/ad9520_function.c ****     //program PFD & PLL 0X010 ---- 0X01F:PFD_charge_pump --- pll_readback
 349:Core/Src/ad9520_function.c ****     //write 8X16bits, wirthe 8 times
 350:Core/Src/ad9520_function.c ****     ad9520_reg_t *pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.pll_readback));
 602              		.loc 1 350 5 is_stmt 1 view .LVU146
 603              	.LVL39:
 351:Core/Src/ad9520_function.c ****     do{
 604              		.loc 1 351 5 view .LVU147
 605              	.LBB2:
 352:Core/Src/ad9520_function.c ****         //write addr|stream mode
 353:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 606              		.loc 1 353 9 view .LVU148
 607 0096 FFF7FEFF 		bl	HAL_Delay
 608              	.LVL40:
 354:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 609              		.loc 1 354 9 view .LVU149
 610 009a 2246     		mov	r2, r4
 611 009c 1021     		movs	r1, #16
 612 009e AC48     		ldr	r0, .L51+4
 613 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 614              	.LVL41:
 355:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 356:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 615              		.loc 1 356 9 view .LVU150
 616 00a4 0320     		movs	r0, #3
 617 00a6 FFF7FEFF 		bl	HAL_Delay
 618              	.LVL42:
 357:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 619              		.loc 1 357 9 view .LVU151
 620              		.loc 1 357 39 is_stmt 0 view .LVU152
 621 00aa B5F87230 		ldrh	r3, [r5, #114]
 622              		.loc 1 357 18 view .LVU153
 623 00ae 43F4C043 		orr	r3, r3, #24576
 624 00b2 ADF80430 		strh	r3, [sp, #4]	@ movhi
 358:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 625              		.loc 1 358 9 is_stmt 1 view .LVU154
 626 00b6 6423     		movs	r3, #100
ARM GAS  /tmp/ccuq4kRi.s 			page 18


 627 00b8 3246     		mov	r2, r6
 628 00ba 01A9     		add	r1, sp, #4
 629 00bc A548     		ldr	r0, .L51+8
 630 00be FFF7FEFF 		bl	HAL_SPI_Transmit
 631              	.LVL43:
 359:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 360:Core/Src/ad9520_function.c ****         for(int i=0; i<8; i++){
 632              		.loc 1 360 9 view .LVU155
 633              	.LBB3:
 634              		.loc 1 360 13 view .LVU156
 635              		.loc 1 360 9 is_stmt 0 view .LVU157
 636 00c2 27E0     		b	.L37
 637              	.LVL44:
 638              	.L34:
 639              		.loc 1 360 9 view .LVU158
 640              	.LBE3:
 641              	.LBE2:
 256:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 642              		.loc 1 256 11 is_stmt 1 view .LVU159
 256:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000100
 643              		.loc 1 256 13 is_stmt 0 view .LVU160
 644 00c4 0128     		cmp	r0, #1
 645 00c6 05D0     		beq	.L48
 258:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 646              		.loc 1 258 11 is_stmt 1 view .LVU161
 258:Core/Src/ad9520_function.c ****         ad9520_regs.PFD_charge_pump.reg_setval = ad9520_regs.PFD_charge_pump.reg_setval | 0b0000110
 647              		.loc 1 258 13 is_stmt 0 view .LVU162
 648 00c8 0228     		cmp	r0, #2
 649 00ca C3D1     		bne	.L35
 259:Core/Src/ad9520_function.c ****     }
 650              		.loc 1 259 9 is_stmt 1 view .LVU163
 259:Core/Src/ad9520_function.c ****     }
 651              		.loc 1 259 48 is_stmt 0 view .LVU164
 652 00cc 9F4B     		ldr	r3, .L51
 653 00ce 7C21     		movs	r1, #124
 654 00d0 9983     		strh	r1, [r3, #28]	@ movhi
 655 00d2 BFE7     		b	.L35
 656              	.L48:
 257:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 657              		.loc 1 257 9 is_stmt 1 view .LVU165
 257:Core/Src/ad9520_function.c ****     }else if(setPumpUpDown == PUMP_NAL){
 658              		.loc 1 257 48 is_stmt 0 view .LVU166
 659 00d4 9D4B     		ldr	r3, .L51
 660 00d6 7821     		movs	r1, #120
 661 00d8 9983     		strh	r1, [r3, #28]	@ movhi
 662 00da BBE7     		b	.L35
 663              	.LVL45:
 664              	.L38:
 665              	.LBB6:
 666              	.LBB5:
 667              	.LBB4:
 361:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 668              		.loc 1 361 13 is_stmt 1 discriminator 3 view .LVU167
 669 00dc 0320     		movs	r0, #3
 670 00de FFF7FEFF 		bl	HAL_Delay
 671              	.LVL46:
 362:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
ARM GAS  /tmp/ccuq4kRi.s 			page 19


 672              		.loc 1 362 13 discriminator 3 view .LVU168
 673              		.loc 1 362 45 is_stmt 0 discriminator 3 view .LVU169
 674 00e2 04EB4401 		add	r1, r4, r4, lsl #1
 675 00e6 9C4B     		ldr	r3, .L51+12
 676 00e8 A3EB8102 		sub	r2, r3, r1, lsl #2
 677              		.loc 1 362 50 discriminator 3 view .LVU170
 678 00ec 9088     		ldrh	r0, [r2, #4]
 679              		.loc 1 362 88 discriminator 3 view .LVU171
 680 00ee 6FF00502 		mvn	r2, #5
 681 00f2 A2EB8102 		sub	r2, r2, r1, lsl #2
 682 00f6 1344     		add	r3, r3, r2
 683              		.loc 1 362 91 discriminator 3 view .LVU172
 684 00f8 B3F90430 		ldrsh	r3, [r3, #4]
 685              		.loc 1 362 69 discriminator 3 view .LVU173
 686 00fc 43EA0023 		orr	r3, r3, r0, lsl #8
 687              		.loc 1 362 22 discriminator 3 view .LVU174
 688 0100 ADF80630 		strh	r3, [sp, #6]	@ movhi
 363:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 364:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 689              		.loc 1 364 13 is_stmt 1 discriminator 3 view .LVU175
 690 0104 6423     		movs	r3, #100
 691 0106 0122     		movs	r2, #1
 692 0108 0DF10601 		add	r1, sp, #6
 693 010c 9148     		ldr	r0, .L51+8
 694 010e FFF7FEFF 		bl	HAL_SPI_Transmit
 695              	.LVL47:
 696              	.LBE4:
 360:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 697              		.loc 1 360 27 discriminator 3 view .LVU176
 360:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 698              		.loc 1 360 28 is_stmt 0 discriminator 3 view .LVU177
 699 0112 0134     		adds	r4, r4, #1
 700              	.LVL48:
 701              	.L37:
 360:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 702              		.loc 1 360 22 is_stmt 1 discriminator 1 view .LVU178
 360:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 703              		.loc 1 360 9 is_stmt 0 discriminator 1 view .LVU179
 704 0114 072C     		cmp	r4, #7
 705 0116 E1DD     		ble	.L38
 706              	.LBE5:
 365:Core/Src/ad9520_function.c ****         }
 366:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 367:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 707              		.loc 1 367 9 is_stmt 1 view .LVU180
 708 0118 0320     		movs	r0, #3
 709 011a FFF7FEFF 		bl	HAL_Delay
 710              	.LVL49:
 368:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 711              		.loc 1 368 9 view .LVU181
 712 011e 8C4C     		ldr	r4, .L51+4
 713              	.LVL50:
 714              		.loc 1 368 9 is_stmt 0 view .LVU182
 715 0120 0122     		movs	r2, #1
 716 0122 1021     		movs	r1, #16
 717 0124 2046     		mov	r0, r4
 718 0126 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccuq4kRi.s 			page 20


 719              	.LVL51:
 369:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 720              		.loc 1 369 9 is_stmt 1 view .LVU183
 721 012a 0220     		movs	r0, #2
 722 012c FFF7FEFF 		bl	HAL_Delay
 723              	.LVL52:
 724              	.LBE6:
 370:Core/Src/ad9520_function.c ****     }while(0);
 725              		.loc 1 370 11 view .LVU184
 371:Core/Src/ad9520_function.c ****     //update_ad9520_regs();
 372:Core/Src/ad9520_function.c **** 
 373:Core/Src/ad9520_function.c **** 
 374:Core/Src/ad9520_function.c ****     //program output control 0x0F0 ---- 0x0FD : out0_control --- enable_output_on_csdld_h
 375:Core/Src/ad9520_function.c ****     //write 7X16bits, wirthe 7 times
 376:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.enable_output_on_csdld_h));
 726              		.loc 1 376 5 view .LVU185
 377:Core/Src/ad9520_function.c ****     do{
 727              		.loc 1 377 5 view .LVU186
 728              	.LBB7:
 378:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 729              		.loc 1 378 9 view .LVU187
 730 0130 0220     		movs	r0, #2
 731 0132 FFF7FEFF 		bl	HAL_Delay
 732              	.LVL53:
 379:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 733              		.loc 1 379 9 view .LVU188
 734 0136 0022     		movs	r2, #0
 735 0138 1021     		movs	r1, #16
 736 013a 2046     		mov	r0, r4
 737 013c FFF7FEFF 		bl	HAL_GPIO_WritePin
 738              	.LVL54:
 380:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 381:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 739              		.loc 1 381 9 view .LVU189
 740 0140 0320     		movs	r0, #3
 741 0142 FFF7FEFF 		bl	HAL_Delay
 742              	.LVL55:
 382:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 743              		.loc 1 382 9 view .LVU190
 744              		.loc 1 382 39 is_stmt 0 view .LVU191
 745 0146 814B     		ldr	r3, .L51
 746 0148 B3F8C630 		ldrh	r3, [r3, #198]
 747              		.loc 1 382 18 view .LVU192
 748 014c 43F4C043 		orr	r3, r3, #24576
 749 0150 ADF80430 		strh	r3, [sp, #4]	@ movhi
 383:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 750              		.loc 1 383 9 is_stmt 1 view .LVU193
 751 0154 6423     		movs	r3, #100
 752 0156 0122     		movs	r2, #1
 753 0158 01A9     		add	r1, sp, #4
 754 015a 7E48     		ldr	r0, .L51+8
 755 015c FFF7FEFF 		bl	HAL_SPI_Transmit
 756              	.LVL56:
 384:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 385:Core/Src/ad9520_function.c ****         for(int i=0; i<7; i++){
 757              		.loc 1 385 9 view .LVU194
 758              	.LBB8:
ARM GAS  /tmp/ccuq4kRi.s 			page 21


 759              		.loc 1 385 13 view .LVU195
 760              		.loc 1 385 17 is_stmt 0 view .LVU196
 761 0160 0024     		movs	r4, #0
 762              		.loc 1 385 9 view .LVU197
 763 0162 1BE0     		b	.L39
 764              	.LVL57:
 765              	.L40:
 766              	.LBB9:
 386:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 767              		.loc 1 386 13 is_stmt 1 discriminator 3 view .LVU198
 768 0164 0320     		movs	r0, #3
 769 0166 FFF7FEFF 		bl	HAL_Delay
 770              	.LVL58:
 387:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 771              		.loc 1 387 13 discriminator 3 view .LVU199
 772              		.loc 1 387 45 is_stmt 0 discriminator 3 view .LVU200
 773 016a 04EB4401 		add	r1, r4, r4, lsl #1
 774 016e 7B4B     		ldr	r3, .L51+16
 775 0170 A3EB8102 		sub	r2, r3, r1, lsl #2
 776              		.loc 1 387 50 discriminator 3 view .LVU201
 777 0174 9088     		ldrh	r0, [r2, #4]
 778              		.loc 1 387 88 discriminator 3 view .LVU202
 779 0176 6FF00502 		mvn	r2, #5
 780 017a A2EB8102 		sub	r2, r2, r1, lsl #2
 781 017e 1344     		add	r3, r3, r2
 782              		.loc 1 387 91 discriminator 3 view .LVU203
 783 0180 B3F90430 		ldrsh	r3, [r3, #4]
 784              		.loc 1 387 69 discriminator 3 view .LVU204
 785 0184 43EA0023 		orr	r3, r3, r0, lsl #8
 786              		.loc 1 387 22 discriminator 3 view .LVU205
 787 0188 ADF80630 		strh	r3, [sp, #6]	@ movhi
 388:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 389:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 788              		.loc 1 389 13 is_stmt 1 discriminator 3 view .LVU206
 789 018c 6423     		movs	r3, #100
 790 018e 0122     		movs	r2, #1
 791 0190 0DF10601 		add	r1, sp, #6
 792 0194 6F48     		ldr	r0, .L51+8
 793 0196 FFF7FEFF 		bl	HAL_SPI_Transmit
 794              	.LVL59:
 795              	.LBE9:
 385:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 796              		.loc 1 385 27 discriminator 3 view .LVU207
 385:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 797              		.loc 1 385 28 is_stmt 0 discriminator 3 view .LVU208
 798 019a 0134     		adds	r4, r4, #1
 799              	.LVL60:
 800              	.L39:
 385:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 801              		.loc 1 385 22 is_stmt 1 discriminator 1 view .LVU209
 385:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 802              		.loc 1 385 9 is_stmt 0 discriminator 1 view .LVU210
 803 019c 062C     		cmp	r4, #6
 804 019e E1DD     		ble	.L40
 805              	.LBE8:
 390:Core/Src/ad9520_function.c ****         }
 391:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
ARM GAS  /tmp/ccuq4kRi.s 			page 22


 392:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 806              		.loc 1 392 9 is_stmt 1 view .LVU211
 807 01a0 0320     		movs	r0, #3
 808 01a2 FFF7FEFF 		bl	HAL_Delay
 809              	.LVL61:
 393:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 810              		.loc 1 393 9 view .LVU212
 811 01a6 6A4C     		ldr	r4, .L51+4
 812              	.LVL62:
 813              		.loc 1 393 9 is_stmt 0 view .LVU213
 814 01a8 0122     		movs	r2, #1
 815 01aa 1021     		movs	r1, #16
 816 01ac 2046     		mov	r0, r4
 817 01ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 818              	.LVL63:
 394:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 819              		.loc 1 394 9 is_stmt 1 view .LVU214
 820 01b2 0220     		movs	r0, #2
 821 01b4 FFF7FEFF 		bl	HAL_Delay
 822              	.LVL64:
 823              	.LBE7:
 395:Core/Src/ad9520_function.c ****     }while(0);
 824              		.loc 1 395 11 view .LVU215
 396:Core/Src/ad9520_function.c ****     
 397:Core/Src/ad9520_function.c ****     //program output mode and dividers 0x190 --- 0x19b : Divider_0 --- Divider_3_2
 398:Core/Src/ad9520_function.c ****     //write 6X16bits, wirthe 6 times
 399:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.divider_3_2));
 825              		.loc 1 399 5 view .LVU216
 400:Core/Src/ad9520_function.c ****     do{
 826              		.loc 1 400 5 view .LVU217
 827              	.LBB10:
 401:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 828              		.loc 1 401 9 view .LVU218
 829 01b8 0220     		movs	r0, #2
 830 01ba FFF7FEFF 		bl	HAL_Delay
 831              	.LVL65:
 402:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 832              		.loc 1 402 9 view .LVU219
 833 01be 0022     		movs	r2, #0
 834 01c0 1021     		movs	r1, #16
 835 01c2 2046     		mov	r0, r4
 836 01c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 837              	.LVL66:
 403:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 404:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 838              		.loc 1 404 9 view .LVU220
 839 01c8 0320     		movs	r0, #3
 840 01ca FFF7FEFF 		bl	HAL_Delay
 841              	.LVL67:
 405:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 842              		.loc 1 405 9 view .LVU221
 843              		.loc 1 405 39 is_stmt 0 view .LVU222
 844 01ce 5F4B     		ldr	r3, .L51
 845 01d0 B3F80E31 		ldrh	r3, [r3, #270]
 846              		.loc 1 405 18 view .LVU223
 847 01d4 43F4C043 		orr	r3, r3, #24576
 848 01d8 ADF80430 		strh	r3, [sp, #4]	@ movhi
ARM GAS  /tmp/ccuq4kRi.s 			page 23


 406:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 849              		.loc 1 406 9 is_stmt 1 view .LVU224
 850 01dc 6423     		movs	r3, #100
 851 01de 0122     		movs	r2, #1
 852 01e0 01A9     		add	r1, sp, #4
 853 01e2 5C48     		ldr	r0, .L51+8
 854 01e4 FFF7FEFF 		bl	HAL_SPI_Transmit
 855              	.LVL68:
 407:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 408:Core/Src/ad9520_function.c ****         for(int i=0; i<6; i++){
 856              		.loc 1 408 9 view .LVU225
 857              	.LBB11:
 858              		.loc 1 408 13 view .LVU226
 859              		.loc 1 408 17 is_stmt 0 view .LVU227
 860 01e8 0024     		movs	r4, #0
 861              	.LVL69:
 862              	.L41:
 863              		.loc 1 408 22 is_stmt 1 discriminator 1 view .LVU228
 864              		.loc 1 408 9 is_stmt 0 discriminator 1 view .LVU229
 865 01ea 052C     		cmp	r4, #5
 866 01ec 1CDC     		bgt	.L49
 867              	.LBB12:
 409:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 868              		.loc 1 409 13 is_stmt 1 discriminator 3 view .LVU230
 869 01ee 0320     		movs	r0, #3
 870 01f0 FFF7FEFF 		bl	HAL_Delay
 871              	.LVL70:
 410:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 872              		.loc 1 410 13 discriminator 3 view .LVU231
 873              		.loc 1 410 45 is_stmt 0 discriminator 3 view .LVU232
 874 01f4 04EB4401 		add	r1, r4, r4, lsl #1
 875 01f8 594B     		ldr	r3, .L51+20
 876 01fa A3EB8102 		sub	r2, r3, r1, lsl #2
 877              		.loc 1 410 50 discriminator 3 view .LVU233
 878 01fe 9088     		ldrh	r0, [r2, #4]
 879              		.loc 1 410 88 discriminator 3 view .LVU234
 880 0200 6FF00502 		mvn	r2, #5
 881 0204 A2EB8102 		sub	r2, r2, r1, lsl #2
 882 0208 1344     		add	r3, r3, r2
 883              		.loc 1 410 91 discriminator 3 view .LVU235
 884 020a B3F90430 		ldrsh	r3, [r3, #4]
 885              		.loc 1 410 69 discriminator 3 view .LVU236
 886 020e 43EA0023 		orr	r3, r3, r0, lsl #8
 887              		.loc 1 410 22 discriminator 3 view .LVU237
 888 0212 ADF80630 		strh	r3, [sp, #6]	@ movhi
 411:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 412:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 889              		.loc 1 412 13 is_stmt 1 discriminator 3 view .LVU238
 890 0216 6423     		movs	r3, #100
 891 0218 0122     		movs	r2, #1
 892 021a 0DF10601 		add	r1, sp, #6
 893 021e 4D48     		ldr	r0, .L51+8
 894 0220 FFF7FEFF 		bl	HAL_SPI_Transmit
 895              	.LVL71:
 896              	.LBE12:
 408:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 897              		.loc 1 408 27 discriminator 3 view .LVU239
ARM GAS  /tmp/ccuq4kRi.s 			page 24


 408:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 898              		.loc 1 408 28 is_stmt 0 discriminator 3 view .LVU240
 899 0224 0134     		adds	r4, r4, #1
 900              	.LVL72:
 408:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 901              		.loc 1 408 28 discriminator 3 view .LVU241
 902 0226 E0E7     		b	.L41
 903              	.L49:
 408:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 904              		.loc 1 408 28 discriminator 3 view .LVU242
 905              	.LBE11:
 413:Core/Src/ad9520_function.c ****         }
 414:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 415:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 906              		.loc 1 415 9 is_stmt 1 view .LVU243
 907 0228 0320     		movs	r0, #3
 908 022a FFF7FEFF 		bl	HAL_Delay
 909              	.LVL73:
 416:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 910              		.loc 1 416 9 view .LVU244
 911 022e 484C     		ldr	r4, .L51+4
 912              	.LVL74:
 913              		.loc 1 416 9 is_stmt 0 view .LVU245
 914 0230 0122     		movs	r2, #1
 915 0232 1021     		movs	r1, #16
 916 0234 2046     		mov	r0, r4
 917 0236 FFF7FEFF 		bl	HAL_GPIO_WritePin
 918              	.LVL75:
 417:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 919              		.loc 1 417 9 is_stmt 1 view .LVU246
 920 023a 0220     		movs	r0, #2
 921 023c FFF7FEFF 		bl	HAL_Delay
 922              	.LVL76:
 923              	.LBE10:
 418:Core/Src/ad9520_function.c ****     }while(0);
 924              		.loc 1 418 11 view .LVU247
 419:Core/Src/ad9520_function.c **** 
 420:Core/Src/ad9520_function.c ****     //program VCO divider 0x1e0 --- 0x1e1 : VCO_drivider --- input clk
 421:Core/Src/ad9520_function.c ****     //write 1X16bits, wirthe 1 times
 422:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.input_clks));
 925              		.loc 1 422 5 view .LVU248
 423:Core/Src/ad9520_function.c ****     do{
 926              		.loc 1 423 5 view .LVU249
 927              	.LBB13:
 424:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 928              		.loc 1 424 9 view .LVU250
 929 0240 0220     		movs	r0, #2
 930 0242 FFF7FEFF 		bl	HAL_Delay
 931              	.LVL77:
 425:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 932              		.loc 1 425 9 view .LVU251
 933 0246 0022     		movs	r2, #0
 934 0248 1021     		movs	r1, #16
 935 024a 2046     		mov	r0, r4
 936 024c FFF7FEFF 		bl	HAL_GPIO_WritePin
 937              	.LVL78:
 426:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
ARM GAS  /tmp/ccuq4kRi.s 			page 25


 427:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 938              		.loc 1 427 9 view .LVU252
 939 0250 0320     		movs	r0, #3
 940 0252 FFF7FEFF 		bl	HAL_Delay
 941              	.LVL79:
 428:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 942              		.loc 1 428 9 view .LVU253
 943              		.loc 1 428 39 is_stmt 0 view .LVU254
 944 0256 3D4B     		ldr	r3, .L51
 945 0258 B3F81A31 		ldrh	r3, [r3, #282]
 946              		.loc 1 428 18 view .LVU255
 947 025c 43F4C043 		orr	r3, r3, #24576
 948 0260 ADF80430 		strh	r3, [sp, #4]	@ movhi
 429:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 949              		.loc 1 429 9 is_stmt 1 view .LVU256
 950 0264 6423     		movs	r3, #100
 951 0266 0122     		movs	r2, #1
 952 0268 01A9     		add	r1, sp, #4
 953 026a 3A48     		ldr	r0, .L51+8
 954 026c FFF7FEFF 		bl	HAL_SPI_Transmit
 955              	.LVL80:
 430:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 431:Core/Src/ad9520_function.c ****         for(int i=0; i<1; i++){
 956              		.loc 1 431 9 view .LVU257
 957              	.LBB14:
 958              		.loc 1 431 13 view .LVU258
 959              		.loc 1 431 17 is_stmt 0 view .LVU259
 960 0270 0024     		movs	r4, #0
 961              	.LVL81:
 962              	.L43:
 963              		.loc 1 431 22 is_stmt 1 discriminator 1 view .LVU260
 964              		.loc 1 431 9 is_stmt 0 discriminator 1 view .LVU261
 965 0272 002C     		cmp	r4, #0
 966 0274 1CDC     		bgt	.L50
 967              	.LBB15:
 432:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 968              		.loc 1 432 13 is_stmt 1 discriminator 3 view .LVU262
 969 0276 0320     		movs	r0, #3
 970 0278 FFF7FEFF 		bl	HAL_Delay
 971              	.LVL82:
 433:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i*2)->reg_setval << 8) | ((pad9520_reg-i*2-1)->reg_set
 972              		.loc 1 433 13 discriminator 3 view .LVU263
 973              		.loc 1 433 45 is_stmt 0 discriminator 3 view .LVU264
 974 027c 04EB4401 		add	r1, r4, r4, lsl #1
 975 0280 384B     		ldr	r3, .L51+24
 976 0282 A3EB8102 		sub	r2, r3, r1, lsl #2
 977              		.loc 1 433 50 discriminator 3 view .LVU265
 978 0286 9088     		ldrh	r0, [r2, #4]
 979              		.loc 1 433 88 discriminator 3 view .LVU266
 980 0288 6FF00502 		mvn	r2, #5
 981 028c A2EB8102 		sub	r2, r2, r1, lsl #2
 982 0290 1344     		add	r3, r3, r2
 983              		.loc 1 433 91 discriminator 3 view .LVU267
 984 0292 B3F90430 		ldrsh	r3, [r3, #4]
 985              		.loc 1 433 69 discriminator 3 view .LVU268
 986 0296 43EA0023 		orr	r3, r3, r0, lsl #8
 987              		.loc 1 433 22 discriminator 3 view .LVU269
ARM GAS  /tmp/ccuq4kRi.s 			page 26


 988 029a ADF80630 		strh	r3, [sp, #6]	@ movhi
 434:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 435:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 989              		.loc 1 435 13 is_stmt 1 discriminator 3 view .LVU270
 990 029e 6423     		movs	r3, #100
 991 02a0 0122     		movs	r2, #1
 992 02a2 0DF10601 		add	r1, sp, #6
 993 02a6 2B48     		ldr	r0, .L51+8
 994 02a8 FFF7FEFF 		bl	HAL_SPI_Transmit
 995              	.LVL83:
 996              	.LBE15:
 431:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 997              		.loc 1 431 27 discriminator 3 view .LVU271
 431:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 998              		.loc 1 431 28 is_stmt 0 discriminator 3 view .LVU272
 999 02ac 0134     		adds	r4, r4, #1
 1000              	.LVL84:
 431:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1001              		.loc 1 431 28 discriminator 3 view .LVU273
 1002 02ae E0E7     		b	.L43
 1003              	.L50:
 431:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1004              		.loc 1 431 28 discriminator 3 view .LVU274
 1005              	.LBE14:
 436:Core/Src/ad9520_function.c ****         }
 437:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 438:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1006              		.loc 1 438 9 is_stmt 1 view .LVU275
 1007 02b0 0320     		movs	r0, #3
 1008 02b2 FFF7FEFF 		bl	HAL_Delay
 1009              	.LVL85:
 439:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 1010              		.loc 1 439 9 view .LVU276
 1011 02b6 264C     		ldr	r4, .L51+4
 1012              	.LVL86:
 1013              		.loc 1 439 9 is_stmt 0 view .LVU277
 1014 02b8 0122     		movs	r2, #1
 1015 02ba 1021     		movs	r1, #16
 1016 02bc 2046     		mov	r0, r4
 1017 02be FFF7FEFF 		bl	HAL_GPIO_WritePin
 1018              	.LVL87:
 440:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1019              		.loc 1 440 9 is_stmt 1 view .LVU278
 1020 02c2 0220     		movs	r0, #2
 1021 02c4 FFF7FEFF 		bl	HAL_Delay
 1022              	.LVL88:
 1023              	.LBE13:
 441:Core/Src/ad9520_function.c ****     }while(0);
 1024              		.loc 1 441 11 view .LVU279
 442:Core/Src/ad9520_function.c **** 
 443:Core/Src/ad9520_function.c ****     //program system power control 0x230 ---  : system_power_control --- 
 444:Core/Src/ad9520_function.c ****     //write 1X16bits, wirthe 1 times
 445:Core/Src/ad9520_function.c ****     pad9520_reg = (ad9520_reg_t *)(&(ad9520_regs.power_down));
 1025              		.loc 1 445 5 view .LVU280
 446:Core/Src/ad9520_function.c ****     do{
 1026              		.loc 1 446 5 view .LVU281
 1027              	.LBB16:
ARM GAS  /tmp/ccuq4kRi.s 			page 27


 447:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1028              		.loc 1 447 9 view .LVU282
 1029 02c8 0220     		movs	r0, #2
 1030 02ca FFF7FEFF 		bl	HAL_Delay
 1031              	.LVL89:
 448:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_RESET);
 1032              		.loc 1 448 9 view .LVU283
 1033 02ce 0022     		movs	r2, #0
 1034 02d0 1021     		movs	r1, #16
 1035 02d2 2046     		mov	r0, r4
 1036 02d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1037              	.LVL90:
 449:Core/Src/ad9520_function.c ****         // 2. ÂèëÈÄÅÂØÑÂ≠òÂô®Âú∞ÂùÄ
 450:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1038              		.loc 1 450 9 view .LVU284
 1039 02d8 0320     		movs	r0, #3
 1040 02da FFF7FEFF 		bl	HAL_Delay
 1041              	.LVL91:
 451:Core/Src/ad9520_function.c ****         uint16_t tmpAdr = (pad9520_reg->reg_addr)|WR_OPRs;
 1042              		.loc 1 451 9 view .LVU285
 1043              		.loc 1 451 39 is_stmt 0 view .LVU286
 1044 02de 1B4B     		ldr	r3, .L51
 1045 02e0 B3F82031 		ldrh	r3, [r3, #288]
 1046              		.loc 1 451 18 view .LVU287
 1047 02e4 43F4C043 		orr	r3, r3, #24576
 1048 02e8 ADF80430 		strh	r3, [sp, #4]	@ movhi
 452:Core/Src/ad9520_function.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpAdr), 1, 100);
 1049              		.loc 1 452 9 is_stmt 1 view .LVU288
 1050 02ec 6423     		movs	r3, #100
 1051 02ee 0122     		movs	r2, #1
 1052 02f0 01A9     		add	r1, sp, #4
 1053 02f2 1848     		ldr	r0, .L51+8
 1054 02f4 FFF7FEFF 		bl	HAL_SPI_Transmit
 1055              	.LVL92:
 453:Core/Src/ad9520_function.c ****         // 3. ÂèëÈÄÅÂØÑÂ≠òÂô®Êï∞ÊçÆ
 454:Core/Src/ad9520_function.c ****         for(int i=0; i<1; i++){
 1056              		.loc 1 454 9 view .LVU289
 1057              	.LBB17:
 1058              		.loc 1 454 13 view .LVU290
 1059              		.loc 1 454 17 is_stmt 0 view .LVU291
 1060 02f8 0024     		movs	r4, #0
 1061              	.LVL93:
 1062              	.L45:
 1063              		.loc 1 454 22 is_stmt 1 discriminator 1 view .LVU292
 1064              		.loc 1 454 9 is_stmt 0 discriminator 1 view .LVU293
 1065 02fa 002C     		cmp	r4, #0
 1066 02fc 0EDD     		ble	.L46
 1067              	.LBE17:
 455:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 456:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i)->reg_setval << 8) | ((pad9520_reg-i)->reg_setval );
 457:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 458:Core/Src/ad9520_function.c ****             HAL_SPI_Transmit(&hspi1, (uint8_t *)&(tmpData), 1, 100);
 459:Core/Src/ad9520_function.c ****         }
 460:Core/Src/ad9520_function.c ****         // 4. ËÆæÁΩÆspi_csÂºïËÑö‰∏∫È´òÁîµÂπ≥
 461:Core/Src/ad9520_function.c ****         HAL_Delay(3);
 1068              		.loc 1 461 9 is_stmt 1 view .LVU294
 1069 02fe 0320     		movs	r0, #3
ARM GAS  /tmp/ccuq4kRi.s 			page 28


 1070 0300 FFF7FEFF 		bl	HAL_Delay
 1071              	.LVL94:
 462:Core/Src/ad9520_function.c ****         HAL_GPIO_WritePin(spi1_cs_GPIO_Port, spi1_cs_Pin, GPIO_PIN_SET);
 1072              		.loc 1 462 9 view .LVU295
 1073 0304 0122     		movs	r2, #1
 1074 0306 1021     		movs	r1, #16
 1075 0308 1148     		ldr	r0, .L51+4
 1076 030a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1077              	.LVL95:
 463:Core/Src/ad9520_function.c ****         HAL_Delay(2);
 1078              		.loc 1 463 9 view .LVU296
 1079 030e 0220     		movs	r0, #2
 1080 0310 FFF7FEFF 		bl	HAL_Delay
 1081              	.LVL96:
 1082              	.LBE16:
 464:Core/Src/ad9520_function.c ****     }while(0);
 1083              		.loc 1 464 11 view .LVU297
 465:Core/Src/ad9520_function.c ****     update_ad9520_regs();
 1084              		.loc 1 465 5 view .LVU298
 1085 0314 FFF7FEFF 		bl	update_ad9520_regs
 1086              	.LVL97:
 466:Core/Src/ad9520_function.c **** }
 1087              		.loc 1 466 1 is_stmt 0 view .LVU299
 1088 0318 02B0     		add	sp, sp, #8
 1089              	.LCFI15:
 1090              		.cfi_remember_state
 1091              		.cfi_def_cfa_offset 16
 1092              		@ sp needed
 1093 031a 70BD     		pop	{r4, r5, r6, pc}
 1094              	.LVL98:
 1095              	.L46:
 1096              	.LCFI16:
 1097              		.cfi_restore_state
 1098              	.LBB20:
 1099              	.LBB19:
 1100              	.LBB18:
 455:Core/Src/ad9520_function.c ****             uint16_t tmpData = ((pad9520_reg-i)->reg_setval << 8) | ((pad9520_reg-i)->reg_setval );
 1101              		.loc 1 455 13 is_stmt 1 discriminator 3 view .LVU300
 1102 031c 0320     		movs	r0, #3
 1103 031e FFF7FEFF 		bl	HAL_Delay
 1104              	.LVL99:
 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1105              		.loc 1 456 13 discriminator 3 view .LVU301
 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1106              		.loc 1 456 45 is_stmt 0 discriminator 3 view .LVU302
 1107 0322 04EB4402 		add	r2, r4, r4, lsl #1
 1108 0326 104B     		ldr	r3, .L51+28
 1109 0328 A3EB4203 		sub	r3, r3, r2, lsl #1
 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1110              		.loc 1 456 48 discriminator 3 view .LVU303
 1111 032c 9A88     		ldrh	r2, [r3, #4]
 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1112              		.loc 1 456 85 discriminator 3 view .LVU304
 1113 032e B3F90430 		ldrsh	r3, [r3, #4]
 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1114              		.loc 1 456 67 discriminator 3 view .LVU305
 1115 0332 43EA0223 		orr	r3, r3, r2, lsl #8
ARM GAS  /tmp/ccuq4kRi.s 			page 29


 456:Core/Src/ad9520_function.c ****             //tmpData = 0x3c3c;
 1116              		.loc 1 456 22 discriminator 3 view .LVU306
 1117 0336 ADF80630 		strh	r3, [sp, #6]	@ movhi
 458:Core/Src/ad9520_function.c ****         }
 1118              		.loc 1 458 13 is_stmt 1 discriminator 3 view .LVU307
 1119 033a 6423     		movs	r3, #100
 1120 033c 0122     		movs	r2, #1
 1121 033e 0DF10601 		add	r1, sp, #6
 1122 0342 0448     		ldr	r0, .L51+8
 1123 0344 FFF7FEFF 		bl	HAL_SPI_Transmit
 1124              	.LVL100:
 1125              	.LBE18:
 454:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1126              		.loc 1 454 27 discriminator 3 view .LVU308
 454:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1127              		.loc 1 454 28 is_stmt 0 discriminator 3 view .LVU309
 1128 0348 0134     		adds	r4, r4, #1
 1129              	.LVL101:
 454:Core/Src/ad9520_function.c ****             HAL_Delay(3);
 1130              		.loc 1 454 28 discriminator 3 view .LVU310
 1131 034a D6E7     		b	.L45
 1132              	.L52:
 1133              		.align	2
 1134              	.L51:
 1135 034c 00000000 		.word	.LANCHOR0
 1136 0350 00080240 		.word	1073874944
 1137 0354 00000000 		.word	hspi1
 1138 0358 72000000 		.word	.LANCHOR0+114
 1139 035c C6000000 		.word	.LANCHOR0+198
 1140 0360 0E010000 		.word	.LANCHOR0+270
 1141 0364 1A010000 		.word	.LANCHOR0+282
 1142 0368 20010000 		.word	.LANCHOR0+288
 1143              	.LBE19:
 1144              	.LBE20:
 1145              		.cfi_endproc
 1146              	.LFE137:
 1148              		.section	.text.init_ad9520,"ax",%progbits
 1149              		.align	1
 1150              		.global	init_ad9520
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu fpv4-sp-d16
 1156              	init_ad9520:
 1157              	.LFB138:
 467:Core/Src/ad9520_function.c **** uint32_t tmpx=0;
 468:Core/Src/ad9520_function.c **** // ad9520ÂØÑÂ≠òÂô®ÂàùÂßãÂåñ
 469:Core/Src/ad9520_function.c **** void init_ad9520(){
 1158              		.loc 1 469 19 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162 0000 08B5     		push	{r3, lr}
 1163              	.LCFI17:
 1164              		.cfi_def_cfa_offset 8
 1165              		.cfi_offset 3, -8
 1166              		.cfi_offset 14, -4
ARM GAS  /tmp/ccuq4kRi.s 			page 30


 470:Core/Src/ad9520_function.c ****     init_ad9520_spiport();
 1167              		.loc 1 470 5 view .LVU312
 1168 0002 FFF7FEFF 		bl	init_ad9520_spiport
 1169              	.LVL102:
 471:Core/Src/ad9520_function.c ****     set_ad9520_spiport();
 1170              		.loc 1 471 5 view .LVU313
 1171 0006 FFF7FEFF 		bl	set_ad9520_spiport
 1172              	.LVL103:
 472:Core/Src/ad9520_function.c ****     set_ad9520_eeprom_custom_id_reg(0xeb90);
 1173              		.loc 1 472 5 view .LVU314
 1174 000a 4EF69030 		movw	r0, #60304
 1175 000e FFF7FEFF 		bl	set_ad9520_eeprom_custom_id_reg
 1176              	.LVL104:
 473:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(SAVE_DEFAULT_VAL);
 1177              		.loc 1 473 5 view .LVU315
 1178 0012 0120     		movs	r0, #1
 1179 0014 FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1180              	.LVL105:
 474:Core/Src/ad9520_function.c ****     
 475:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1181              		.loc 1 475 5 view .LVU316
 1182 0018 1E20     		movs	r0, #30
 1183 001a FFF7FEFF 		bl	HAL_Delay
 1184              	.LVL106:
 476:Core/Src/ad9520_function.c ****     set_custom_val(PUMP_NAL);
 1185              		.loc 1 476 5 view .LVU317
 1186 001e 0220     		movs	r0, #2
 1187 0020 FFF7FEFF 		bl	set_custom_val
 1188              	.LVL107:
 477:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1189              		.loc 1 477 5 view .LVU318
 1190 0024 1E20     		movs	r0, #30
 1191 0026 FFF7FEFF 		bl	HAL_Delay
 1192              	.LVL108:
 478:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(NOT_SAVE_DEFAULT_VAL);
 1193              		.loc 1 478 5 view .LVU319
 1194 002a 0020     		movs	r0, #0
 1195 002c FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1196              	.LVL109:
 479:Core/Src/ad9520_function.c ****     HAL_Delay(30);
 1197              		.loc 1 479 5 view .LVU320
 1198 0030 1E20     		movs	r0, #30
 1199 0032 FFF7FEFF 		bl	HAL_Delay
 1200              	.LVL110:
 480:Core/Src/ad9520_function.c ****     // read_ad9520_all_regs_setdefaultVal(SAVE_DEFAULT_VAL);
 481:Core/Src/ad9520_function.c ****     // HAL_Delay(30);
 482:Core/Src/ad9520_function.c **** }
 1201              		.loc 1 482 1 is_stmt 0 view .LVU321
 1202 0036 08BD     		pop	{r3, pc}
 1203              		.cfi_endproc
 1204              	.LFE138:
 1206              		.section	.text.check_ad9520_status,"ax",%progbits
 1207              		.align	1
 1208              		.global	check_ad9520_status
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
ARM GAS  /tmp/ccuq4kRi.s 			page 31


 1212              		.fpu fpv4-sp-d16
 1214              	check_ad9520_status:
 1215              	.LFB139:
 483:Core/Src/ad9520_function.c **** 
 484:Core/Src/ad9520_function.c **** 
 485:Core/Src/ad9520_function.c **** void check_ad9520_status(){
 1216              		.loc 1 485 27 is_stmt 1 view -0
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 0
 1219              		@ frame_needed = 0, uses_anonymous_args = 0
 1220 0000 08B5     		push	{r3, lr}
 1221              	.LCFI18:
 1222              		.cfi_def_cfa_offset 8
 1223              		.cfi_offset 3, -8
 1224              		.cfi_offset 14, -4
 486:Core/Src/ad9520_function.c ****     read_ad9520_all_regs_setdefaultVal(NOT_SAVE_DEFAULT_VAL);
 1225              		.loc 1 486 5 view .LVU323
 1226 0002 0020     		movs	r0, #0
 1227 0004 FFF7FEFF 		bl	read_ad9520_all_regs_setdefaultVal
 1228              	.LVL111:
 487:Core/Src/ad9520_function.c **** }...
 1229              		.loc 1 487 1 is_stmt 0 view .LVU324
 1230 0008 08BD     		pop	{r3, pc}
 1231              		.cfi_endproc
 1232              	.LFE139:
 1234              		.global	tmpx
 1235              		.global	ad9520_regs
 1236              		.section	.bss.tmpx,"aw",%nobits
 1237              		.align	2
 1240              	tmpx:
 1241 0000 00000000 		.space	4
 1242              		.section	.data.ad9520_regs,"aw"
 1243              		.align	2
 1244              		.set	.LANCHOR0,. + 0
 1247              	ad9520_regs:
 1248 0000 0000     		.short	0
 1249 0002 0000     		.short	0
 1250 0004 0000     		.short	0
 1251 0006 0300     		.short	3
 1252 0008 0000     		.short	0
 1253 000a 0000     		.short	0
 1254 000c 0500     		.short	5
 1255 000e 0000     		.short	0
 1256 0010 0000     		.short	0
 1257 0012 0600     		.short	6
 1258 0014 0000     		.short	0
 1259 0016 0000     		.short	0
 1260 0018 1000     		.short	16
 1261 001a 0000     		.short	0
 1262 001c 0000     		.short	0
 1263 001e 1100     		.short	17
 1264 0020 0000     		.short	0
 1265 0022 0000     		.short	0
 1266 0024 1200     		.short	18
 1267 0026 0000     		.short	0
 1268 0028 0000     		.short	0
 1269 002a 1300     		.short	19
ARM GAS  /tmp/ccuq4kRi.s 			page 32


 1270 002c 0000     		.short	0
 1271 002e 0000     		.short	0
 1272 0030 1400     		.short	20
 1273 0032 0000     		.short	0
 1274 0034 0000     		.short	0
 1275 0036 1500     		.short	21
 1276 0038 0000     		.short	0
 1277 003a 0000     		.short	0
 1278 003c 1600     		.short	22
 1279 003e 0000     		.short	0
 1280 0040 0000     		.short	0
 1281 0042 1700     		.short	23
 1282 0044 0000     		.short	0
 1283 0046 0000     		.short	0
 1284 0048 1800     		.short	24
 1285 004a 0000     		.short	0
 1286 004c 0000     		.short	0
 1287 004e 1900     		.short	25
 1288 0050 0000     		.short	0
 1289 0052 0000     		.short	0
 1290 0054 1A00     		.short	26
 1291 0056 0000     		.short	0
 1292 0058 0000     		.short	0
 1293 005a 1B00     		.short	27
 1294 005c 0000     		.short	0
 1295 005e 0000     		.short	0
 1296 0060 1C00     		.short	28
 1297 0062 0000     		.short	0
 1298 0064 0000     		.short	0
 1299 0066 1D00     		.short	29
 1300 0068 0000     		.short	0
 1301 006a 0000     		.short	0
 1302 006c 1E00     		.short	30
 1303 006e 0000     		.short	0
 1304 0070 0000     		.short	0
 1305 0072 1F00     		.short	31
 1306 0074 0000     		.short	0
 1307 0076 0000     		.short	0
 1308 0078 F000     		.short	240
 1309 007a 0000     		.short	0
 1310 007c 0000     		.short	0
 1311 007e F100     		.short	241
 1312 0080 0000     		.short	0
 1313 0082 0000     		.short	0
 1314 0084 F200     		.short	242
 1315 0086 0000     		.short	0
 1316 0088 0000     		.short	0
 1317 008a F300     		.short	243
 1318 008c 0000     		.short	0
 1319 008e 0000     		.short	0
 1320 0090 F400     		.short	244
 1321 0092 0000     		.short	0
 1322 0094 0000     		.short	0
 1323 0096 F500     		.short	245
 1324 0098 0000     		.short	0
 1325 009a 0000     		.short	0
 1326 009c F600     		.short	246
ARM GAS  /tmp/ccuq4kRi.s 			page 33


 1327 009e 0000     		.short	0
 1328 00a0 0000     		.short	0
 1329 00a2 F700     		.short	247
 1330 00a4 0000     		.short	0
 1331 00a6 0000     		.short	0
 1332 00a8 F800     		.short	248
 1333 00aa 0000     		.short	0
 1334 00ac 0000     		.short	0
 1335 00ae F900     		.short	249
 1336 00b0 0000     		.short	0
 1337 00b2 0000     		.short	0
 1338 00b4 FA00     		.short	250
 1339 00b6 0000     		.short	0
 1340 00b8 0000     		.short	0
 1341 00ba FB00     		.short	251
 1342 00bc 0000     		.short	0
 1343 00be 0000     		.short	0
 1344 00c0 FC00     		.short	252
 1345 00c2 0000     		.short	0
 1346 00c4 0000     		.short	0
 1347 00c6 FD00     		.short	253
 1348 00c8 0000     		.short	0
 1349 00ca 0000     		.short	0
 1350 00cc 9001     		.short	400
 1351 00ce 0000     		.short	0
 1352 00d0 0000     		.short	0
 1353 00d2 9101     		.short	401
 1354 00d4 0000     		.short	0
 1355 00d6 0000     		.short	0
 1356 00d8 9201     		.short	402
 1357 00da 0000     		.short	0
 1358 00dc 0000     		.short	0
 1359 00de 9301     		.short	403
 1360 00e0 0000     		.short	0
 1361 00e2 0000     		.short	0
 1362 00e4 9401     		.short	404
 1363 00e6 0000     		.short	0
 1364 00e8 0000     		.short	0
 1365 00ea 9501     		.short	405
 1366 00ec 0000     		.short	0
 1367 00ee 0000     		.short	0
 1368 00f0 9601     		.short	406
 1369 00f2 0000     		.short	0
 1370 00f4 0000     		.short	0
 1371 00f6 9701     		.short	407
 1372 00f8 0000     		.short	0
 1373 00fa 0000     		.short	0
 1374 00fc 9801     		.short	408
 1375 00fe 0000     		.short	0
 1376 0100 0000     		.short	0
 1377 0102 9901     		.short	409
 1378 0104 0000     		.short	0
 1379 0106 0000     		.short	0
 1380 0108 9A01     		.short	410
 1381 010a 0000     		.short	0
 1382 010c 0000     		.short	0
 1383 010e 9B01     		.short	411
ARM GAS  /tmp/ccuq4kRi.s 			page 34


 1384 0110 0000     		.short	0
 1385 0112 0000     		.short	0
 1386 0114 E001     		.short	480
 1387 0116 0000     		.short	0
 1388 0118 0000     		.short	0
 1389 011a E101     		.short	481
 1390 011c 0000     		.short	0
 1391 011e 0000     		.short	0
 1392 0120 3002     		.short	560
 1393 0122 0000     		.short	0
 1394 0124 0000     		.short	0
 1395 0126 3202     		.short	562
 1396 0128 0000     		.short	0
 1397 012a 0000     		.short	0
 1398              		.text
 1399              	.Letext0:
 1400              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1401              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1402              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1403              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1404              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1405              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1406              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1407              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1408              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1409              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1410              		.file 12 "Core/Inc/ad9520_function.h"
ARM GAS  /tmp/ccuq4kRi.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ad9520_function.c
     /tmp/ccuq4kRi.s:18     .text.init_ad9520_spiport:0000000000000000 $t
     /tmp/ccuq4kRi.s:26     .text.init_ad9520_spiport:0000000000000000 init_ad9520_spiport
     /tmp/ccuq4kRi.s:49     .text.init_ad9520_spiport:0000000000000010 $d
     /tmp/ccuq4kRi.s:54     .text.write_ad9520_reg:0000000000000000 $t
     /tmp/ccuq4kRi.s:61     .text.write_ad9520_reg:0000000000000000 write_ad9520_reg
     /tmp/ccuq4kRi.s:135    .text.write_ad9520_reg:000000000000005c $d
     /tmp/ccuq4kRi.s:141    .text.read_ad9520_reg:0000000000000000 $t
     /tmp/ccuq4kRi.s:148    .text.read_ad9520_reg:0000000000000000 read_ad9520_reg
     /tmp/ccuq4kRi.s:211    .text.read_ad9520_reg:0000000000000040 $d
     /tmp/ccuq4kRi.s:217    .text.read_ad9520_all_regs_setdefaultVal:0000000000000000 $t
     /tmp/ccuq4kRi.s:224    .text.read_ad9520_all_regs_setdefaultVal:0000000000000000 read_ad9520_all_regs_setdefaultVal
     /tmp/ccuq4kRi.s:304    .text.read_ad9520_all_regs_setdefaultVal:0000000000000040 $d
     /tmp/ccuq4kRi.s:309    .text.update_ad9520_regs:0000000000000000 $t
     /tmp/ccuq4kRi.s:316    .text.update_ad9520_regs:0000000000000000 update_ad9520_regs
     /tmp/ccuq4kRi.s:349    .text.update_ad9520_regs:0000000000000024 $d
     /tmp/ccuq4kRi.s:354    .text.set_ad9520_spiport:0000000000000000 $t
     /tmp/ccuq4kRi.s:361    .text.set_ad9520_spiport:0000000000000000 set_ad9520_spiport
     /tmp/ccuq4kRi.s:418    .text.set_ad9520_spiport:0000000000000050 $d
     /tmp/ccuq4kRi.s:423    .text.set_ad9520_eeprom_custom_id_reg:0000000000000000 $t
     /tmp/ccuq4kRi.s:430    .text.set_ad9520_eeprom_custom_id_reg:0000000000000000 set_ad9520_eeprom_custom_id_reg
     /tmp/ccuq4kRi.s:458    .text.set_ad9520_eeprom_custom_id_reg:0000000000000014 $d
     /tmp/ccuq4kRi.s:463    .text.set_custom_val:0000000000000000 $t
     /tmp/ccuq4kRi.s:470    .text.set_custom_val:0000000000000000 set_custom_val
     /tmp/ccuq4kRi.s:1135   .text.set_custom_val:000000000000034c $d
     /tmp/ccuq4kRi.s:1149   .text.init_ad9520:0000000000000000 $t
     /tmp/ccuq4kRi.s:1156   .text.init_ad9520:0000000000000000 init_ad9520
     /tmp/ccuq4kRi.s:1207   .text.check_ad9520_status:0000000000000000 $t
     /tmp/ccuq4kRi.s:1214   .text.check_ad9520_status:0000000000000000 check_ad9520_status
     /tmp/ccuq4kRi.s:1240   .bss.tmpx:0000000000000000 tmpx
     /tmp/ccuq4kRi.s:1247   .data.ad9520_regs:0000000000000000 ad9520_regs
     /tmp/ccuq4kRi.s:1237   .bss.tmpx:0000000000000000 $d
     /tmp/ccuq4kRi.s:1243   .data.ad9520_regs:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_Delay
HAL_SPI_Transmit
hspi1
HAL_SPI_Receive
