// Generated by CIRCT firtool-1.62.0
module TT(
  input        clock,
               reset,
  input  [7:0] io_i_in,
  output [7:0] io_o_out
);

  wire [31:0] _m_alu_io_o_res;
  reg  [7:0]  r_out;
  wire [31:0] _GEN = {24'h0, io_i_in};
  always @(posedge clock) begin
    if (reset)
      r_out <= 8'h0;
    else
      r_out <= _m_alu_io_o_res[7:0];
  end // always @(posedge)
  Alu m_alu (
    .io_i_s1  (_GEN),
    .io_i_s2  (_GEN),
    .io_o_res (_m_alu_io_o_res)
  );
  assign io_o_out = r_out;
endmodule

