<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s02_data_fifo_0_synth_1" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/design_1_s02_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_0_synth_1" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/design_1_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s02_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="design_1_m05_data_fifo_0_synth_1" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/design_1_m05_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_2" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_s02_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_m05_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="/home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_s02_data_fifo_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_m05_data_fifo_0_synth_1"/>
	</Run>
</Runs>

