TimeQuest Timing Analyzer report for tty_state_gen
Thu Feb  2 22:34:13 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'SLOW_clk'
 12. Slow Model Hold: 'SLOW_clk'
 13. Slow Model Recovery: 'SLOW_clk'
 14. Slow Model Removal: 'SLOW_clk'
 15. Slow Model Minimum Pulse Width: 'SLOW_clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'SLOW_clk'
 28. Fast Model Hold: 'SLOW_clk'
 29. Fast Model Recovery: 'SLOW_clk'
 30. Fast Model Removal: 'SLOW_clk'
 31. Fast Model Minimum Pulse Width: 'SLOW_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tty_state_gen                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; SLOW_clk   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SLOW_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 22.97 MHz ; 22.97 MHz       ; SLOW_clk   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; SLOW_clk ; -26.156 ; -41.916       ;
+----------+---------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; SLOW_clk ; -9.711 ; -9.711        ;
+----------+--------+---------------+


+------------------------------------+
; Slow Model Recovery Summary        ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; SLOW_clk ; -18.729 ; -37.127       ;
+----------+---------+---------------+


+------------------------------------+
; Slow Model Removal Summary         ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; SLOW_clk ; -10.045 ; -19.604       ;
+----------+---------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; SLOW_clk ; -8.947 ; -317.189           ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SLOW_clk'                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                      ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -26.156 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -10.152    ; 15.795     ;
; -21.270 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -4.766     ; 15.795     ;
; -20.348 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -10.660    ; 9.479      ;
; -16.527 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.000      ; 16.318     ;
; -15.760 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -8.706     ; 6.032      ;
; -15.462 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -5.274     ; 9.479      ;
; -15.445 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 2.157      ; 16.893     ;
; -15.311 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -9.402     ; 4.887      ;
; -15.207 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -9.214     ; 4.971      ;
; -14.945 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 2.157      ; 16.893     ;
; -12.308 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -5.899     ; 4.887      ;
; -10.874 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -3.320     ; 6.032      ;
; -10.361 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -2.807     ; 6.032      ;
; -10.321 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -3.828     ; 4.971      ;
; -9.912  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -3.503     ; 4.887      ;
; -9.808  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -3.315     ; 4.971      ;
; -9.298  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.446      ; 9.722      ;
; -8.421  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 3.603      ; 10.502     ;
; -7.921  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 3.603      ; 10.502     ;
; -5.909  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.000      ; 4.887      ;
; -4.475  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 2.579      ; 6.032      ;
; -3.922  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 2.071      ; 4.971      ;
; -3.899  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 7.345      ; 9.722      ;
; -2.522  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 9.502      ; 10.502     ;
; -2.022  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 9.502      ; 10.502     ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SLOW_clk'                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.711 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 13.005     ; 3.294      ;
; -9.211 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 13.005     ; 3.294      ;
; -8.129 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 10.848     ; 2.719      ;
; -7.901 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 10.097     ; 2.196      ;
; -7.017 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.402      ; 2.385      ;
; -6.463 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 9.159      ; 2.196      ;
; -6.208 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.502      ; 3.294      ;
; -5.708 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 9.502      ; 3.294      ;
; -4.664 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.635      ; 4.971      ;
; -4.126 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 7.345      ; 2.719      ;
; -3.898 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 6.594      ; 2.196      ;
; -3.640 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 9.111      ; 4.971      ;
; -3.460 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 5.656      ; 2.196      ;
; -3.014 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 5.899      ; 2.385      ;
; -0.661 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 6.132      ; 4.971      ;
; -0.637 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 5.608      ; 4.971      ;
; -0.618 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 3.503      ; 2.385      ;
; 0.499  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 2.157      ; 2.656      ;
; 0.999  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.157      ; 2.656      ;
; 1.370  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.000      ; 1.370      ;
; 2.385  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.000      ; 2.385      ;
; 4.246  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; -0.751     ; 3.495      ;
; 5.684  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; -1.689     ; 3.495      ;
; 7.483  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; -1.213     ; 6.270      ;
; 8.507  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; -1.737     ; 6.270      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'SLOW_clk'                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.729 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -9.401     ; 9.143      ;
; -18.398 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -8.939     ; 9.217      ;
; -18.374 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -8.415     ; 9.217      ;
; -18.291 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -8.463     ; 9.143      ;
; -18.176 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -9.909     ; 8.082      ;
; -17.793 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -9.447     ; 8.104      ;
; -17.769 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -8.923     ; 8.104      ;
; -17.738 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -8.971     ; 8.082      ;
; -13.843 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -4.015     ; 9.143      ;
; -13.512 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -3.553     ; 9.217      ;
; -13.290 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -4.523     ; 8.082      ;
; -12.907 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -4.061     ; 8.104      ;
; -12.488 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.029     ; 9.217      ;
; -12.405 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.077     ; 9.143      ;
; -11.883 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.537     ; 8.104      ;
; -11.852 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.585     ; 8.082      ;
; -9.631  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.213      ; 10.602     ;
; -9.607  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.737      ; 10.602     ;
; -9.100  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.751      ; 9.666      ;
; -8.754  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 3.370      ; 11.382     ;
; -8.662  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.689      ; 9.666      ;
; -8.534  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 2.908      ; 10.757     ;
; -8.254  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 3.370      ; 11.382     ;
; -8.230  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 3.894      ; 11.382     ;
; -8.034  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 2.908      ; 10.757     ;
; -7.730  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 3.894      ; 11.382     ;
; -7.596  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 3.846      ; 10.757     ;
; -7.096  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 3.846      ; 10.757     ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'SLOW_clk'                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.045 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 12.817     ; 2.772      ;
; -9.559  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 12.309     ; 2.750      ;
; -9.545  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 12.817     ; 2.772      ;
; -9.059  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 12.309     ; 2.750      ;
; -8.665  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 10.660     ; 1.995      ;
; -8.558  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 10.152     ; 1.594      ;
; -7.558  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.447      ; 1.889      ;
; -7.389  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.401      ; 2.012      ;
; -6.833  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 9.909      ; 3.076      ;
; -6.534  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 8.923      ; 1.889      ;
; -5.951  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 8.463      ; 2.012      ;
; -5.395  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 8.971      ; 3.076      ;
; -4.659  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 7.431      ; 2.772      ;
; -4.173  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 6.923      ; 2.750      ;
; -4.159  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 7.431      ; 2.772      ;
; -3.673  ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 6.923      ; 2.750      ;
; -2.779  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 5.274      ; 1.995      ;
; -2.672  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.766      ; 1.594      ;
; -1.672  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.061      ; 1.889      ;
; -1.648  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.537      ; 1.889      ;
; -1.503  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.015      ; 2.012      ;
; -1.065  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.077      ; 2.012      ;
; -0.947  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.523      ; 3.076      ;
; -0.857  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 8.939      ; 8.082      ;
; -0.509  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.585      ; 3.076      ;
; 0.167   ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 8.415      ; 8.082      ;
; 5.029   ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 3.553      ; 8.082      ;
; 5.053   ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.029      ; 8.082      ;
+---------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SLOW_clk'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+
; -8.947 ; -8.947       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -8.947 ; -8.947       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -8.947 ; -8.947       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -8.947 ; -8.947       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -8.947 ; -8.947       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -8.947 ; -8.947       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -8.902 ; -8.902       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; -8.902 ; -8.902       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; -8.902 ; -8.902       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; -8.902 ; -8.902       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; -8.902 ; -8.902       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; or_3|output~2|combout                                                          ;
; -8.902 ; -8.902       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; or_3|output~2|combout                                                          ;
; -8.901 ; -8.901       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -8.901 ; -8.901       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -8.901 ; -8.901       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -8.901 ; -8.901       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -8.901 ; -8.901       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -8.901 ; -8.901       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -8.250 ; -8.250       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; -8.250 ; -8.250       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; -8.250 ; -8.250       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
; -8.250 ; -8.250       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
; -8.250 ; -8.250       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -8.250 ; -8.250       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -7.507 ; -7.507       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -7.507 ; -7.507       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -7.507 ; -7.507       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datad                          ;
; -7.507 ; -7.507       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datad                          ;
; -7.507 ; -7.507       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|datad                          ;
; -7.507 ; -7.507       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|datad                          ;
; -6.708 ; -6.708       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_2|output|combout                                                           ;
; -6.708 ; -6.708       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_2|output|combout                                                           ;
; -6.708 ; -6.708       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; -6.708 ; -6.708       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; -3.037 ; -3.037       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -3.037 ; -3.037       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -3.037 ; -3.037       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -3.037 ; -3.037       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -3.037 ; -3.037       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -3.037 ; -3.037       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -2.577 ; -2.577       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -2.577 ; -2.577       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -2.577 ; -2.577       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -2.577 ; -2.577       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -2.577 ; -2.577       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -2.577 ; -2.577       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; SLOW_clk ; Rise       ; SLOW_clk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; SLOW_clk|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; SLOW_clk|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; and_2|output|combout                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; and_2|output|combout                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_2|output|datad                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_2|output|datad                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_3|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_3|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_3|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_3|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; or_3|output~2|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; or_3|output~2|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; or_3|output~2|datad                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; or_3|output~2|datad                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 7.191  ; 7.191  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; 11.771 ; 11.771 ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 15.945 ; 15.945 ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 8.307  ; 8.307  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 14.045 ; 14.045 ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; 1.292  ; 1.292  ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 3.022  ; 3.022  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; -2.350 ; -2.350 ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 3.005  ; 3.005  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 4.233  ; 4.233  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; -8.713 ; -8.713 ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 9.711  ; 9.711  ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 7.875  ; 7.875  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 10.650 ; 10.650 ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; 0.730  ; 0.730  ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 6.208  ; 6.208  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 4.372  ; 4.372  ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 7.147  ; 7.147  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 31.232 ; 31.232 ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 21.199 ; 21.199 ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 28.270 ; 28.270 ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 16.730 ; 16.730 ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 27.791 ; 27.791 ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 25.846 ; 25.846 ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 15.813 ; 15.813 ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 22.884 ; 22.884 ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 13.227 ; 13.227 ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 22.405 ; 22.405 ; Fall       ; SLOW_clk        ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 6.781  ; 6.781  ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 6.152  ; 6.152  ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 7.511  ; 7.511  ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 7.328  ; 7.328  ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 5.880  ; 5.880  ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 6.781  ; 6.781  ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 6.152  ; 6.152  ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 7.511  ; 7.511  ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 13.227 ; 13.227 ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 5.880  ; 5.880  ; Fall       ; SLOW_clk        ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------+
; Propagation Delay                                                    ;
+-------------+--------------------+--------+--------+--------+--------+
; Input Port  ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------------+--------+--------+--------+--------+
; SEND        ; SLOW_clk_RUN       ; 15.847 ;        ;        ; 15.847 ;
; clk         ; SLOW_clk_RUN       ; 12.383 ; 12.383 ; 12.383 ; 12.383 ;
; not_reset   ; SLOW_clk_RUN       ; 11.959 ; 18.121 ; 18.121 ; 11.959 ;
; not_reset   ; SLOW_clk_not_clear ;        ; 13.343 ; 13.343 ;        ;
; not_reset   ; TX                 ; 15.470 ; 15.470 ; 15.470 ; 15.470 ;
; not_reset   ; ser_clk            ; 14.991 ; 14.991 ; 14.991 ; 14.991 ;
; ser_data_in ; TX                 ; 6.336  ;        ;        ; 6.336  ;
+-------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Minimum Propagation Delay                                            ;
+-------------+--------------------+--------+--------+--------+--------+
; Input Port  ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------------+--------+--------+--------+--------+
; SEND        ; SLOW_clk_RUN       ; 13.998 ;        ;        ; 13.998 ;
; clk         ; SLOW_clk_RUN       ; 9.134  ; 7.411  ; 7.411  ; 9.134  ;
; not_reset   ; SLOW_clk_RUN       ; 8.857  ; 10.696 ; 10.696 ; 8.857  ;
; not_reset   ; SLOW_clk_not_clear ;        ; 10.054 ; 10.054 ;        ;
; not_reset   ; TX                 ; 9.266  ; 15.068 ; 15.068 ; 9.266  ;
; not_reset   ; ser_clk            ; 9.189  ; 8.787  ; 8.787  ; 9.189  ;
; ser_data_in ; TX                 ; 6.336  ;        ;        ; 6.336  ;
+-------------+--------------------+--------+--------+--------+--------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; SLOW_clk ; -7.941 ; -12.411       ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; SLOW_clk ; -3.203 ; -3.203        ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; SLOW_clk ; -5.995 ; -11.671       ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Removal Summary        ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; SLOW_clk ; -3.304 ; -6.455        ;
+----------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; SLOW_clk ; -2.619 ; -90.002            ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SLOW_clk'                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.941 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.346     ; 5.213      ;
; -6.644 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.549     ; 5.213      ;
; -6.013 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.512     ; 3.119      ;
; -4.781 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.000      ; 5.399      ;
; -4.758 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 0.904      ; 5.780      ;
; -4.716 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.715     ; 3.119      ;
; -4.470 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -2.847     ; 1.975      ;
; -4.294 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.013     ; 1.633      ;
; -4.292 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.079     ; 1.565      ;
; -4.258 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.904      ; 5.780      ;
; -3.621 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.908     ; 1.565      ;
; -3.173 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.050     ; 1.975      ;
; -3.062 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -0.939     ; 1.975      ;
; -2.997 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.216     ; 1.633      ;
; -2.886 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.105     ; 1.633      ;
; -2.884 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.171     ; 1.565      ;
; -2.413 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.403      ; 3.668      ;
; -2.369 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.499      ; 3.220      ;
; -1.913 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.403      ; 3.668      ;
; -1.213 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.000      ; 1.565      ;
; -0.961 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 2.407      ; 3.220      ;
; -0.765 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.858      ; 1.975      ;
; -0.589 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.692      ; 1.633      ;
; -0.505 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 3.311      ; 3.668      ;
; -0.005 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 3.311      ; 3.668      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SLOW_clk'                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.203 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 4.482      ; 1.279      ;
; -2.703 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.482      ; 1.279      ;
; -2.680 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.578      ; 0.898      ;
; -2.621 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.333      ; 0.712      ;
; -2.314 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.079      ; 0.765      ;
; -2.032 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.311      ; 1.279      ;
; -1.808 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 3.020      ; 0.712      ;
; -1.552 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.185      ; 1.633      ;
; -1.532 ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 3.311      ; 1.279      ;
; -1.137 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 1.849      ; 0.712      ;
; -1.009 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.407      ; 0.898      ;
; -0.950 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.162      ; 0.712      ;
; -0.881 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 3.014      ; 1.633      ;
; -0.643 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.908      ; 0.765      ;
; -0.210 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 1.843      ; 1.633      ;
; 0.094  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.171      ; 0.765      ;
; 0.119  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.014      ; 1.633      ;
; 0.162  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.904      ; 1.066      ;
; 0.444  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.000      ; 0.444      ;
; 0.662  ; SLOW_clk                                                                       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 0.904      ; 1.066      ;
; 0.765  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.000      ; 0.765      ;
; 1.405  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; -0.245     ; 1.160      ;
; 2.218  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; -0.558     ; 1.160      ;
; 2.474  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; -0.393     ; 2.081      ;
; 3.145  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; -0.564     ; 2.081      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'SLOW_clk'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.995 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -2.782     ; 3.314      ;
; -5.676 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -2.788     ; 3.007      ;
; -5.666 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -2.953     ; 3.314      ;
; -5.525 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -2.948     ; 2.678      ;
; -5.500 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -2.954     ; 2.665      ;
; -5.489 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.101     ; 3.007      ;
; -5.313 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.267     ; 2.665      ;
; -5.196 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -3.119     ; 2.678      ;
; -4.369 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.156     ; 3.314      ;
; -4.192 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.304     ; 3.007      ;
; -4.016 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.470     ; 2.665      ;
; -3.899 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; -1.322     ; 2.678      ;
; -3.698 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -0.985     ; 3.314      ;
; -3.379 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -0.991     ; 3.007      ;
; -3.228 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -1.151     ; 2.678      ;
; -3.203 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; -1.157     ; 2.665      ;
; -2.855 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 0.564      ; 3.520      ;
; -2.701 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.149      ; 3.969      ;
; -2.570 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.297      ; 3.968      ;
; -2.526 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.393      ; 3.520      ;
; -2.516 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 0.558      ; 3.193      ;
; -2.399 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.468      ; 3.968      ;
; -2.388 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.500        ; 1.462      ; 3.969      ;
; -2.329 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 0.245      ; 3.193      ;
; -2.201 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.149      ; 3.969      ;
; -2.070 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.297      ; 3.968      ;
; -1.899 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.468      ; 3.968      ;
; -1.888 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 1.000        ; 1.462      ; 3.969      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'SLOW_clk'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.304 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 4.416      ; 1.112      ;
; -3.151 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 4.250      ; 1.099      ;
; -2.847 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.512      ; 0.665      ;
; -2.804 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.416      ; 1.112      ;
; -2.797 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.346      ; 0.549      ;
; -2.651 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 4.250      ; 1.099      ;
; -2.499 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.119      ; 0.620      ;
; -2.413 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.101      ; 0.688      ;
; -2.255 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 3.267      ; 1.012      ;
; -1.828 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.948      ; 0.620      ;
; -1.600 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.788      ; 0.688      ;
; -1.507 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 2.619      ; 1.112      ;
; -1.442 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.954      ; 1.012      ;
; -1.354 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 2.453      ; 1.099      ;
; -1.007 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.619      ; 1.112      ;
; -0.854 ; SLOW_clk                                                                       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.453      ; 1.099      ;
; -0.550 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.715      ; 0.665      ;
; -0.531 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 1.151      ; 0.620      ;
; -0.500 ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.549      ; 0.549      ;
; -0.303 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.991      ; 0.688      ;
; -0.288 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 2.953      ; 2.665      ;
; -0.202 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.322      ; 0.620      ;
; -0.145 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 1.157      ; 1.012      ;
; -0.116 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.304      ; 0.688      ;
; 0.042  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.470      ; 1.012      ;
; 0.383  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 2.782      ; 2.665      ;
; 1.680  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; 0.000        ; 0.985      ; 2.665      ;
; 2.009  ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ; SLOW_clk     ; SLOW_clk    ; -0.500       ; 1.156      ; 2.665      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SLOW_clk'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+
; -2.619 ; -2.619       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -2.619 ; -2.619       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -2.619 ; -2.619       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -2.619 ; -2.619       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -2.619 ; -2.619       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -2.619 ; -2.619       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -2.601 ; -2.601       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -2.601 ; -2.601       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -2.579 ; -2.579       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; -2.579 ; -2.579       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; -2.579 ; -2.579       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; -2.579 ; -2.579       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; -2.579 ; -2.579       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; or_3|output~2|combout                                                          ;
; -2.579 ; -2.579       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; or_3|output~2|combout                                                          ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -2.180 ; -2.180       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -2.180 ; -2.180       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -2.180 ; -2.180       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datad                          ;
; -2.180 ; -2.180       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datad                          ;
; -2.180 ; -2.180       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|datad                          ;
; -2.180 ; -2.180       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|datad                          ;
; -1.889 ; -1.889       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_2|output|combout                                                           ;
; -1.889 ; -1.889       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_2|output|combout                                                           ;
; -1.889 ; -1.889       ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; -1.889 ; -1.889       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SLOW_clk ; Rise       ; SLOW_clk                                                                       ;
; -0.651 ; -0.651       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -0.651 ; -0.651       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ;
; -0.651 ; -0.651       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -0.651 ; -0.651       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_1|output~1|datac                            ;
; -0.651 ; -0.651       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -0.651 ; -0.651       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|combout                        ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_1|output~2|datac                            ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; SLOW_clk|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; SLOW_clk|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; and_2|output|combout                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; and_2|output|combout                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_2|output|datad                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_2|output|datad                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_3|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_3|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; and_3|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; and_3|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_3_3|output~2|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; ms_jk_ff_1|nand_6|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; or_3|output~2|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; or_3|output~2|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; or_3|output~2|datad                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; or_3|output~2|datad                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_1|nand_3_3|output~2|datac                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_1|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~0|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SLOW_clk ; Rise       ; tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SLOW_clk ; Fall       ; tty_output_counter|ms_jk_ff_2|nand_3_3|output~0|dataa                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 3.211  ; 3.211  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; 4.800  ; 4.800  ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 5.258  ; 5.258  ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 2.697  ; 2.697  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 4.629  ; 4.629  ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; 1.303  ; 1.303  ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 1.005  ; 1.005  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; -0.809 ; -0.809 ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 1.002  ; 1.002  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 0.516  ; 0.516  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; -3.768 ; -3.768 ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 3.203  ; 3.203  ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 2.628  ; 2.628  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 3.497  ; 3.497  ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; -0.655 ; -0.655 ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 2.032  ; 2.032  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 1.457  ; 1.457  ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 2.326  ; 2.326  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 10.922 ; 10.922 ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 7.595  ; 7.595  ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 10.042 ; 10.042 ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 6.116  ; 6.116  ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 9.752  ; 9.752  ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 9.125  ; 9.125  ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 5.798  ; 5.798  ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 8.245  ; 8.245  ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 4.945  ; 4.945  ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 7.955  ; 7.955  ; Fall       ; SLOW_clk        ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 2.873 ; 2.873 ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 2.649 ; 2.649 ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 3.218 ; 3.218 ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 3.037 ; 3.037 ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 2.566 ; 2.566 ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 2.873 ; 2.873 ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 2.649 ; 2.649 ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 3.218 ; 3.218 ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 4.945 ; 4.945 ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 2.566 ; 2.566 ; Fall       ; SLOW_clk        ;
+--------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-------------+--------------------+-------+-------+-------+-------+
; Input Port  ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------------+-------+-------+-------+-------+
; SEND        ; SLOW_clk_RUN       ; 6.781 ;       ;       ; 6.781 ;
; clk         ; SLOW_clk_RUN       ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; not_reset   ; SLOW_clk_RUN       ; 4.579 ; 6.610 ; 6.610 ; 4.579 ;
; not_reset   ; SLOW_clk_not_clear ;       ; 5.035 ; 5.035 ;       ;
; not_reset   ; TX                 ; 5.906 ; 5.906 ; 5.906 ; 5.906 ;
; not_reset   ; ser_clk            ; 5.616 ; 5.616 ; 5.616 ; 5.616 ;
; ser_data_in ; TX                 ; 2.838 ;       ;       ; 2.838 ;
+-------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-------------+--------------------+-------+-------+-------+-------+
; Input Port  ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------------+-------+-------+-------+-------+
; SEND        ; SLOW_clk_RUN       ; 6.131 ;       ;       ; 6.131 ;
; clk         ; SLOW_clk_RUN       ; 3.601 ; 3.047 ; 3.047 ; 3.601 ;
; not_reset   ; SLOW_clk_RUN       ; 3.547 ; 4.140 ; 4.140 ; 3.547 ;
; not_reset   ; SLOW_clk_not_clear ;       ; 3.982 ; 3.982 ;       ;
; not_reset   ; TX                 ; 3.801 ; 5.763 ; 5.763 ; 3.801 ;
; not_reset   ; ser_clk            ; 3.654 ; 3.507 ; 3.507 ; 3.654 ;
; ser_data_in ; TX                 ; 2.838 ;       ;       ; 2.838 ;
+-------------+--------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -26.156 ; -9.711 ; -18.729  ; -10.045 ; -8.947              ;
;  SLOW_clk        ; -26.156 ; -9.711 ; -18.729  ; -10.045 ; -8.947              ;
; Design-wide TNS  ; -41.916 ; -9.711 ; -37.127  ; -19.604 ; -317.189            ;
;  SLOW_clk        ; -41.916 ; -9.711 ; -37.127  ; -19.604 ; -317.189            ;
+------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 7.191  ; 7.191  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; 11.771 ; 11.771 ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 15.945 ; 15.945 ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 8.307  ; 8.307  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 14.045 ; 14.045 ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; 1.303  ; 1.303  ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 3.022  ; 3.022  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; -0.809 ; -0.809 ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 3.005  ; 3.005  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CLR_TX_FLAG ; SLOW_clk   ; 4.233  ; 4.233  ; Rise       ; SLOW_clk        ;
; SEND        ; SLOW_clk   ; -3.768 ; -3.768 ; Rise       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 9.711  ; 9.711  ; Rise       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 7.875  ; 7.875  ; Rise       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 10.650 ; 10.650 ; Rise       ; SLOW_clk        ;
; CLR_TX_FLAG ; SLOW_clk   ; 0.730  ; 0.730  ; Fall       ; SLOW_clk        ;
; SLOW_clk    ; SLOW_clk   ; 6.208  ; 6.208  ; Fall       ; SLOW_clk        ;
; clk         ; SLOW_clk   ; 4.372  ; 4.372  ; Fall       ; SLOW_clk        ;
; not_reset   ; SLOW_clk   ; 7.147  ; 7.147  ; Fall       ; SLOW_clk        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 31.232 ; 31.232 ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 21.199 ; 21.199 ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 28.270 ; 28.270 ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 16.730 ; 16.730 ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 27.791 ; 27.791 ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 25.846 ; 25.846 ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 15.813 ; 15.813 ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 22.884 ; 22.884 ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 13.227 ; 13.227 ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 22.405 ; 22.405 ; Fall       ; SLOW_clk        ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; SLOW_clk_RUN       ; SLOW_clk   ; 2.873 ; 2.873 ; Rise       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 2.649 ; 2.649 ; Rise       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 3.218 ; 3.218 ; Rise       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 3.037 ; 3.037 ; Rise       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 2.566 ; 2.566 ; Rise       ; SLOW_clk        ;
; SLOW_clk_RUN       ; SLOW_clk   ; 2.873 ; 2.873 ; Fall       ; SLOW_clk        ;
; SLOW_clk_not_clear ; SLOW_clk   ; 2.649 ; 2.649 ; Fall       ; SLOW_clk        ;
; TX                 ; SLOW_clk   ; 3.218 ; 3.218 ; Fall       ; SLOW_clk        ;
; TX_FLAG            ; SLOW_clk   ; 4.945 ; 4.945 ; Fall       ; SLOW_clk        ;
; ser_clk            ; SLOW_clk   ; 2.566 ; 2.566 ; Fall       ; SLOW_clk        ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Progagation Delay                                                    ;
+-------------+--------------------+--------+--------+--------+--------+
; Input Port  ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------------+--------+--------+--------+--------+
; SEND        ; SLOW_clk_RUN       ; 15.847 ;        ;        ; 15.847 ;
; clk         ; SLOW_clk_RUN       ; 12.383 ; 12.383 ; 12.383 ; 12.383 ;
; not_reset   ; SLOW_clk_RUN       ; 11.959 ; 18.121 ; 18.121 ; 11.959 ;
; not_reset   ; SLOW_clk_not_clear ;        ; 13.343 ; 13.343 ;        ;
; not_reset   ; TX                 ; 15.470 ; 15.470 ; 15.470 ; 15.470 ;
; not_reset   ; ser_clk            ; 14.991 ; 14.991 ; 14.991 ; 14.991 ;
; ser_data_in ; TX                 ; 6.336  ;        ;        ; 6.336  ;
+-------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Progagation Delay                                        ;
+-------------+--------------------+-------+-------+-------+-------+
; Input Port  ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------------+-------+-------+-------+-------+
; SEND        ; SLOW_clk_RUN       ; 6.131 ;       ;       ; 6.131 ;
; clk         ; SLOW_clk_RUN       ; 3.601 ; 3.047 ; 3.047 ; 3.601 ;
; not_reset   ; SLOW_clk_RUN       ; 3.547 ; 4.140 ; 4.140 ; 3.547 ;
; not_reset   ; SLOW_clk_not_clear ;       ; 3.982 ; 3.982 ;       ;
; not_reset   ; TX                 ; 3.801 ; 5.763 ; 5.763 ; 3.801 ;
; not_reset   ; ser_clk            ; 3.654 ; 3.507 ; 3.507 ; 3.654 ;
; ser_data_in ; TX                 ; 2.838 ;       ;       ; 2.838 ;
+-------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SLOW_clk   ; SLOW_clk ; 99       ; 59       ; 48       ; 30       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SLOW_clk   ; SLOW_clk ; 99       ; 59       ; 48       ; 30       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SLOW_clk   ; SLOW_clk ; 140      ; 82       ; 140      ; 82       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SLOW_clk   ; SLOW_clk ; 140      ; 82       ; 140      ; 82       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb  2 22:34:12 2017
Info: Command: quartus_sta tty_state_gen -c tty_state_gen
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tty_state_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SLOW_clk SLOW_clk
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~2|combout"
    Warning (332126): Node "or_3|output~1|datac"
    Warning (332126): Node "or_3|output~1|combout"
    Warning (332126): Node "or_3|output~2|dataa"
    Warning (332126): Node "or_3|output~2|combout"
    Warning (332126): Node "or_3|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~1|datab"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~2|dataa"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~1|datac"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 26 nodes
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~2|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~2|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~1|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~1|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~0|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~2|datac"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~2|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~2|dataa"
    Warning (332126): Node "ms_jk_ff_0|nand_3_1|output~0|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_3_1|output~0|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~1|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~1|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~2|dataa"
    Warning (332126): Node "or_2|output|dataa"
    Warning (332126): Node "or_2|output|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~2|datac"
    Warning (332126): Node "ms_jk_ff_0|nand_6|output~2|datab"
    Warning (332126): Node "or_2|output|datab"
Warning (332125): Found combinational loop of 24 nodes
    Warning (332126): Node "and_2|output|datac"
    Warning (332126): Node "and_2|output|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_3|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_output_counter|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_output_counter|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "tty_output_counter|ms_jk_ff_1|nand_5|output~1|dataa"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: and_2|output|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: or_3|output~2|datad  to: ms_jk_ff_1|nand_3_3|output~2|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): Cell: tty_output_counter|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_output_counter|ms_jk_ff_2|nand_5|output~1  from: dataa  to: combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_1|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_1|output~2|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_5|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.156
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.156       -41.916 SLOW_clk 
Info (332146): Worst-case hold slack is -9.711
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.711        -9.711 SLOW_clk 
Info (332146): Worst-case recovery slack is -18.729
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.729       -37.127 SLOW_clk 
Info (332146): Worst-case removal slack is -10.045
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.045       -19.604 SLOW_clk 
Info (332146): Worst-case minimum pulse width slack is -8.947
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.947      -317.189 SLOW_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: and_2|output|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: or_3|output~2|datad  to: ms_jk_ff_1|nand_3_3|output~2|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_0|nand_1|output~1|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_0|nand_5|output~1|datad  to: tty_output_counter|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): Cell: tty_output_counter|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|dataa  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_2|nand_3_1|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_output_counter|ms_jk_ff_2|nand_5|output~1  from: dataa  to: combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_1|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_1|output~2|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: tty_output_counter|ms_jk_ff_3|nand_5|output~1|datad  to: tty_output_counter|ms_jk_ff_0|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.941       -12.411 SLOW_clk 
Info (332146): Worst-case hold slack is -3.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.203        -3.203 SLOW_clk 
Info (332146): Worst-case recovery slack is -5.995
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.995       -11.671 SLOW_clk 
Info (332146): Worst-case removal slack is -3.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.304        -6.455 SLOW_clk 
Info (332146): Worst-case minimum pulse width slack is -2.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.619       -90.002 SLOW_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 583 megabytes
    Info: Processing ended: Thu Feb  2 22:34:13 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


