<<<<<<< HEAD
// Copyright (C) 2016  Intel Corporation. All rights reserved.
=======
// Copyright (C) 2017  Intel Corporation. All rights reserved.
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
<<<<<<< HEAD
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "09/01/2017 10:11:38"
=======
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "08/23/2017 14:56:04"
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module topLevel03 (
	SW,
	LEDR);
input 	[9:0] SW;
output 	[9:0] LEDR;

// Design Ports Information
<<<<<<< HEAD
=======
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
<<<<<<< HEAD
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
=======
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
<<<<<<< HEAD
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[3]~input_o ;
wire \TestNor8Way:Unor8way|q~0_combout ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \TestNor8Way:Unor8way|q~1_combout ;
=======
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[3]~input_o ;
wire \TestDMUX8:Udmux8|q0~0_combout ;
wire \TestDMUX8:Udmux8|q1~0_combout ;
wire \TestDMUX8:Udmux8|q2~0_combout ;
wire \TestDMUX8:Udmux8|q3~0_combout ;
wire \TestDMUX8:Udmux8|q4~0_combout ;
wire \TestDMUX8:Udmux8|q5~0_combout ;
wire \TestDMUX8:Udmux8|q6~0_combout ;
wire \TestDMUX8:Udmux8|q7~0_combout ;
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
<<<<<<< HEAD
	.i(!\TestNor8Way:Unor8way|q~1_combout ),
=======
	.i(\TestDMUX8:Udmux8|q0~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q1~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q2~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q3~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q4~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q5~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q6~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
<<<<<<< HEAD
	.i(gnd),
=======
	.i(\TestDMUX8:Udmux8|q7~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

<<<<<<< HEAD
// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
=======
// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

<<<<<<< HEAD
// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

=======
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

<<<<<<< HEAD
// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \TestNor8Way:Unor8way|q~0 (
// Equation(s):
// \TestNor8Way:Unor8way|q~0_combout  = ( !\SW[0]~input_o  & ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & !\SW[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
=======
// Location: MLABCELL_X4_Y16_N0
cyclonev_lcell_comb \TestDMUX8:Udmux8|q0~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q0~0_combout  = ( \SW[3]~input_o  & ( (!\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< HEAD
	.combout(\TestNor8Way:Unor8way|q~0_combout ),
=======
	.combout(\TestDMUX8:Udmux8|q0~0_combout ),
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< HEAD
defparam \TestNor8Way:Unor8way|q~0 .extended_lut = "off";
defparam \TestNor8Way:Unor8way|q~0 .lut_mask = 64'hC0C0000000000000;
defparam \TestNor8Way:Unor8way|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
=======
defparam \TestDMUX8:Udmux8|q0~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q0~0 .lut_mask = 64'h0000000080808080;
defparam \TestDMUX8:Udmux8|q0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N9
cyclonev_lcell_comb \TestDMUX8:Udmux8|q1~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q1~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q1~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q1~0 .lut_mask = 64'h0000000050005000;
defparam \TestDMUX8:Udmux8|q1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N42
cyclonev_lcell_comb \TestDMUX8:Udmux8|q2~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q2~0_combout  = ( \SW[3]~input_o  & ( (!\SW[2]~input_o  & (\SW[1]~input_o  & !\SW[0]~input_o )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q2~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q2~0 .lut_mask = 64'h0000000020202020;
defparam \TestDMUX8:Udmux8|q2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N51
cyclonev_lcell_comb \TestDMUX8:Udmux8|q3~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q3~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (\SW[1]~input_o  & !\SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q3~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q3~0 .lut_mask = 64'h0000000005000500;
defparam \TestDMUX8:Udmux8|q3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N24
cyclonev_lcell_comb \TestDMUX8:Udmux8|q4~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q4~0_combout  = ( \SW[3]~input_o  & ( (\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q4~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q4~0 .lut_mask = 64'h0000000040404040;
defparam \TestDMUX8:Udmux8|q4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N33
cyclonev_lcell_comb \TestDMUX8:Udmux8|q5~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q5~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & \SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q5~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q5~0 .lut_mask = 64'h0000000000500050;
defparam \TestDMUX8:Udmux8|q5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N36
cyclonev_lcell_comb \TestDMUX8:Udmux8|q6~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q6~0_combout  = ( \SW[3]~input_o  & ( (\SW[2]~input_o  & (\SW[1]~input_o  & !\SW[0]~input_o )) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q6~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q6~0 .lut_mask = 64'h0000000010101010;
defparam \TestDMUX8:Udmux8|q6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N15
cyclonev_lcell_comb \TestDMUX8:Udmux8|q7~0 (
// Equation(s):
// \TestDMUX8:Udmux8|q7~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (\SW[1]~input_o  & \SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestDMUX8:Udmux8|q7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestDMUX8:Udmux8|q7~0 .extended_lut = "off";
defparam \TestDMUX8:Udmux8|q7~0 .lut_mask = 64'h0000000000050005;
defparam \TestDMUX8:Udmux8|q7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

<<<<<<< HEAD
// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \TestNor8Way:Unor8way|q~1 (
// Equation(s):
// \TestNor8Way:Unor8way|q~1_combout  = ( \SW[7]~input_o  & ( \SW[5]~input_o  ) ) # ( !\SW[7]~input_o  & ( \SW[5]~input_o  ) ) # ( \SW[7]~input_o  & ( !\SW[5]~input_o  ) ) # ( !\SW[7]~input_o  & ( !\SW[5]~input_o  & ( ((!\TestNor8Way:Unor8way|q~0_combout ) # 
// (\SW[4]~input_o )) # (\SW[6]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\TestNor8Way:Unor8way|q~0_combout ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TestNor8Way:Unor8way|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TestNor8Way:Unor8way|q~1 .extended_lut = "off";
defparam \TestNor8Way:Unor8way|q~1 .lut_mask = 64'hFF3FFFFFFFFFFFFF;
defparam \TestNor8Way:Unor8way|q~1 .shared_arith = "off";
=======
// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

<<<<<<< HEAD
// Location: LABCELL_X35_Y31_N3
=======
// Location: LABCELL_X48_Y35_N3
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
