{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 246, 
        "Downloads_6Weeks": 9, 
        "Downloads_cumulative": 246, 
        "CitationCount": 0
    }, 
    "Title": "CSALT: context switch aware large TLB", 
    "Abstract": "Computing in virtualized environments has become a common practice for many businesses. Typically, hosting companies aim for lower operational costs by targeting high utilization of host machines maintaining just enough machines to meet the demand. In this scenario, frequent virtual machine context switches are common, resulting in increased TLB miss rates (often, by over 5X when contexts are doubled) and subsequent expensive page walks. Since each TLB miss in a virtual environment initiates a 2D page walk, the data caches get filled with a large fraction of page table entries (often, in excess of 50%) thereby evicting potentially more useful data contents. In this work, we propose CSALT - a Context-Switch Aware Large TLB, to address the problem of increased TLB miss rates and their adverse impact on data caches. First, we demonstrate that the CSALT architecture can effectively cope with the demands of increased context switches by its capacity to store a very large number of TLB entries. Next, we show that CSALT mitigates data cache contention caused by conflicts between data and translation entries by employing a novel TLB-Aware Cache Partitioning scheme. On 8-core systems that switch between two virtual machine contexts executing multi-threaded workloads, CSALT achieves an average performance improvement of 85% over a baseline with conventional L1-L2 TLBs and 25% over a baseline which has a large L3 TLB.", 
    "Published": 2017, 
    "References": [
        {
            "ArticleName": "\"AMD Nested Paging,\" http://developer.amd.com/wordpress/media/2012/10/NPT-WP-1%201-final-TM.pdf."
        }, 
        {
            "ArticleName": "\"ARM1136JF-S and ARM1136J-S,\" http://infocenter.arm.com/help/topic/com.arm.doc.ddi0211k/ddi0211k_arm1136_r1p5_trm.pdf."
        }, 
        {
            "ArticleName": "\"bpoe8-eishi-arima,\" http://prof.ict.ac.cn/bpoe_8/wp-content/uploads/arima.pdf, (Accessed on 08/24/2017)."
        }, 
        {
            "ArticleName": "\"Intel(R) 64 and IA-32 Architectures Optimization Reference Manual,\" http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf."
        }, 
        {
            "ArticleName": "The Graph500 List. {Online}. Available: Graph500:http://www.graph500.org/"
        }, 
        {
            "ArticleName": "Akanksha Jain , Calvin Lin, Back to the future: leveraging Belady's algorithm for improved cache replacement, Proceedings of the 43rd International Symposium on Computer Architecture, June 18-22, 2016, Seoul, Republic of Korea", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2016.17", 
            "DOIname": "10.1109/ISCA.2016.17", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001146"
        }, 
        {
            "ArticleName": "Amazon, \"Amazon EC2 - Virtual Server Hosting,\" https://aws.amazon.com/ec2/."
        }, 
        {
            "ArticleName": "A. Arcangeli, \"Transparent hugepage support,\" in KVM Forum, vol. 9, 2010."
        }, 
        {
            "ArticleName": "Thomas W. Barr , Alan L. Cox , Scott Rixner, SpecTLB: a mechanism for speculative address translation, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000101", 
            "DOIname": "10.1145/2000064.2000101", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000101"
        }, 
        {
            "ArticleName": "Kyrre Begnum , Nii Apleh Lartey , Lu Xing, Cloud-Oriented Virtual Machine Management with MLN, Proceedings of the 1st International Conference on Cloud Computing, December 01-04, 2009, Beijing, China", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-10665-1_24", 
            "DOIname": "10.1007/978-3-642-10665-1_24", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1695685"
        }, 
        {
            "ArticleName": "Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1247401"
        }, 
        {
            "ArticleName": "Ravi Bhargava , Benjamin Serebrin , Francesco Spadini , Srilatha Manne, Accelerating two-dimensional page walks for virtualized systems, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1346281.1346286", 
            "DOIname": "10.1145/1346281.1346286", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1346286"
        }, 
        {
            "ArticleName": "Abhishek Bhattacharjee , Daniel Lustig , Margaret Martonosi, Shared last-level TLBs for chip multiprocessors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.62-63, February 12-16, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2014896"
        }, 
        {
            "ArticleName": "Abhishek Bhattacharjee , Margaret Martonosi, Inter-core cooperative TLB for chip multiprocessors, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1736020.1736060", 
            "DOIname": "10.1145/1736020.1736060", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1736060"
        }, 
        {
            "ArticleName": "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/1454115.1454128", 
            "DOIname": "10.1145/1454115.1454128", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1454128"
        }, 
        {
            "ArticleName": "Jichuan Chang , Gurindar S. Sohi, Cooperative Caching for Chip Multiprocessors, ACM SIGARCH Computer Architecture News, v.34 n.2, p.264-276, May 2006", 
            "DOIhref": "http://doi.acm.org/10.1145/1150019.1136509", 
            "DOIname": "10.1145/1150019.1136509", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1136509"
        }, 
        {
            "ArticleName": "Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, ACM International Conference on Supercomputing 25th Anniversary Volume, June 10-13, 2014, Munich, Germany", 
            "DOIhref": "http://doi.acm.org/10.1145/2591635.2667188", 
            "DOIname": "10.1145/2591635.2667188", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2667188"
        }, 
        {
            "ArticleName": "Xiaotao Chang , Hubertus Franke , Yi Ge , Tao Liu , Kun Wang , Jimi Xenidis , Fei Chen , Yu Zhang, Improving virtualization in the presence of software managed translation lookaside buffers, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2508148.2485933", 
            "DOIname": "10.1145/2508148.2485933", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485933"
        }, 
        {
            "ArticleName": "Narayanan Ganapathy , Curt Schimmel, General purpose operating system support for multiple page sizes, Proceedings of the annual conference on USENIX Annual Technical Conference, p.8-8, June 15-19, 1998, New Orleans, Louisiana", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1268264"
        }, 
        {
            "ArticleName": "Irfan Habib, Virtualization with KVM, Linux Journal, v.2008 n.166, p.8, February 2008", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1344217"
        }, 
        {
            "ArticleName": "William Hasenplaugh , Pritpal S. Ahuja , Aamer Jaleel , Simon Steely Jr. , Joel Emer, The gradient-based cache partitioning algorithm, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2086696.2086723", 
            "DOIname": "10.1145/2086696.2086723", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2086723"
        }, 
        {
            "ArticleName": "HP, \"HPE Cloud Solutions,\" https://www.hpe.com/us/en/solutions/cloud.html."
        }, 
        {
            "ArticleName": "IBM, \"SmartCloud Enterprise,\" https://www.ibm.com/cloud/."
        }, 
        {
            "ArticleName": "Intel, \" Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide Part 1.\""
        }, 
        {
            "ArticleName": "Intel. Intel(R) 64 and IA-32 Architectures Software Developer\u00e2\u0102\u0179s Manual Volume 3A: System Programming Guide, Part 1. {Online}. Available: http://www.intel.com/Assets/en_US/PDF/manual/253668.pdf"
        }, 
        {
            "ArticleName": "Intel, \"Intel(R) Virtualization Technology,\" http://www.intel.com/content/www/us/en/virtualization/virtualization-technology/intel-virtualization-technology.html."
        }, 
        {
            "ArticleName": "Intel, \"5-Level Paging and 5-Level EPT,\" 2016, https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf,."
        }, 
        {
            "ArticleName": "Pekka J\u00e4\u00e4skel\u00e4inen , Pertti Kellom\u00e4ki , Jarmo Takala , Heikki Kultala , Mikael Lepist\u00f6, Reducing Context Switch Overhead with Compiler-Assisted Threading, Proceedings of the 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, p.461-466, December 17-20, 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/EUC.2008.181", 
            "DOIname": "10.1109/EUC.2008.181", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1489162"
        }, 
        {
            "ArticleName": "Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010", 
            "DOIhref": "http://doi.acm.org/10.1145/1816038.1815971", 
            "DOIname": "10.1145/1816038.1815971", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1815971"
        }, 
        {
            "ArticleName": "Mahmut Kandemir , Ramya Prabhakar , Mustafa Karakoy , Yuanrui Zhang, Multilayer cache partitioning for multiprogram workloads, Proceedings of the 17th international conference on Parallel processing, August 29-September 02, 2011, Bordeaux, France", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2033360"
        }, 
        {
            "ArticleName": "Gokul B. Kandiraju , Anand Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002", 
            "DOIhref": "http://doi.acm.org/10.1145/545214.545237", 
            "DOIname": "10.1145/545214.545237", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=545237"
        }, 
        {
            "ArticleName": "Dimitris Kaseridis , Jeffrey Stuecheli , Lizy K. John, Bank-aware Dynamic Cache Partitioning for Multicore Architectures, Proceedings of the 2009 International Conference on Parallel Processing, p.18-25, September 22-25, 2009", 
            "DOIhref": "https://dx.doi.org/10.1109/ICPP.2009.55", 
            "DOIname": "10.1109/ICPP.2009.55", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1679672"
        }, 
        {
            "ArticleName": "K. K\u0119dzierski, M. Moreto, F. J. Cazorla, and M. Valero, \"Adapting cache partitioning algorithms to pseudo-lru replacement policies,\" in Parallel & Distributed Processing (IPDPS), 2010 IEEE International Symposium on. IEEE, 2010, pp. 1--12."
        }, 
        {
            "ArticleName": "Yoongu Kim , Weikun Yang , Onur Mutlu, Ramulator: A Fast and Extensible DRAM Simulator, IEEE Computer Architecture Letters, v.15 n.1, p.45-49, January 2016", 
            "DOIhref": "https://dx.doi.org/10.1109/LCA.2015.2414456", 
            "DOIname": "10.1109/LCA.2015.2414456", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2965092"
        }, 
        {
            "ArticleName": "Avi Kivity , Dor Laor , Glauber Costa , Pekka Enberg , Nadav Har'El , Don Marti , Vlad Zolotarov, OSv: optimizing the operating system for virtual machines, Proceedings of the 2014 USENIX conference on USENIX Annual Technical Conference, June 19-20, 2014, Philadelphia, PA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2643642"
        }, 
        {
            "ArticleName": "Aapo Kyrola , Guy Blelloch , Carlos Guestrin, GraphChi: large-scale graph computation on just a PC, Proceedings of the 10th USENIX conference on Operating Systems Design and Implementation, October 08-10, 2012, Hollywood, CA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2387884"
        }, 
        {
            "ArticleName": "Chuanpeng Li , Chen Ding , Kai Shen, Quantifying the cost of context switch, Proceedings of the 2007 workshop on Experimental computer science, p.2-es, June 13-14, 2007, San Diego, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1281700.1281702", 
            "DOIname": "10.1145/1281700.1281702", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1281702"
        }, 
        {
            "ArticleName": "Fang Liu , Yan Solihin, Understanding the behavior and implications of context switch misses, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.4, p.1-28, December 2010", 
            "DOIhref": "http://doi.acm.org/10.1145/1880043.1880048", 
            "DOIname": "10.1145/1880043.1880048", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1880048"
        }, 
        {
            "ArticleName": "Huan Liu, A Measurement Study of Server Utilization in Public Clouds, Proceedings of the 2011 IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing, p.435-442, December 12-14, 2011", 
            "DOIhref": "https://dx.doi.org/10.1109/DASC.2011.87", 
            "DOIname": "10.1109/DASC.2011.87", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2115456"
        }, 
        {
            "ArticleName": "Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1065010.1065034", 
            "DOIname": "10.1145/1065010.1065034", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1065034"
        }, 
        {
            "ArticleName": "R Manikantan , Kaushik Rajan , R Govindarajan, Probabilistic shared cache management (PriSM), Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2337208"
        }, 
        {
            "ArticleName": "Zolt\u00e1n \u00c1d\u00e1m Mann, Allocation of Virtual Machines in Cloud Data Centers\u2014A Survey of Problem Models and Optimization Algorithms, ACM Computing Surveys (CSUR), v.48 n.1, p.1-34, September 2015", 
            "DOIhref": "http://doi.acm.org/10.1145/2797211", 
            "DOIname": "10.1145/2797211", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2797211"
        }, 
        {
            "ArticleName": "R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970", 
            "DOIhref": "https://dx.doi.org/10.1147/sj.92.0078", 
            "DOIname": "10.1147/sj.92.0078", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1663471"
        }, 
        {
            "ArticleName": "Yiduo Mei , Ling Liu , Xing Pu , Sankaran Sivathanu , Xiaoshe Dong, Performance Analysis of Network I/O Workloads in Virtualized Data Centers, IEEE Transactions on Services Computing, v.6 n.1, p.48-63, January 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/TSC.2011.36", 
            "DOIname": "10.1109/TSC.2011.36", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2479067"
        }, 
        {
            "ArticleName": "Xiaoqiao Meng , Canturk Isci , Jeffrey Kephart , Li Zhang , Eric Bouillet , Dimitrios Pendarakis, Efficient resource provisioning in compute clouds via VM multiplexing, Proceedings of the 7th international conference on Autonomic computing, June 07-11, 2010, Washington, DC, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1809049.1809052", 
            "DOIname": "10.1145/1809049.1809052", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1809052"
        }, 
        {
            "ArticleName": "Microsoft, \"Microsoft Azure,\" https://www.microsoft.com/en-us/cloud-platform/server-virtualization."
        }, 
        {
            "ArticleName": "Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero, Dynamic cache partitioning based on the MLP of cache misses, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1980778"
        }, 
        {
            "ArticleName": "D. S. Nathan Beckmann, \"Maximizing Cache Performance Under Uncertainty,\" http://people.csail.mit.edu/sanchez/papers/2017.eva.hpca.pdf, 2017."
        }, 
        {
            "ArticleName": "Juan Navarro , Sitararn Iyer , Peter Druschel , Alan Cox, Practical, transparent operating system support for superpages, ACM SIGOPS Operating Systems Review, v.36 n.SI, Winter 2002", 
            "DOIhref": "http://doi.acm.org/10.1145/844128.844138", 
            "DOIname": "10.1145/844128.844138", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=844138"
        }, 
        {
            "ArticleName": "Oracle. Translation Storage Buffers. {Online}. Available: https://blogs.oracle.com/elowe/entry/translation_storage_buffers"
        }, 
        {
            "ArticleName": "L. Page, S. Brin, R. Motwani, and T. Winograd, \"The PageRank citation ranking: Bringing order to the web,\" 1999."
        }, 
        {
            "ArticleName": "Abhisek Pan , Vijay S. Pai, Imbalanced cache partitioning for balanced data-parallel programs, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2540708.2540734", 
            "DOIname": "10.1145/2540708.2540734", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2540734"
        }, 
        {
            "ArticleName": "M.-M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, \"Prediction-based superpage-friendly TLB designs,\" in High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on. IEEE, 2015, pp. 210--222."
        }, 
        {
            "ArticleName": "Chang Hyun Park , Taekyung Heo , Jungi Jeong , Jaehyuk Huh, Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations, Proceedings of the 44th Annual International Symposium on Computer Architecture, June 24-28, 2017, Toronto, ON, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/3079856.3080217", 
            "DOIname": "10.1145/3079856.3080217", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3080217"
        }, 
        {
            "ArticleName": "Binh Pham , J\u00e1n Vesel\u00fd , Gabriel H. Loh , Abhishek Bhattacharjee, Large pages and lightweight memory management in virtualized environments: can you have it both ways?, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830773", 
            "DOIname": "10.1145/2830772.2830773", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830773"
        }, 
        {
            "ArticleName": "B. Pham, J. Vesely, G. H. Loh, and A. Bhattacharjee, \"Using TLB Speculation to Overcome Page Splintering in Virtual Machines,\" 2015."
        }, 
        {
            "ArticleName": "G. C. Platform, \"Load Balancing and Scaling.\" {Online}. Available: https://cloud.google.com"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1250662.1250709", 
            "DOIname": "10.1145/1250662.1250709", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1250709"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007", 
            "DOIhref": "http://doi.acm.org/10.1145/1273440.1250709", 
            "DOIname": "10.1145/1273440.1250709", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1250709"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2006.49", 
            "DOIname": "10.1109/MICRO.2006.49", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1194855"
        }, 
        {
            "ArticleName": "Rackspace, \"OPENSTACK - The Open Alternative To Cloud Lock-In,\" https://www.rackspace.com/en-us/cloud/openstack."
        }, 
        {
            "ArticleName": "Jee Ho Ryoo , Nagendra Gulur , Shuang Song , Lizy K. John, Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB, Proceedings of the 44th Annual International Symposium on Computer Architecture, June 24-28, 2017, Toronto, ON, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/3079856.3080210", 
            "DOIname": "10.1145/3079856.3080210", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3080210"
        }, 
        {
            "ArticleName": "Daniel Sanchez , Christos Kozyrakis, Vantage: scalable and efficient fine-grain cache partitioning, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000073", 
            "DOIname": "10.1145/2000064.2000073", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000073"
        }, 
        {
            "ArticleName": "A. W. Services, \"High Performance Computing,\" https://aws.amazon.com/hpc/,."
        }, 
        {
            "ArticleName": "SUN, \"The SPARC Architecture Manual,\" http://www.sparc.org/standards/SPARCV9.pdf."
        }, 
        {
            "ArticleName": "Karthik T. Sundararajan , Timothy M. Jones , Nigel P. Topham, Energy-efficient cache partitioning for future CMPs, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2370816.2370898", 
            "DOIname": "10.1145/2370816.2370898", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2370898"
        }, 
        {
            "ArticleName": "Vijay Vasudevan , David G. Andersen , Michael Kaminsky, The case for VOS: the vector operating system, Proceedings of the 13th USENIX conference on Hot topics in operating systems, May 09-11, 2011, Napa, California", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1991638"
        }, 
        {
            "ArticleName": "Po-Han Wang , Cheng-Hsuan Li , Chia-Lin Yang, Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture, Proceedings of the 53rd Annual Design Automation Conference, p.1-6, June 05-09, 2016, Austin, Texas", 
            "DOIhref": "http://doi.acm.org/10.1145/2897937.2898036", 
            "DOIname": "10.1145/2897937.2898036", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2898036"
        }, 
        {
            "ArticleName": "Ruisheng Wang , Lizhong Chen, Futility Scaling: High-Associativity Cache Partitioning, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.46", 
            "DOIname": "10.1109/MICRO.2014.46", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742191"
        }, 
        {
            "ArticleName": "Weixun Wang , Prabhat Mishra , Sanjay Ranka, Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2024724.2024935", 
            "DOIname": "10.1145/2024724.2024935", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2024935"
        }, 
        {
            "ArticleName": "Carole-Jean Wu , Aamer Jaleel , Will Hasenplaugh , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, SHiP: signature-based hit predictor for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155671", 
            "DOIname": "10.1145/2155620.2155671", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155671"
        }, 
        {
            "ArticleName": "Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1555754.1555778", 
            "DOIname": "10.1145/1555754.1555778", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1555778"
        }, 
        {
            "ArticleName": "C.-H. Yen, \"SOLARIS OPERATING SYSTEM HARDWARE VIRTUALIZATION PRODUCT ARCHITECTURE,\" 2007. {Online}. Available: http://citeseerx.ist.psu.edu/viewdoc/download;jsessionid=3F5AEF9CE2ABE7D1D7CC18DC5208A151?doi=10.1.1.110.9986&rep=rep1&type=pdf"
        }, 
        {
            "ArticleName": "Chenjie Yu , Peter Petrov, Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1837274.1837309", 
            "DOIname": "10.1145/1837274.1837309", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1837309"
        }, 
        {
            "ArticleName": "Miao Zhou , Yu Du , Bruce Childers , Rami Melhem , Daniel Moss\u00e9, Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2086696.2086732", 
            "DOIname": "10.1145/2086696.2086732", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2086732"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "University of Texas at Austin", 
            "Name": "Yashwant Marathe"
        }, 
        {
            "Affiliation": "Texas Instruments", 
            "Name": "Nagendra Gulur"
        }, 
        {
            "Affiliation": "University of Texas at Austin", 
            "Name": "Jee Ho Ryoo"
        }, 
        {
            "Affiliation": "University of Texas at Austin", 
            "Name": "Shuang Song"
        }, 
        {
            "Affiliation": "University of Texas at Austin", 
            "Name": "Lizy K. John"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3124549&preflayout=flat"
}