// This is a Verilog code snippet for a simple 4-bit counter, using an always block for sequential logic

module counter(
    input clk, // clock signal
    input rst, // reset signal
    output reg [3:0] count // 4-bit output count
);

always @(posedge clk or posedge rst) begin
    if (rst) begin // reset condition
        count <= 4'b0000;
    end else begin // increment count when clock signal is positive edge
        count <= count + 1;
    end
end

endmodule