{
    "BENCHMARKS": {
        "b01": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b01/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b02": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b02/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b03": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b03/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b04": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b05": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b06": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b06/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b07": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b07/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b08": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b08/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b09": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b09/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b10": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b10/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b11": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b12": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b13": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b14": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b15": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b17": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b18": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b19": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}