Created: April-09-2024

Here along with Selector S we also have Enable E

![[2x1 MUX excalexcalidraw]]
## Enable

0 is disable for 2x1 MUX

1 is enable for 2x1 MUX

| E   | S   | Y     |
| --- | --- | ----- |
| 0   | x   | 0     |
| 1   | 0   | $I_o$ |
| 1   | 1   | $I_1$ |
We have,

Y = E.$\overline S$.$I_o$ + E.S.$I_1$

$\implies$ Y = E.($\overline S$.$I_o$ + S.$I_1$)
## Logic Gate



# Related Notes

1. [[Digital Electronics]]
2. [[Multiplexer (MUX)]]
# References

1. 