{"vcs1":{"timestamp_begin":1685118693.956556385, "rt":1.28, "ut":0.30, "st":0.19}}
{"vcselab":{"timestamp_begin":1685118695.304323849, "rt":0.99, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1685118696.347373062, "rt":0.58, "ut":0.27, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118693.497956346}
{"VCS_COMP_START_TIME": 1685118693.497956346}
{"VCS_COMP_END_TIME": 1685118698.300799779}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349124}}
{"stitch_vcselab": {"peak_mem": 230452}}
