{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 14:29:39 2021 " "Info: Processing started: Wed Mar 10 14:29:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_test_1 -c Verilog_test_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_test_1 -c Verilog_test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "silly.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file silly.v" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Info: Found entity 1: sillyfunction" {  } { { "silly.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/silly.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"sillyfunction\";  expecting \";\", or \",\" sillyfunction_test.v(5) " "Error (10170): Verilog HDL syntax error at sillyfunction_test.v(5) near text \"sillyfunction\";  expecting \";\", or \",\"" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "b sillyfunction_test.v(5) " "Error (10149): Verilog HDL Declaration error at sillyfunction_test.v(5): identifier \"b\" is already declared in the present scope" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c sillyfunction_test.v(5) " "Error (10149): Verilog HDL Declaration error at sillyfunction_test.v(5): identifier \"c\" is already declared in the present scope" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "y sillyfunction_test.v(5) " "Error (10149): Verilog HDL Declaration error at sillyfunction_test.v(5): identifier \"y\" is already declared in the present scope" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\", or \",\" sillyfunction_test.v(5) " "Error (10170): Verilog HDL syntax error at sillyfunction_test.v(5) near text \")\";  expecting \";\", or \",\"" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sillyfunction_test sillyfunction_test.v(2) " "Error (10112): Ignored design unit \"sillyfunction_test\" at sillyfunction_test.v(2) due to previous errors" {  } { { "sillyfunction_test.v" "" { Text "E:/Dmitry/Harris_harris/testbanch_Verilog/sillyfunction_test.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_test.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file sillyfunction_test.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 10 14:29:42 2021 " "Error: Processing ended: Wed Mar 10 14:29:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
