
SPI_Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001c8  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000021c  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000024c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000098  00000000  00000000  00000288  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000ad4  00000000  00000000  00000320  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007a8  00000000  00000000  00000df4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006fc  00000000  00000000  0000159c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000f0  00000000  00000000  00001c98  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000486  00000000  00000000  00001d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000916  00000000  00000000  0000220e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  00002b24  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 9f 00 	call	0x13e	; 0x13e <main>
  64:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <mdio_pinStatus>:

/*This function is responsible for setting pin or pins for a dedicated port*/
void mdio_pinStatus(u8_t port, u8_t pin, u8_t pin_status) /*pin: PIN0, PIN2 | PIN3, PIN1 | PIN5 | PIN4 | PIN3*/ /*0b00111010*/
{
	/*Switching over DIO ports*/
	switch(port)
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	f9 f0       	breq	.+62     	; 0xae <mdio_pinStatus+0x42>
  70:	30 f0       	brcs	.+12     	; 0x7e <mdio_pinStatus+0x12>
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	a1 f1       	breq	.+104    	; 0xde <mdio_pinStatus+0x72>
  76:	83 30       	cpi	r24, 0x03	; 3
  78:	09 f4       	brne	.+2      	; 0x7c <mdio_pinStatus+0x10>
  7a:	49 c0       	rjmp	.+146    	; 0x10e <mdio_pinStatus+0xa2>
  7c:	08 95       	ret
	{
		/*In case of PORTA*/
		case PORTA:
			/*Switching over pin status*/
			switch(pin_status)
  7e:	41 30       	cpi	r20, 0x01	; 1
  80:	41 f0       	breq	.+16     	; 0x92 <mdio_pinStatus+0x26>
  82:	18 f0       	brcs	.+6      	; 0x8a <mdio_pinStatus+0x1e>
  84:	42 30       	cpi	r20, 0x02	; 2
  86:	51 f0       	breq	.+20     	; 0x9c <mdio_pinStatus+0x30>
  88:	08 95       	ret
			{
				/*In case of output status*/
				case OUTPUT:
					/*Setting dedicated pins in DDR register*/
					MDIO_DDRA |= pin; /*DDRA = 0b01000010, 0b01111010*/
  8a:	8a b3       	in	r24, 0x1a	; 26
  8c:	68 2b       	or	r22, r24
  8e:	6a bb       	out	0x1a, r22	; 26
					//SET_BIT(DDRA, pin);
					break;
  90:	08 95       	ret
					
				/*In case of input status*/
				case INPUT_FLOAT:
				/*Clearing dedicated pins in DDR register*/
					MDIO_DDRA &= ~pin; /*DDRA = 0b11111111*/
  92:	8a b3       	in	r24, 0x1a	; 26
  94:	60 95       	com	r22
  96:	68 23       	and	r22, r24
  98:	6a bb       	out	0x1a, r22	; 26
					break;
  9a:	08 95       	ret
					
				/*In case of input pull-up status*/
				case INPUT_PULLUP:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRA &= ~pin;
  9c:	8a b3       	in	r24, 0x1a	; 26
  9e:	96 2f       	mov	r25, r22
  a0:	90 95       	com	r25
  a2:	89 23       	and	r24, r25
  a4:	8a bb       	out	0x1a, r24	; 26
					/*Setting dedicated pins in DDR register*/
					MDIO_PORTA |= pin;
  a6:	8b b3       	in	r24, 0x1b	; 27
  a8:	68 2b       	or	r22, r24
  aa:	6b bb       	out	0x1b, r22	; 27
					break;
  ac:	08 95       	ret
			break;
			
		/*In case of PORTB*/
		case PORTB:
			/*Switching over pin status*/
			switch(pin_status)
  ae:	41 30       	cpi	r20, 0x01	; 1
  b0:	41 f0       	breq	.+16     	; 0xc2 <mdio_pinStatus+0x56>
  b2:	18 f0       	brcs	.+6      	; 0xba <mdio_pinStatus+0x4e>
  b4:	42 30       	cpi	r20, 0x02	; 2
  b6:	51 f0       	breq	.+20     	; 0xcc <mdio_pinStatus+0x60>
  b8:	08 95       	ret
			{
				/*In case of output status*/
				case OUTPUT:
					/*Setting dedicated pins in DDR register*/
					MDIO_DDRB |= pin; /*DDRA = 0b01000010, 0b01111010*/
  ba:	87 b3       	in	r24, 0x17	; 23
  bc:	68 2b       	or	r22, r24
  be:	67 bb       	out	0x17, r22	; 23
					//SET_BIT(DDRA, pin);
					break;
  c0:	08 95       	ret
					
				/*In case of input status*/
				case INPUT_FLOAT:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRB &= ~pin; /*DDRA = 0b11111111*/
  c2:	87 b3       	in	r24, 0x17	; 23
  c4:	60 95       	com	r22
  c6:	68 23       	and	r22, r24
  c8:	67 bb       	out	0x17, r22	; 23
					break;
  ca:	08 95       	ret
					
				/*In case of input pull-up status*/
				case INPUT_PULLUP:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRB &= ~pin;
  cc:	87 b3       	in	r24, 0x17	; 23
  ce:	96 2f       	mov	r25, r22
  d0:	90 95       	com	r25
  d2:	89 23       	and	r24, r25
  d4:	87 bb       	out	0x17, r24	; 23
					/*Setting dedicated pins in DDR register*/
					MDIO_PORTB |= pin;
  d6:	88 b3       	in	r24, 0x18	; 24
  d8:	68 2b       	or	r22, r24
  da:	68 bb       	out	0x18, r22	; 24
					break;
  dc:	08 95       	ret
			break;
			
		/*In case of PORTC*/
		case PORTC:
			/*Switching over pin status*/
			switch(pin_status)
  de:	41 30       	cpi	r20, 0x01	; 1
  e0:	41 f0       	breq	.+16     	; 0xf2 <mdio_pinStatus+0x86>
  e2:	18 f0       	brcs	.+6      	; 0xea <mdio_pinStatus+0x7e>
  e4:	42 30       	cpi	r20, 0x02	; 2
  e6:	51 f0       	breq	.+20     	; 0xfc <mdio_pinStatus+0x90>
  e8:	08 95       	ret
			{
				/*In case of output status*/
				case OUTPUT:
					/*Setting dedicated pins in DDR register*/
					MDIO_DDRC |= pin; /*DDRA = 0b01000010, 0b01111010*/
  ea:	84 b3       	in	r24, 0x14	; 20
  ec:	68 2b       	or	r22, r24
  ee:	64 bb       	out	0x14, r22	; 20
					//SET_BIT(DDRA, pin);
					break;
  f0:	08 95       	ret
					
				/*In case of input status*/
				case INPUT_FLOAT:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRC &= ~pin; /*DDRA = 0b11111111*/
  f2:	84 b3       	in	r24, 0x14	; 20
  f4:	60 95       	com	r22
  f6:	68 23       	and	r22, r24
  f8:	64 bb       	out	0x14, r22	; 20
					break;
  fa:	08 95       	ret
					
				/*In case of input pull-up status*/
				case INPUT_PULLUP:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRC &= ~pin;
  fc:	84 b3       	in	r24, 0x14	; 20
  fe:	96 2f       	mov	r25, r22
 100:	90 95       	com	r25
 102:	89 23       	and	r24, r25
 104:	84 bb       	out	0x14, r24	; 20
					/*Setting dedicated pins in DDR register*/
					MDIO_PORTC |= pin;
 106:	85 b3       	in	r24, 0x15	; 21
 108:	68 2b       	or	r22, r24
 10a:	65 bb       	out	0x15, r22	; 21
					break;
 10c:	08 95       	ret
			break;
			
		/*In case of PORTD*/
		case PORTD:
			/*Switching over pin status*/
			switch(pin_status)
 10e:	41 30       	cpi	r20, 0x01	; 1
 110:	41 f0       	breq	.+16     	; 0x122 <mdio_pinStatus+0xb6>
 112:	18 f0       	brcs	.+6      	; 0x11a <mdio_pinStatus+0xae>
 114:	42 30       	cpi	r20, 0x02	; 2
 116:	51 f0       	breq	.+20     	; 0x12c <mdio_pinStatus+0xc0>
 118:	08 95       	ret
			{
				/*In case of output status*/
				case OUTPUT:
					/*Setting dedicated pins in DDR register*/
					MDIO_DDRD |= pin; /*DDRA = 0b01000010, 0b01111010*/
 11a:	81 b3       	in	r24, 0x11	; 17
 11c:	68 2b       	or	r22, r24
 11e:	61 bb       	out	0x11, r22	; 17
					//SET_BIT(DDRA, pin);
					break;
 120:	08 95       	ret
					
				/*In case of input status*/
				case INPUT_FLOAT:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRD &= ~pin; /*DDRA = 0b11111111*/
 122:	81 b3       	in	r24, 0x11	; 17
 124:	60 95       	com	r22
 126:	68 23       	and	r22, r24
 128:	61 bb       	out	0x11, r22	; 17
					break;
 12a:	08 95       	ret
					
				/*In case of input pull-up status*/
				case INPUT_PULLUP:
					/*Clearing dedicated pins in DDR register*/
					MDIO_DDRD &= ~pin;
 12c:	81 b3       	in	r24, 0x11	; 17
 12e:	96 2f       	mov	r25, r22
 130:	90 95       	com	r25
 132:	89 23       	and	r24, r25
 134:	81 bb       	out	0x11, r24	; 17
					/*Setting dedicated pins in DDR register*/
					MDIO_PORTD |= pin;
 136:	82 b3       	in	r24, 0x12	; 18
 138:	68 2b       	or	r22, r24
 13a:	62 bb       	out	0x12, r22	; 18
 13c:	08 95       	ret

0000013e <main>:


int main(void)
{
	u8_t x = 0;
	mdio_pinStatus(PORTB, PIN4, OUTPUT);
 13e:	40 e0       	ldi	r20, 0x00	; 0
 140:	60 e1       	ldi	r22, 0x10	; 16
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	0e 94 36 00 	call	0x6c	; 0x6c <mdio_pinStatus>
	mdio_pinStatus(PORTB, PIN5, OUTPUT);
 148:	40 e0       	ldi	r20, 0x00	; 0
 14a:	60 e2       	ldi	r22, 0x20	; 32
 14c:	81 e0       	ldi	r24, 0x01	; 1
 14e:	0e 94 36 00 	call	0x6c	; 0x6c <mdio_pinStatus>
	mdio_pinStatus(PORTB, PIN6, INPUT_FLOAT);
 152:	41 e0       	ldi	r20, 0x01	; 1
 154:	60 e4       	ldi	r22, 0x40	; 64
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	0e 94 36 00 	call	0x6c	; 0x6c <mdio_pinStatus>
	mdio_pinStatus(PORTB, PIN7, OUTPUT);
 15c:	40 e0       	ldi	r20, 0x00	; 0
 15e:	60 e8       	ldi	r22, 0x80	; 128
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	0e 94 36 00 	call	0x6c	; 0x6c <mdio_pinStatus>

	mspi_init(MSPI_SAMPLE_R_SETUP_F, MSPI_PRE_32);
 166:	64 e0       	ldi	r22, 0x04	; 4
 168:	80 e0       	ldi	r24, 0x00	; 0
 16a:	0e 94 c4 00 	call	0x188	; 0x188 <mspi_init>

    /* Replace with your application code */
    while (1) 
    {
		x = 'n';
		mspi_sendRecvByte(x);
 16e:	8e e6       	ldi	r24, 0x6E	; 110
 170:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <mspi_sendRecvByte>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 174:	2f ef       	ldi	r18, 0xFF	; 255
 176:	83 ed       	ldi	r24, 0xD3	; 211
 178:	90 e3       	ldi	r25, 0x30	; 48
 17a:	21 50       	subi	r18, 0x01	; 1
 17c:	80 40       	sbci	r24, 0x00	; 0
 17e:	90 40       	sbci	r25, 0x00	; 0
 180:	e1 f7       	brne	.-8      	; 0x17a <main+0x3c>
 182:	00 c0       	rjmp	.+0      	; 0x184 <main+0x46>
 184:	00 00       	nop
 186:	f3 cf       	rjmp	.-26     	; 0x16e <main+0x30>

00000188 <mspi_init>:
	{
		/*Do nothing*/
	}
	
	/*Set SPI clock*/
	MSPI_SPCR |= (clk_prescaler / 2);
 188:	24 e0       	ldi	r18, 0x04	; 4
 18a:	82 9f       	mul	r24, r18
 18c:	c0 01       	movw	r24, r0
 18e:	11 24       	eor	r1, r1
 190:	80 61       	ori	r24, 0x10	; 16
 192:	8d b9       	out	0x0d, r24	; 13
 194:	60 ff       	sbrs	r22, 0
 196:	70 9a       	sbi	0x0e, 0	; 14
 198:	8d b1       	in	r24, 0x0d	; 13
 19a:	66 95       	lsr	r22
 19c:	68 2b       	or	r22, r24
 19e:	6d b9       	out	0x0d, r22	; 13
 1a0:	08 95       	ret

000001a2 <mspi_sendRecvByte>:
{
	/*Variable used in timing out operations*/
	u16_t timeout_var = 0;
	
	/*Enable SPI peripheral*/
	SET_BIT(MSPI_SPCR, 6);
 1a2:	6e 9a       	sbi	0x0d, 6	; 13
	
	/*Send master data*/
	MSPI_SPDR = data;
 1a4:	8f b9       	out	0x0f, r24	; 15
	
	/*Wait until data is transmitted or timeout in 10ms*/
	while( (GET_BIT(MSPI_SPSR, 7) == 0) && timeout_var < 10000)
 1a6:	77 99       	sbic	0x0e, 7	; 14
 1a8:	0a c0       	rjmp	.+20     	; 0x1be <mspi_sendRecvByte+0x1c>
 1aa:	80 e1       	ldi	r24, 0x10	; 16
 1ac:	97 e2       	ldi	r25, 0x27	; 39
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ae:	25 e0       	ldi	r18, 0x05	; 5
 1b0:	2a 95       	dec	r18
 1b2:	f1 f7       	brne	.-4      	; 0x1b0 <mspi_sendRecvByte+0xe>
 1b4:	00 00       	nop
 1b6:	77 99       	sbic	0x0e, 7	; 14
 1b8:	02 c0       	rjmp	.+4      	; 0x1be <mspi_sendRecvByte+0x1c>
 1ba:	01 97       	sbiw	r24, 0x01	; 1
 1bc:	c1 f7       	brne	.-16     	; 0x1ae <mspi_sendRecvByte+0xc>
		/*Delay for 1us*/
		_delay_us(1);
	}
	
	/*Disable SPI peripheral*/
	CLEAR_BIT(MSPI_SPCR, 6);
 1be:	6e 98       	cbi	0x0d, 6	; 13
	
	/*Return SPI slave data*/
	return MSPI_SPDR;
 1c0:	8f b1       	in	r24, 0x0f	; 15
}
 1c2:	08 95       	ret

000001c4 <_exit>:
 1c4:	f8 94       	cli

000001c6 <__stop_program>:
 1c6:	ff cf       	rjmp	.-2      	; 0x1c6 <__stop_program>
