<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDRAR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDRAR, Debug ROM Address Register</h1><p>The DBGDRAR characteristics are:</p><h2>Purpose</h2>
          <p>Defines the base physical address of a 4KB-aligned memory-mapped debug component, usually a ROM table that locates and describes the memory-mapped debug components in the system. ARMv8 deprecates any use of this register.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register DBGDRAR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mdrar_el1.html">MDRAR_EL1</a>.
          </p>
          <p>If EL1 cannot use AArch32 then the implementation of this register is <span class="arm-defined-word">OPTIONAL</span> and deprecated.</p>
        <h2>Attributes</h2>
          <p>DBGDRAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, bits [31:0] are read.</p>
        <h2>Field descriptions</h2><p>The DBGDRAR bit assignments are:</p><h3>When accessing as a 32-bit register:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#accessingasa32-bitregister_ROMADDR[31:12]">ROMADDR[31:12]</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#accessingasa32-bitregister_Valid">Valid</a></td></tr></tbody></table><h4 id="accessingasa32-bitregister_ROMADDR[31:12]">ROMADDR[31:12], bits [31:12]
                  </h4>
              <p>Bits[31:12] of the ROM table physical address. Bits [11:0] of the address are zero.</p>
            
              <p>In an implementation that includes EL3, ROMADDR is an address in Non-secure memory. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the ROM table is also accessible in Secure memory.</p>
            <h4 id="accessingasa32-bitregister_0">
                Bits [11:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingasa32-bitregister_Valid">Valid, bits [1:0]
                  </h4>
              <p>This field indicates whether the ROM Table address is valid. The permitted values of this field are:</p>
            <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>ROM Table address is not valid. Software must ignore ROMADDR.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>ROM Table address is valid.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            <h3>When accessing as a 64-bit register:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#accessingasa64-bitregister_ROMADDR[47:12]">ROMADDR[47:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#accessingasa64-bitregister_ROMADDR[47:12]">ROMADDR[47:12]</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#accessingasa64-bitregister_Valid">Valid</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="accessingasa64-bitregister_0">
                Bits [63:48]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingasa64-bitregister_ROMADDR[47:12]">ROMADDR[47:12], bits [47:12]
                  </h4>
              <p>Bits[47:12] of the ROM table physical address.</p>
            
              <p>If the physical address size in bits (PAsize) is less than 48 then the register bits corresponding to ROMADDR [47:PAsize] are <span class="arm-defined-word">RES0</span>.</p>
            
              <p>Bits [11:0] of the ROM table physical address are zero.</p>
            
              <p>ARM strongly recommends that bits ROMADDR[(PAsize-1):32] are zero in any system that supports AArch32 at the highest implemented Exception level.</p>
            
              <p>In an implementation that includes EL3, ROMADDR is an address in Non-secure memory. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the ROM table is also accessible in Secure memory.</p>
            <h4 id="accessingasa64-bitregister_0">
                Bits [11:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingasa64-bitregister_Valid">Valid, bits [1:0]
                  </h4>
              <p>This field indicates whether the ROM Table address is valid. The permitted values of this field are:</p>
            <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>ROM Table address is not valid. Software must ignore ROMADDR.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>ROM Table address is valid.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            <div class="access_mechanisms"><h2>Accessing the DBGDRAR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c1, c0, 0</td><td>000</td><td>000</td><td>0001</td><td>1110</td><td>0000</td></tr></table><ul></ul></div><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRRC with the following syntax:</p><p class="asm-code">MRRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, 
                &lt;Rt2&gt;, c1</td><td>0000</td><td>1110</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RO</td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RO</td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.</p></li><li><p>If <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.TDCC==1, read accesses to this register from EL0 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDRA==1, Non-secure read accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
