{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 18:53:44 2013 " "Info: Processing started: Mon Dec 16 18:53:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controller -c Controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RegDst\$latch " "Warning: Node \"RegDst\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Branch\$latch " "Warning: Node \"Branch\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemRead\$latch " "Warning: Node \"MemRead\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemWrite\$latch " "Warning: Node \"MemWrite\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUSrc\$latch " "Warning: Node \"ALUSrc\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\$latch " "Warning: Node \"RegWrite\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Jump\$latch " "Warning: Node \"Jump\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "JumpReg\$latch " "Warning: Node \"JumpReg\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[0\]\$latch " "Warning: Node \"ALUOp\[0\]\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[1\]\$latch " "Warning: Node \"ALUOp\[1\]\$latch\" is a latch" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[3\] " "Info: Assuming node \"opCode\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[2\] " "Info: Assuming node \"opCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[1\] " "Info: Assuming node \"opCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[0\] " "Info: Assuming node \"opCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux11~0 " "Info: Detected gated clock \"Mux11~0\" as buffer" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALUSrc\$latch opCode\[0\] opCode\[3\] 6.200 ns register " "Info: tsu for register \"ALUSrc\$latch\" (data pin = \"opCode\[0\]\", clock pin = \"opCode\[3\]\") is 6.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest pin register " "Info: + Longest pin to register delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_90 9 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 9; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 11.900 ns Mux6~5 2 COMB LC4_G47 1 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC4_G47; Fanout = 1; COMB Node = 'Mux6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opCode[0] Mux6~5 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.100 ns ALUSrc\$latch 3 REG LC3_G47 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.100 ns; Loc. = LC3_G47; Fanout = 1; REG Node = 'ALUSrc\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux6~5 ALUSrc$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 54.97 % ) " "Info: Total cell delay = 8.300 ns ( 54.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 45.03 % ) " "Info: Total interconnect delay = 6.800 ns ( 45.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { opCode[0] Mux6~5 ALUSrc$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { opCode[0] {} opCode[0]~out {} Mux6~5 {} ALUSrc$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.600 ns + " "Info: + Micro setup delay of destination is 5.600 ns" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] destination 14.500 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[3\]\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[3\] 1 CLK PIN_210 9 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 9; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.400 ns) 11.600 ns Mux11~0 2 COMB LC1_G47 11 " "Info: 2: + IC(6.300 ns) + CELL(2.400 ns) = 11.600 ns; Loc. = LC1_G47; Fanout = 11; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { opCode[3] Mux11~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.500 ns ALUSrc\$latch 3 REG LC3_G47 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 14.500 ns; Loc. = LC3_G47; Fanout = 1; REG Node = 'ALUSrc\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux11~0 ALUSrc$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 53.10 % ) " "Info: Total cell delay = 7.700 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 46.90 % ) " "Info: Total interconnect delay = 6.800 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { opCode[3] Mux11~0 ALUSrc$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { opCode[3] {} opCode[3]~out {} Mux11~0 {} ALUSrc$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { opCode[0] Mux6~5 ALUSrc$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { opCode[0] {} opCode[0]~out {} Mux6~5 {} ALUSrc$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { opCode[3] Mux11~0 ALUSrc$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { opCode[3] {} opCode[3]~out {} Mux11~0 {} ALUSrc$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "opCode\[2\] MemtoReg MemRead\$latch 30.700 ns register " "Info: tco from clock \"opCode\[2\]\" to destination pin \"MemtoReg\" through register \"MemRead\$latch\" is 30.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] source 20.100 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[2\]\" to source register is 20.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[2\] 1 CLK PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 8; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 11.900 ns Mux11~0 2 COMB LC1_G47 11 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC1_G47; Fanout = 11; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opCode[2] Mux11~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 20.100 ns MemRead\$latch 3 REG LC5_B33 2 " "Info: 3: + IC(5.800 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC5_B33; Fanout = 2; REG Node = 'MemRead\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Mux11~0 MemRead$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 39.80 % ) " "Info: Total cell delay = 8.000 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 60.20 % ) " "Info: Total interconnect delay = 12.100 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { opCode[2] Mux11~0 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { opCode[2] {} opCode[2]~out {} Mux11~0 {} MemRead$latch {} } { 0.000ns 0.000ns 6.300ns 5.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.600 ns + Longest register pin " "Info: + Longest register to pin delay is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemRead\$latch 1 REG LC5_B33 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B33; Fanout = 2; REG Node = 'MemRead\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemRead$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns MemRead\$latch~2 2 COMB LC7_B33 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC7_B33; Fanout = 1; COMB Node = 'MemRead\$latch~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { MemRead$latch MemRead$latch~2 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 10.600 ns MemtoReg 3 PIN PIN_17 0 " "Info: 3: + IC(2.400 ns) + CELL(5.000 ns) = 10.600 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'MemtoReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { MemRead$latch~2 MemtoReg } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 72.64 % ) " "Info: Total cell delay = 7.700 ns ( 72.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 27.36 % ) " "Info: Total interconnect delay = 2.900 ns ( 27.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { MemRead$latch MemRead$latch~2 MemtoReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { MemRead$latch {} MemRead$latch~2 {} MemtoReg {} } { 0.000ns 0.500ns 2.400ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { opCode[2] Mux11~0 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { opCode[2] {} opCode[2]~out {} Mux11~0 {} MemRead$latch {} } { 0.000ns 0.000ns 6.300ns 5.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { MemRead$latch MemRead$latch~2 MemtoReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { MemRead$latch {} MemRead$latch~2 {} MemtoReg {} } { 0.000ns 0.500ns 2.400ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "opCode\[2\] MemtoReg 27.500 ns Longest " "Info: Longest tpd from source pin \"opCode\[2\]\" to destination pin \"MemtoReg\" is 27.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[2\] 1 CLK PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 8; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 11.900 ns Mux11~0 2 COMB LC1_G47 11 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC1_G47; Fanout = 11; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opCode[2] Mux11~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 20.100 ns MemRead\$latch~2 3 COMB LC7_B33 1 " "Info: 3: + IC(5.800 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC7_B33; Fanout = 1; COMB Node = 'MemRead\$latch~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Mux11~0 MemRead$latch~2 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 27.500 ns MemtoReg 4 PIN PIN_17 0 " "Info: 4: + IC(2.400 ns) + CELL(5.000 ns) = 27.500 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'MemtoReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { MemRead$latch~2 MemtoReg } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.000 ns ( 47.27 % ) " "Info: Total cell delay = 13.000 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.500 ns ( 52.73 % ) " "Info: Total interconnect delay = 14.500 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.500 ns" { opCode[2] Mux11~0 MemRead$latch~2 MemtoReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.500 ns" { opCode[2] {} opCode[2]~out {} Mux11~0 {} MemRead$latch~2 {} MemtoReg {} } { 0.000ns 0.000ns 6.300ns 5.800ns 2.400ns } { 0.000ns 2.900ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MemRead\$latch opCode\[0\] opCode\[2\] 4.600 ns register " "Info: th for register \"MemRead\$latch\" (data pin = \"opCode\[0\]\", clock pin = \"opCode\[2\]\") is 4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] destination 20.100 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[2\]\" to destination register is 20.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[2\] 1 CLK PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 8; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 11.900 ns Mux11~0 2 COMB LC1_G47 11 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC1_G47; Fanout = 11; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { opCode[2] Mux11~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 20.100 ns MemRead\$latch 3 REG LC5_B33 2 " "Info: 3: + IC(5.800 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC5_B33; Fanout = 2; REG Node = 'MemRead\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Mux11~0 MemRead$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 39.80 % ) " "Info: Total cell delay = 8.000 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 60.20 % ) " "Info: Total interconnect delay = 12.100 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { opCode[2] Mux11~0 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { opCode[2] {} opCode[2]~out {} Mux11~0 {} MemRead$latch {} } { 0.000ns 0.000ns 6.300ns 5.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_90 9 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 9; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 12.300 ns Mux8~5 2 COMB LC2_B33 2 " "Info: 2: + IC(7.000 ns) + CELL(2.400 ns) = 12.300 ns; Loc. = LC2_B33; Fanout = 2; COMB Node = 'Mux8~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { opCode[0] Mux8~5 } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.500 ns MemRead\$latch 3 REG LC5_B33 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.500 ns; Loc. = LC5_B33; Fanout = 2; REG Node = 'MemRead\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux8~5 MemRead$latch } "NODE_NAME" } } { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 51.61 % ) " "Info: Total cell delay = 8.000 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 48.39 % ) " "Info: Total interconnect delay = 7.500 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { opCode[0] Mux8~5 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { opCode[0] {} opCode[0]~out {} Mux8~5 {} MemRead$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { opCode[2] Mux11~0 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { opCode[2] {} opCode[2]~out {} Mux11~0 {} MemRead$latch {} } { 0.000ns 0.000ns 6.300ns 5.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { opCode[0] Mux8~5 MemRead$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { opCode[0] {} opCode[0]~out {} Mux8~5 {} MemRead$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 18:53:45 2013 " "Info: Processing ended: Mon Dec 16 18:53:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
