* ******************************************************************************

* iCEcube Pin Table

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 7 2022 10:06:06

* Purpose:            Detailed IO and package pin info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Device, iCE40LP1K
Package, QN84

Pin Number, Pin Type Name, Signal Name, Direction, Global Buffer, IO Standard, Pull Up, IO Function, IO Bank, 
---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, 
A1, PIO, V1P8A_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A2, PIO, V33DSW_OK, Input, , SB_LVCMOS, Pull Up, Simple Input, leftBank
A3, PIO, V33S_ENn, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A4, PIO, VCCST_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A5, PIO, V33A_ENn, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A6, GND, not used, , , , , , UnknownBank
A7, VCC, not used, , , , , , UnknownBank
A8, PIO_GBIN, SPI_FP_IO3,  , , SB_LVCMOS, No Pull Up, , leftBank
A9, PIO_GBIN, SPI_FP_IO2,  , , SB_LVCMOS, No Pull Up, , leftBank
A10, PIO, V5A_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A11, PIO, SUSACK_N,  , , SB_LVCMOS, No Pull Up, , leftBank
A12, PIO, PCH_PWROK, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
A13, PIO, CPU_C10_GATE_N,  , , SB_LVCMOS, No Pull Up, , bottomBank
A14, PIO_GBIN, VCCST_PWRGD, Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
A15, VCC, not used, , , , , , UnknownBank
A16, PIO, FPGA_SLP_WLAN_N,  , , SB_LVCMOS, No Pull Up, , bottomBank
A17, VCCIO_2, not used, , , , , , bottomBank
A18, GND, not used, , , , , , UnknownBank
A19, PIO, GPIO_FPGA_SoC_1, Input, , SB_LVCMOS, No Pull Up, Simple Input, bottomBank
A20, PIO, not used, , , , , , bottomBank
A21, CRESET_B, not used, , , , , , bottomBank
A22, SPI_SI, not used, , , , , , bottomBank
A23, SPI_SCK, not used, , , , , , bottomBank
A24, VDDIO_SPI, not used, , , , , , bottomBank
A25, PIO, GPIO_FPGA_SoC_4, Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
A26, PIO, VCCINAUX_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
A27, PIO, VCCIN_VR_PE, Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
A28, VCC, not used, , , , , , UnknownBank
A29, PIO_GBIN, not used, , , , , , rightBank
A30, GND, not used, , , , , , UnknownBank
A31, PIO, VCCIN_VR_PROCHOT_FPGA,  , , SB_LVCMOS, No Pull Up, , rightBank
A32, PIO, VR_PROCHOT_FPGA_OUT_N,  , , SB_LVCMOS, No Pull Up, , rightBank
A33, PIO, VPP_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
A34, PIO, V33S_OK, Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
A35, PIO, V33A_OK, Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
A36, VPP_PUMP, not used, , , , , , UnknownBank
A37, VPP_DIRECT, not used, , , , , , UnknownBank
A38, PIO, SLP_S3n, Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
A39, PIO, PWRBTNn,  , , SB_LVCMOS, No Pull Up, , topBank
A40, PIO, SLP_SUSn, Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
A41, PIO, SLP_S5n,  , , SB_LVCMOS, No Pull Up, , topBank
A42, VCCIO_0, not used, , , , , , topBank
A43, PIO_GBIN, V12_MAIN_MON,  , , SB_LVCMOS, No Pull Up, , topBank
A44, PIO, GPIO_FPGA_EXP_1,  , , SB_LVCMOS, No Pull Up, , topBank
A45, PIO, GPIO_FPGA_EXP_2,  , , SB_LVCMOS, No Pull Up, , topBank
A46, PIO, SLP_S0n, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
A47, PIO, SOC_SPKR,  , , SB_LVCMOS, No Pull Up, , topBank
A48, PIO, VDDQ_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
B1, PIO, VPP_OK, Input, , SB_LVCMOS, Pull Up, Simple Input, leftBank
B2, PIO, V1P8A_OK, Input, , SB_LVCMOS, Pull Up, Simple Input, leftBank
B3, PIO, V5S_ENn, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
B4, PIO, DSW_PWROK, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
B5, PIO, VR_READY_VCCIN, Input, , SB_LVCMOS, No Pull Up, Simple Input, leftBank
B6, VCCIO_3, not used, , , , , , leftBank
B7, PIO, HDA_SDO_ATP, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
B8, PIO, V5A_OK, Input, , SB_LVCMOS, Pull Up, Simple Input, leftBank
B9, PIO, SUSWARN_N, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
B10, PIO, VCCST_OVERRIDE_3V3,  , , SB_LVCMOS, No Pull Up, , bottomBank
B11, PIO, PLTRSTn,  , , SB_LVCMOS, No Pull Up, , bottomBank
B12, PIO_GBIN, FPGA_OSC, Input, , SB_LVCMOS, No Pull Up, Simple Input, bottomBank
B13, PIO, GPIO_FPGA_SoC_3,  , , SB_LVCMOS, No Pull Up, , bottomBank
B14, PIO, GPIO_FPGA_SoC_2,  , , SB_LVCMOS, No Pull Up, , bottomBank
B15, PIO, not used, , , , , , bottomBank
B16, CDONE, not used, , , , , , bottomBank
B17, SPI_SO, not used, , , , , , bottomBank
B18, SPI_SS_B, not used, , , , , , bottomBank
B19, PIO, VCCST_CPU_OK, Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
B20, PIO, V5S_OK, Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
B21, PIO, VR_READY_VCCINAUX,  , , SB_LVCMOS, Pull Up, , rightBank
B22, PIO_GBIN, VCCINAUX_VR_PE, Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
B23, PIO, SATAXPCIE0_FPGA,  , , SB_LVCMOS, No Pull Up, , rightBank
B24, PIO, VCCINAUX_VR_PROCHOT_FPGA,  , , SB_LVCMOS, No Pull Up, , rightBank
B25, VCCIO_1, not used, , , , , , rightBank
B26, PIO, VDDQ_OK, Input, , SB_LVCMOS, Pull Up, Simple Input, rightBank
B27, PIO, SYS_PWROK, Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
B28, VCC, not used, , , , , , UnknownBank
B29, PIO, VCCIN_EN, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
B30, PIO, TPM_GPIO,  , , SB_LVCMOS, No Pull Up, , topBank
B31, PIO, SATAXPCIE1_FPGA,  , , SB_LVCMOS, No Pull Up, , topBank
B32, PIO_GBIN, not used, , , , , , topBank
B33, GND, not used, , , , , , UnknownBank
B34, PIO, SLP_S4n, Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
B35, PIO, RSMRSTn, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
B36, PIO, PWRBTN_LED, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
Total Number of Used Pins, 59
