vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw7_3/Waveform.vwf
source_file = 1, C:/verilogDesign/hw7_3/test.v
source_file = 1, C:/verilogDesign/hw7_3/db/test.cbx.xml
design_name = test
instance = comp, \Q[0]~output , Q[0]~output, test, 1
instance = comp, \Q[1]~output , Q[1]~output, test, 1
instance = comp, \Q[2]~output , Q[2]~output, test, 1
instance = comp, \Q[3]~output , Q[3]~output, test, 1
instance = comp, \Q[4]~output , Q[4]~output, test, 1
instance = comp, \Q[5]~output , Q[5]~output, test, 1
instance = comp, \Q[6]~output , Q[6]~output, test, 1
instance = comp, \CLK~input , CLK~input, test, 1
instance = comp, \DIN[0]~input , DIN[0]~input, test, 1
instance = comp, \RESET~input , RESET~input, test, 1
instance = comp, \Q[0]~reg0 , Q[0]~reg0, test, 1
instance = comp, \DIN[1]~input , DIN[1]~input, test, 1
instance = comp, \Q[1]~reg0 , Q[1]~reg0, test, 1
instance = comp, \Q[2]~reg0 , Q[2]~reg0, test, 1
instance = comp, \Q[3]~reg0 , Q[3]~reg0, test, 1
instance = comp, \Q[4]~reg0 , Q[4]~reg0, test, 1
instance = comp, \Q[5]~reg0 , Q[5]~reg0, test, 1
instance = comp, \Q[6]~reg0 , Q[6]~reg0, test, 1
