<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 14 21:14:25 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5169</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>835</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>55.120(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.858</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.542</td>
</tr>
<tr>
<td>2</td>
<td>25.915</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.485</td>
</tr>
<tr>
<td>3</td>
<td>25.972</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.428</td>
</tr>
<tr>
<td>4</td>
<td>26.376</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.024</td>
</tr>
<tr>
<td>5</td>
<td>26.613</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.787</td>
</tr>
<tr>
<td>6</td>
<td>26.839</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.561</td>
</tr>
<tr>
<td>7</td>
<td>27.323</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.077</td>
</tr>
<tr>
<td>8</td>
<td>27.349</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.051</td>
</tr>
<tr>
<td>9</td>
<td>27.493</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.907</td>
</tr>
<tr>
<td>10</td>
<td>27.617</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.783</td>
</tr>
<tr>
<td>11</td>
<td>27.761</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.639</td>
</tr>
<tr>
<td>12</td>
<td>27.788</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.612</td>
</tr>
<tr>
<td>13</td>
<td>28.005</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.395</td>
</tr>
<tr>
<td>14</td>
<td>28.016</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.384</td>
</tr>
<tr>
<td>15</td>
<td>28.123</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.277</td>
</tr>
<tr>
<td>16</td>
<td>28.202</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.198</td>
</tr>
<tr>
<td>17</td>
<td>28.233</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.167</td>
</tr>
<tr>
<td>18</td>
<td>28.328</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.072</td>
</tr>
<tr>
<td>19</td>
<td>28.355</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.045</td>
</tr>
<tr>
<td>20</td>
<td>28.461</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.939</td>
</tr>
<tr>
<td>21</td>
<td>28.462</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.938</td>
</tr>
<tr>
<td>22</td>
<td>28.511</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.889</td>
</tr>
<tr>
<td>23</td>
<td>28.793</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.607</td>
</tr>
<tr>
<td>24</td>
<td>28.813</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.587</td>
</tr>
<tr>
<td>25</td>
<td>28.843</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>14.557</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.405</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3330/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.673</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3327/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>3</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3323/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>4</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3325/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>5</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3326/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>6</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3328/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI2</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>7</td>
<td>0.882</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3147/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>8</td>
<td>0.895</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>9</td>
<td>0.906</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>10</td>
<td>0.924</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.924</td>
</tr>
<tr>
<td>11</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3324/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>12</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3329/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>13</td>
<td>0.986</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.986</td>
</tr>
<tr>
<td>14</td>
<td>0.993</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.993</td>
</tr>
<tr>
<td>15</td>
<td>1.098</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3146/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.098</td>
</tr>
<tr>
<td>16</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>17</td>
<td>1.125</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3331/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.125</td>
</tr>
<tr>
<td>18</td>
<td>1.141</td>
<td>ff_nrd1_ins3141/Q</td>
<td>ff_nrd2_ins3139/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.141</td>
</tr>
<tr>
<td>19</td>
<td>1.146</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3149/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.146</td>
</tr>
<tr>
<td>20</td>
<td>1.151</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.151</td>
</tr>
<tr>
<td>21</td>
<td>1.151</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.151</td>
</tr>
<tr>
<td>22</td>
<td>1.151</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.151</td>
</tr>
<tr>
<td>23</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
<tr>
<td>24</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
<tr>
<td>25</td>
<td>1.173</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.173</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins3138</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins3140</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3148</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins3438</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_a[5]_ins3459</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/reg_ram_mode0_ins3279</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[7]_ins3410</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[8]_ins3409</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/reg_scci_enable_ins3278</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.843</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/CIN</td>
</tr>
<tr>
<td>14.900</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/COUT</td>
</tr>
<tr>
<td>14.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/CIN</td>
</tr>
<tr>
<td>15.463</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/SUM</td>
</tr>
<tr>
<td>16.284</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/I0</td>
</tr>
<tr>
<td>17.329</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/COUT</td>
</tr>
<tr>
<td>17.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/CIN</td>
</tr>
<tr>
<td>17.892</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/SUM</td>
</tr>
<tr>
<td>18.713</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/I0</td>
</tr>
<tr>
<td>19.758</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/COUT</td>
</tr>
<tr>
<td>19.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/CIN</td>
</tr>
<tr>
<td>19.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/COUT</td>
</tr>
<tr>
<td>19.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins3747/CIN</td>
</tr>
<tr>
<td>19.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins3747/COUT</td>
</tr>
<tr>
<td>19.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins3748/CIN</td>
</tr>
<tr>
<td>20.435</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins3748/SUM</td>
</tr>
<tr>
<td>20.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3277</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.596, 43.301%; route: 9.488, 54.086%; tC2Q: 0.458, 2.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.843</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/CIN</td>
</tr>
<tr>
<td>14.900</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/COUT</td>
</tr>
<tr>
<td>14.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/CIN</td>
</tr>
<tr>
<td>15.463</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/SUM</td>
</tr>
<tr>
<td>16.284</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/I0</td>
</tr>
<tr>
<td>17.329</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/COUT</td>
</tr>
<tr>
<td>17.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/CIN</td>
</tr>
<tr>
<td>17.892</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/SUM</td>
</tr>
<tr>
<td>18.713</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/I0</td>
</tr>
<tr>
<td>19.758</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/COUT</td>
</tr>
<tr>
<td>19.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/CIN</td>
</tr>
<tr>
<td>19.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/COUT</td>
</tr>
<tr>
<td>19.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins3747/CIN</td>
</tr>
<tr>
<td>20.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins3747/SUM</td>
</tr>
<tr>
<td>20.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3270</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.539, 43.116%; route: 9.488, 54.262%; tC2Q: 0.458, 2.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.843</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/CIN</td>
</tr>
<tr>
<td>14.900</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/COUT</td>
</tr>
<tr>
<td>14.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/CIN</td>
</tr>
<tr>
<td>15.463</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins3723/SUM</td>
</tr>
<tr>
<td>16.284</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/I0</td>
</tr>
<tr>
<td>17.329</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/COUT</td>
</tr>
<tr>
<td>17.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/CIN</td>
</tr>
<tr>
<td>17.892</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins3735/SUM</td>
</tr>
<tr>
<td>18.713</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/I0</td>
</tr>
<tr>
<td>19.758</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/COUT</td>
</tr>
<tr>
<td>19.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/CIN</td>
</tr>
<tr>
<td>20.321</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins3746/SUM</td>
</tr>
<tr>
<td>20.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3271</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.482, 42.930%; route: 9.488, 54.440%; tC2Q: 0.458, 2.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.843</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/CIN</td>
</tr>
<tr>
<td>15.406</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins3722/SUM</td>
</tr>
<tr>
<td>15.896</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/I0</td>
</tr>
<tr>
<td>16.941</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/COUT</td>
</tr>
<tr>
<td>16.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/CIN</td>
</tr>
<tr>
<td>17.504</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O5_ins3734/SUM</td>
</tr>
<tr>
<td>18.309</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins3744/I0</td>
</tr>
<tr>
<td>19.354</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins3744/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/CIN</td>
</tr>
<tr>
<td>19.917</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins3745/SUM</td>
</tr>
<tr>
<td>19.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3272</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.425, 43.615%; route: 9.141, 53.693%; tC2Q: 0.458, 2.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.855</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/SUM</td>
</tr>
<tr>
<td>15.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins3732/I0</td>
</tr>
<tr>
<td>16.704</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins3732/COUT</td>
</tr>
<tr>
<td>16.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/CIN</td>
</tr>
<tr>
<td>17.267</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/SUM</td>
</tr>
<tr>
<td>18.072</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins3743/I0</td>
</tr>
<tr>
<td>19.117</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins3743/COUT</td>
</tr>
<tr>
<td>19.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins3744/CIN</td>
</tr>
<tr>
<td>19.680</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins3744/SUM</td>
</tr>
<tr>
<td>19.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3273</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.874, 40.946%; route: 9.455, 56.323%; tC2Q: 0.458, 2.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>16.070</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/I0</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/F</td>
</tr>
<tr>
<td>19.454</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins3170</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 28.337%; route: 11.410, 68.895%; tC2Q: 0.458, 2.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>16.070</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/I0</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/F</td>
</tr>
<tr>
<td>18.970</td>
<td>1.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins3221</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 29.191%; route: 10.925, 67.958%; tC2Q: 0.458, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>16.070</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/I0</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/F</td>
</tr>
<tr>
<td>18.944</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins3238</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 29.238%; route: 10.900, 67.907%; tC2Q: 0.458, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4215/F</td>
</tr>
<tr>
<td>14.293</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/I1</td>
</tr>
<tr>
<td>14.855</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins3721/SUM</td>
</tr>
<tr>
<td>15.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins3732/I0</td>
</tr>
<tr>
<td>16.704</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins3732/COUT</td>
</tr>
<tr>
<td>16.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/CIN</td>
</tr>
<tr>
<td>17.267</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins3733/SUM</td>
</tr>
<tr>
<td>18.072</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins3743/I0</td>
</tr>
<tr>
<td>18.800</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins3743/SUM</td>
</tr>
<tr>
<td>18.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3274</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.994, 37.679%; route: 9.455, 59.439%; tC2Q: 0.458, 2.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4211/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4211/F</td>
</tr>
<tr>
<td>12.979</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins3717/I1</td>
</tr>
<tr>
<td>13.529</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins3717/COUT</td>
</tr>
<tr>
<td>13.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins3718/CIN</td>
</tr>
<tr>
<td>14.092</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins3718/SUM</td>
</tr>
<tr>
<td>14.582</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins3729/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins3729/COUT</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins3730/CIN</td>
</tr>
<tr>
<td>15.684</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins3730/COUT</td>
</tr>
<tr>
<td>15.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins3731/CIN</td>
</tr>
<tr>
<td>16.247</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins3731/SUM</td>
</tr>
<tr>
<td>17.068</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins3741/I0</td>
</tr>
<tr>
<td>18.113</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins3741/COUT</td>
</tr>
<tr>
<td>18.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins3742/CIN</td>
</tr>
<tr>
<td>18.676</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins3742/SUM</td>
</tr>
<tr>
<td>18.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3275</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.075, 44.826%; route: 8.250, 52.270%; tC2Q: 0.458, 2.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.586</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/I0</td>
</tr>
<tr>
<td>16.685</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/F</td>
</tr>
<tr>
<td>18.532</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins3237</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.760, 30.437%; route: 10.421, 66.633%; tC2Q: 0.458, 2.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/F</td>
</tr>
<tr>
<td>18.504</td>
<td>2.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins3253</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 30.061%; route: 10.460, 67.003%; tC2Q: 0.458, 2.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>6.623</td>
<td>3.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/I2</td>
</tr>
<tr>
<td>7.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4416/F</td>
</tr>
<tr>
<td>9.908</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/I1</td>
</tr>
<tr>
<td>10.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4369/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4211/I0</td>
</tr>
<tr>
<td>12.560</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins4211/F</td>
</tr>
<tr>
<td>12.979</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins3717/I1</td>
</tr>
<tr>
<td>13.529</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins3717/COUT</td>
</tr>
<tr>
<td>13.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins3718/CIN</td>
</tr>
<tr>
<td>14.092</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins3718/SUM</td>
</tr>
<tr>
<td>14.582</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins3729/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins3729/COUT</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins3730/CIN</td>
</tr>
<tr>
<td>16.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins3730/SUM</td>
</tr>
<tr>
<td>16.680</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O0_ins3740/I0</td>
</tr>
<tr>
<td>17.725</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O0_ins3740/COUT</td>
</tr>
<tr>
<td>17.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins3741/CIN</td>
</tr>
<tr>
<td>18.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins3741/SUM</td>
</tr>
<tr>
<td>18.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3276</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.018, 45.585%; route: 7.919, 51.438%; tC2Q: 0.458, 2.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/I0</td>
</tr>
<tr>
<td>16.403</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/F</td>
</tr>
<tr>
<td>18.277</td>
<td>1.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[0]_ins3189</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.483, 29.141%; route: 10.442, 67.880%; tC2Q: 0.458, 2.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/F</td>
</tr>
<tr>
<td>18.170</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins3236</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 30.720%; route: 10.126, 66.280%; tC2Q: 0.458, 3.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>16.070</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/I0</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/F</td>
</tr>
<tr>
<td>18.091</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins3187</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 30.878%; route: 10.047, 66.106%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.586</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[1]_ins4128/I1</td>
</tr>
<tr>
<td>16.612</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[1]_ins4128/F</td>
</tr>
<tr>
<td>18.060</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins3239</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.687, 30.902%; route: 10.022, 66.077%; tC2Q: 0.458, 3.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/F</td>
</tr>
<tr>
<td>17.964</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins3219</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 31.138%; route: 9.920, 65.821%; tC2Q: 0.458, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>16.070</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/I0</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[2]_ins4127/F</td>
</tr>
<tr>
<td>17.938</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins3204</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 31.194%; route: 9.893, 65.760%; tC2Q: 0.458, 3.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/I0</td>
</tr>
<tr>
<td>16.383</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/F</td>
</tr>
<tr>
<td>17.832</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[0]_ins3240</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.463, 29.875%; route: 10.018, 67.057%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.586</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/I0</td>
</tr>
<tr>
<td>16.685</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/F</td>
</tr>
<tr>
<td>17.831</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins3186</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.760, 31.865%; route: 9.720, 65.066%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/I0</td>
</tr>
<tr>
<td>16.403</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[0]_ins4129/F</td>
</tr>
<tr>
<td>17.782</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[0]_ins3223</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.483, 30.109%; route: 9.948, 66.813%; tC2Q: 0.458, 3.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.586</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/I0</td>
</tr>
<tr>
<td>16.685</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[3]_ins4126/F</td>
</tr>
<tr>
<td>17.500</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins3169</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.760, 32.587%; route: 9.389, 64.275%; tC2Q: 0.458, 3.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/I0</td>
</tr>
<tr>
<td>16.317</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4125/F</td>
</tr>
<tr>
<td>17.480</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins3185</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 32.172%; route: 9.436, 64.685%; tC2Q: 0.458, 3.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>7.482</td>
<td>4.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n1_ins4152/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/I0</td>
</tr>
<tr>
<td>8.453</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4066/O</td>
</tr>
<tr>
<td>9.922</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/I3</td>
</tr>
<tr>
<td>10.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4450/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/I3</td>
</tr>
<tr>
<td>12.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4388/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/I3</td>
</tr>
<tr>
<td>14.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[4]_ins4328/F</td>
</tr>
<tr>
<td>15.586</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[1]_ins4128/I1</td>
</tr>
<tr>
<td>16.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator/wave_address_out[1]_ins4128/F</td>
</tr>
<tr>
<td>17.449</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins3188</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.693, 32.240%; route: 9.405, 64.612%; tC2Q: 0.458, 3.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3330</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3330/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[0]_ins3330/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3327</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3327/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[3]_ins3327/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3323</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3323/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[7]_ins3323/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3325</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3325/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[5]_ins3325/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3326</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3326/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[4]_ins3326/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3328/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[2]_ins3328/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3147</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3147/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3147/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB5[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[9]_ins3157</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n40_ins4298/I1</td>
</tr>
<tr>
<td>3.175</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n40_ins4298/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins3431</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
</tr>
<tr>
<td>2.630</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n39_ins4299/I0</td>
</tr>
<tr>
<td>3.186</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n39_ins4299/F</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.378%; route: 0.017, 1.825%; tC2Q: 0.333, 36.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3160</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.591, 63.924%; tC2Q: 0.333, 36.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3324</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3324/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[6]_ins3324/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3329</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3329/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[1]_ins3329/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins3695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
</tr>
<tr>
<td>2.894</td>
<td>0.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n126_ins4501/I0</td>
</tr>
<tr>
<td>3.266</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n126_ins4501/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.744%; route: 0.280, 28.435%; tC2Q: 0.333, 33.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n127_ins4502/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n127_ins4502/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.477%; route: 0.287, 28.942%; tC2Q: 0.333, 33.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3146</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3146/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3146/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3168</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.765, 69.653%; tC2Q: 0.333, 30.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3162</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3331</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3331/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_oe_ins3331/Q</td>
</tr>
<tr>
<td>3.405</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3167</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 70.383%; tC2Q: 0.333, 29.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_nrd1_ins3141</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_nrd2_ins3139</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>ff_nrd1_ins3141/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">ff_nrd1_ins3141/Q</td>
</tr>
<tr>
<td>3.421</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" font-weight:bold;">ff_nrd2_ins3139/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>ff_nrd2_ins3139/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_nrd2_ins3139</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>ff_nrd2_ins3139</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 70.781%; tC2Q: 0.333, 29.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3149</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3149/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3149/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB6[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3159</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 70.914%; tC2Q: 0.333, 29.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>2.875</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n123_ins4498/I2</td>
</tr>
<tr>
<td>3.431</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n123_ins4498/F</td>
</tr>
<tr>
<td>3.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3152</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.315%; route: 0.261, 22.719%; tC2Q: 0.333, 28.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>2.875</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n122_ins4497/I2</td>
</tr>
<tr>
<td>3.431</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n122_ins4497/F</td>
</tr>
<tr>
<td>3.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.315%; route: 0.261, 22.719%; tC2Q: 0.333, 28.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins3434/Q</td>
</tr>
<tr>
<td>2.875</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n121_ins4496/I2</td>
</tr>
<tr>
<td>3.431</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n121_ins4496/F</td>
</tr>
<tr>
<td>3.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3150</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.315%; route: 0.261, 22.719%; tC2Q: 0.333, 28.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3155/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB2[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3165</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3151/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3161</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins3428/Q</td>
</tr>
<tr>
<td>2.897</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n125_ins4500/I0</td>
</tr>
<tr>
<td>3.453</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n125_ins4500/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOL7[A]</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3154</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 47.385%; route: 0.284, 24.206%; tC2Q: 0.333, 28.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins3138</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins3138/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins3138/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins3140</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins3140/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins3140/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3148</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3148/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3148/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3156/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins3438</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins3438/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active_delay_ins3438/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_a[5]_ins3459</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_a[5]_ins3459/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_a[5]_ins3459/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/reg_ram_mode0_ins3279</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/reg_ram_mode0_ins3279/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/reg_ram_mode0_ins3279/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[7]_ins3410</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[7]_ins3410/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[7]_ins3410/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[8]_ins3409</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[8]_ins3409/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_e0[8]_ins3409/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/reg_scci_enable_ins3278</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/reg_scci_enable_ins3278/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf2560/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf2560/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/reg_scci_enable_ins3278/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>283</td>
<td>clk_3</td>
<td>25.858</td>
<td>1.958</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[0]</td>
<td>26.210</td>
<td>4.131</td>
</tr>
<tr>
<td>71</td>
<td>ff_active[2]</td>
<td>27.620</td>
<td>2.186</td>
</tr>
<tr>
<td>68</td>
<td>ff_active[1]</td>
<td>25.858</td>
<td>3.603</td>
</tr>
<tr>
<td>65</td>
<td>wave_address_out[4]</td>
<td>26.839</td>
<td>1.816</td>
</tr>
<tr>
<td>64</td>
<td>wave_address_out[3]</td>
<td>29.068</td>
<td>1.805</td>
</tr>
<tr>
<td>17</td>
<td>n69</td>
<td>33.311</td>
<td>2.141</td>
</tr>
<tr>
<td>16</td>
<td>n1436</td>
<td>34.930</td>
<td>2.668</td>
</tr>
<tr>
<td>14</td>
<td>n325</td>
<td>32.722</td>
<td>2.152</td>
</tr>
<tr>
<td>14</td>
<td>n69_7</td>
<td>34.592</td>
<td>1.007</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C8</td>
<td>0.597</td>
</tr>
<tr>
<td>R4C13</td>
<td>0.569</td>
</tr>
<tr>
<td>R4C10</td>
<td>0.556</td>
</tr>
<tr>
<td>R2C13</td>
<td>0.528</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.514</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.514</td>
</tr>
<tr>
<td>R3C6</td>
<td>0.514</td>
</tr>
<tr>
<td>R4C9</td>
<td>0.500</td>
</tr>
<tr>
<td>R5C13</td>
<td>0.486</td>
</tr>
<tr>
<td>R5C8</td>
<td>0.486</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
