// Code your testbench here
// or browse Examples
module synchronous_even_counter_tb( );
  
  logic clk_i;
  logic reset_n_i;
  logic [3:0] count_o;
  logic [3:0] even_count_o;
  localparam CLK_PERIOD = 5;
  
   always begin
    clk_i = 1'b1;
    #(CLK_PERIOD);
    clk_i = 1'b0;
    #(CLK_PERIOD);
  end
  
  
  synchronous_even_counter i_synchronous_even_counter(.*);
  
  
  initial begin
    reset_n_i = 1'b1;
    @(posedge clk_i);
    reset_n_i = 1'b0;
    #(CLK_PERIOD);
    reset_n_i = 1'b1;
    #(CLK_PERIOD * 100);
    
    
    $finish;
  end
  
  
  initial begin
    $dumpfile("synchronous_even_counter_tb.vcd");
    $dumpvars(0, synchronous_even_counter_tb);
  end
  
  
  
  
  
endmodule