
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_5' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_5' (1#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_6' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_6' (2#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_7' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_7' (3#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/comparator_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_8' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_8' (4#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_1.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (5#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (6#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (7#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_4' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (8#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (9#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (10#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_4' (11#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:359]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (12#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alusignal[5] in module boolean_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module boolean_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module comparator_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module comparator_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[3] in module comparator_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[0] in module comparator_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[3] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[2] in module shifter_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module adder_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module adder_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[3] in module adder_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[2] in module adder_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[1] in module adder_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1246.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program File D/library/components/au.xdc]
Finished Parsing XDC File [D:/Program File D/library/components/au.xdc]
Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/test/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	  24 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	  43 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	  24 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|au_top_0    | seg/seg_dec/segs | 32x7          | LUT            | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1246.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1284.371 ; gain = 37.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     6|
|4     |LUT2   |    67|
|5     |LUT3   |    59|
|6     |LUT4   |    71|
|7     |LUT5   |    90|
|8     |LUT6   |   184|
|9     |MUXF7  |     2|
|10    |FDRE   |    82|
|11    |FDSE   |     4|
|12    |IBUF   |    31|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1285.438 ; gain = 38.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1285.438 ; gain = 38.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1297.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1300.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 277323bd
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1300.918 ; gain = 54.059
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/test/work/vivado/test/test.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 01:52:46 2022...
