
test005_CLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004314  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080044b4  080044b4  000144b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800457c  0800457c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800457c  0800457c  0001457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004584  08004584  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004584  08004584  00014584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004588  08004588  00014588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800458c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000068  080045f4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  080045f4  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b3b1  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cca  00000000  00000000  0002b48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a40  00000000  00000000  0002d158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007f0  00000000  00000000  0002db98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016aab  00000000  00000000  0002e388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3db  00000000  00000000  00044e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00089e1b  00000000  00000000  0005220e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000332c  00000000  00000000  000dc02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000df358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800449c 	.word	0x0800449c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800449c 	.word	0x0800449c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <lcd_command>:
//int *hi2c;
//extern I2C_HandleTypeDef hi2c1;	// not recommanded
#define I2C_ADDR  0x4e	// 0x27 << 1 == 0x4e

void lcd_command (char cmd)		// cmd_bit : abcd_efgh
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af02      	add	r7, sp, #8
 8000582:	4603      	mov	r3, r0
 8000584:	71fb      	strb	r3, [r7, #7]
	char n1, n2, n3, n4, dd[4];
	n1 = cmd & 0xf0;			// n1 : abcd_0000, upper nibble == readWrite, Enable signal
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	f023 030f 	bic.w	r3, r3, #15
 800058c:	73fb      	strb	r3, [r7, #15]
	n2 = (cmd & 0x0f) << 4;		// n2 : efgh_0000, lower nibble == NoConnection, RS signal
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	011b      	lsls	r3, r3, #4
 8000592:	73bb      	strb	r3, [r7, #14]
	n3 = /*RW*/(1 << 3) | /*EN*/(1 << 2) | /*NC*/0 | /*RS*/ 0;
 8000594:	230c      	movs	r3, #12
 8000596:	737b      	strb	r3, [r7, #13]
	n4 = /*RW*/(1 << 3) | /*EN*/ 0 		 | /*NC*/0 | /*RS*/ 0;
 8000598:	2308      	movs	r3, #8
 800059a:	733b      	strb	r3, [r7, #12]
	dd[0] = n1 | /*0x0c*/ n3;
 800059c:	7bfa      	ldrb	r2, [r7, #15]
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	723b      	strb	r3, [r7, #8]
	dd[1] = n1 | /*0x08*/ n4;
 80005a6:	7bfa      	ldrb	r2, [r7, #15]
 80005a8:	7b3b      	ldrb	r3, [r7, #12]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	727b      	strb	r3, [r7, #9]
	dd[2] = n2 | /*0x0c*/ n3;
 80005b0:	7bba      	ldrb	r2, [r7, #14]
 80005b2:	7b7b      	ldrb	r3, [r7, #13]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	72bb      	strb	r3, [r7, #10]
	dd[3] = n2 | /*0x08*/ n4;
 80005ba:	7bba      	ldrb	r2, [r7, #14]
 80005bc:	7b3b      	ldrb	r3, [r7, #12]
 80005be:	4313      	orrs	r3, r2
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(hi2c, I2C_ADDR, dd, 4, 10);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <lcd_command+0x64>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	f107 0208 	add.w	r2, r7, #8
 80005cc:	230a      	movs	r3, #10
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	2304      	movs	r3, #4
 80005d2:	214e      	movs	r1, #78	; 0x4e
 80005d4:	f001 f8cc 	bl	8001770 <HAL_I2C_Master_Transmit>
}
 80005d8:	bf00      	nop
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000084 	.word	0x20000084

080005e4 <lcd_data>:

void lcd_data (char ch)			// control signal(4bit) : ReadWrite (active low : write)/ Enable / NoConnection(HIGH) / RS(Resister Select)0 : Command, 1 : Data
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af02      	add	r7, sp, #8
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
	char n1, n2, n3, n4, dd[4];
	n1 = ch & 0xf0;				// n1 : abcd_0000, upper nibble == readWrite, Enable signal
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	f023 030f 	bic.w	r3, r3, #15
 80005f4:	73fb      	strb	r3, [r7, #15]
	n2 = (ch & 0x0f) << 4;		// n2 : efgh_0000, lower nibble == NoConnection, RS signal
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	011b      	lsls	r3, r3, #4
 80005fa:	73bb      	strb	r3, [r7, #14]
	n3 = /*RW*/(1 << 3) | /*EN*/(1 << 2) | /*NC*/0 | /*RS*/ (1 << 0);
 80005fc:	230d      	movs	r3, #13
 80005fe:	737b      	strb	r3, [r7, #13]
	n4 = /*RW*/(1 << 3) | /*EN*/ 0 		 | /*NC*/0 | /*RS*/ (1 << 0);
 8000600:	2309      	movs	r3, #9
 8000602:	733b      	strb	r3, [r7, #12]
	dd[0] = n1 | /*0x0d*/ n3;
 8000604:	7bfa      	ldrb	r2, [r7, #15]
 8000606:	7b7b      	ldrb	r3, [r7, #13]
 8000608:	4313      	orrs	r3, r2
 800060a:	b2db      	uxtb	r3, r3
 800060c:	723b      	strb	r3, [r7, #8]
	dd[1] = n1 | /*0x09*/ n4;
 800060e:	7bfa      	ldrb	r2, [r7, #15]
 8000610:	7b3b      	ldrb	r3, [r7, #12]
 8000612:	4313      	orrs	r3, r2
 8000614:	b2db      	uxtb	r3, r3
 8000616:	727b      	strb	r3, [r7, #9]
	dd[2] = n2 | /*0x0d*/ n3;
 8000618:	7bba      	ldrb	r2, [r7, #14]
 800061a:	7b7b      	ldrb	r3, [r7, #13]
 800061c:	4313      	orrs	r3, r2
 800061e:	b2db      	uxtb	r3, r3
 8000620:	72bb      	strb	r3, [r7, #10]
	dd[3] = n2 | /*0x09*/ n4;
 8000622:	7bba      	ldrb	r2, [r7, #14]
 8000624:	7b3b      	ldrb	r3, [r7, #12]
 8000626:	4313      	orrs	r3, r2
 8000628:	b2db      	uxtb	r3, r3
 800062a:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(hi2c, I2C_ADDR, dd, 4, 10);
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <lcd_data+0x64>)
 800062e:	6818      	ldr	r0, [r3, #0]
 8000630:	f107 0208 	add.w	r2, r7, #8
 8000634:	230a      	movs	r3, #10
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2304      	movs	r3, #4
 800063a:	214e      	movs	r1, #78	; 0x4e
 800063c:	f001 f898 	bl	8001770 <HAL_I2C_Master_Transmit>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000084 	.word	0x20000084

0800064c <lcd_init>:

void lcd_init()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8000650:	2001      	movs	r0, #1
 8000652:	f000 fc89 	bl	8000f68 <HAL_Delay>
	lcd_command(0x01);	// screen clear
 8000656:	2001      	movs	r0, #1
 8000658:	f7ff ff90 	bl	800057c <lcd_command>
	HAL_Delay(10);
 800065c:	200a      	movs	r0, #10
 800065e:	f000 fc83 	bl	8000f68 <HAL_Delay>
	lcd_command(0x02); 	// corsor home
 8000662:	2002      	movs	r0, #2
 8000664:	f7ff ff8a 	bl	800057c <lcd_command>
	HAL_Delay(10);
 8000668:	200a      	movs	r0, #10
 800066a:	f000 fc7d 	bl	8000f68 <HAL_Delay>
	lcd_command(0x06);	//
 800066e:	2006      	movs	r0, #6
 8000670:	f7ff ff84 	bl	800057c <lcd_command>
	HAL_Delay(10);
 8000674:	200a      	movs	r0, #10
 8000676:	f000 fc77 	bl	8000f68 <HAL_Delay>
	lcd_command(0x0f);
 800067a:	200f      	movs	r0, #15
 800067c:	f7ff ff7e 	bl	800057c <lcd_command>
	HAL_Delay(30);
 8000680:	201e      	movs	r0, #30
 8000682:	f000 fc71 	bl	8000f68 <HAL_Delay>
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}

0800068a <lcd_print>:

void lcd_print(char *str)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
	while(*str) lcd_data(*str++);
 8000692:	e006      	b.n	80006a2 <lcd_print+0x18>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	1c5a      	adds	r2, r3, #1
 8000698:	607a      	str	r2, [r7, #4]
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ffa1 	bl	80005e4 <lcd_data>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d1f4      	bne.n	8000694 <lcd_print+0xa>
}
 80006aa:	bf00      	nop
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <lcd_printEx>:

void lcd_printEx(char *str, int ln)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
//	if(ln == 0) lcd_command(0x80);
//	if(ln == 1) lcd_command(0xc0);
	ln ? lcd_command(0xc0) : lcd_command(0x80);
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d003      	beq.n	80006cc <lcd_printEx+0x18>
 80006c4:	20c0      	movs	r0, #192	; 0xc0
 80006c6:	f7ff ff59 	bl	800057c <lcd_command>
 80006ca:	e002      	b.n	80006d2 <lcd_printEx+0x1e>
 80006cc:	2080      	movs	r0, #128	; 0x80
 80006ce:	f7ff ff55 	bl	800057c <lcd_command>
	lcd_print(str);
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f7ff ffd9 	bl	800068a <lcd_print>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <i2c_init>:

void i2c_init(I2C_HandleTypeDef *p)
//void i2c_init(int *p)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	hi2c = p;
 80006e8:	4a04      	ldr	r2, [pc, #16]	; (80006fc <i2c_init+0x1c>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	20000084 	.word	0x20000084

08000700 <i2c_scan>:

int i2c_scan()
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
	if(hi2c == NULL) return;
 8000706:	4b19      	ldr	r3, [pc, #100]	; (800076c <i2c_scan+0x6c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d029      	beq.n	8000762 <i2c_scan+0x62>
	for(int addr = 0; addr < 128; addr++)
 800070e:	2300      	movs	r3, #0
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	e022      	b.n	800075a <i2c_scan+0x5a>
	{
		if(HAL_I2C_IsDeviceReady(hi2c, addr, 1, 10) == HAL_OK)
 8000714:	4b15      	ldr	r3, [pc, #84]	; (800076c <i2c_scan+0x6c>)
 8000716:	6818      	ldr	r0, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	b299      	uxth	r1, r3
 800071c:	230a      	movs	r3, #10
 800071e:	2201      	movs	r2, #1
 8000720:	f001 f924 	bl	800196c <HAL_I2C_IsDeviceReady>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d104      	bne.n	8000734 <i2c_scan+0x34>
			printf("  %02x ", addr);
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	4810      	ldr	r0, [pc, #64]	; (8000770 <i2c_scan+0x70>)
 800072e:	f002 fe0d 	bl	800334c <iprintf>
 8000732:	e002      	b.n	800073a <i2c_scan+0x3a>
		else
			printf("  .  ");
 8000734:	480f      	ldr	r0, [pc, #60]	; (8000774 <i2c_scan+0x74>)
 8000736:	f002 fe09 	bl	800334c <iprintf>

		if((addr % 16) == 15) printf("\r\n");
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	425a      	negs	r2, r3
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	f002 020f 	and.w	r2, r2, #15
 8000746:	bf58      	it	pl
 8000748:	4253      	negpl	r3, r2
 800074a:	2b0f      	cmp	r3, #15
 800074c:	d102      	bne.n	8000754 <i2c_scan+0x54>
 800074e:	480a      	ldr	r0, [pc, #40]	; (8000778 <i2c_scan+0x78>)
 8000750:	f002 fe62 	bl	8003418 <puts>
	for(int addr = 0; addr < 128; addr++)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2b7f      	cmp	r3, #127	; 0x7f
 800075e:	ddd9      	ble.n	8000714 <i2c_scan+0x14>
 8000760:	e000      	b.n	8000764 <i2c_scan+0x64>
	if(hi2c == NULL) return;
 8000762:	bf00      	nop
	}
}
 8000764:	4618      	mov	r0, r3
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000084 	.word	0x20000084
 8000770:	080044b4 	.word	0x080044b4
 8000774:	080044bc 	.word	0x080044bc
 8000778:	080044c4 	.word	0x080044c4

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f000 fb80 	bl	8000e84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f826 	bl	80007d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f000 f8e6 	bl	8000958 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800078c:	f000 f8ba 	bl	8000904 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000790:	f000 f88a 	bl	80008a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  ProgramStart("LCD 1602");
 8000794:	480b      	ldr	r0, [pc, #44]	; (80007c4 <main+0x48>)
 8000796:	f000 f975 	bl	8000a84 <ProgramStart>
  i2c_init(&hi2c1);
 800079a:	480b      	ldr	r0, [pc, #44]	; (80007c8 <main+0x4c>)
 800079c:	f7ff ffa0 	bl	80006e0 <i2c_init>
  i2c_scan();
 80007a0:	f7ff ffae 	bl	8000700 <i2c_scan>
  HAL_Delay(100);
 80007a4:	2064      	movs	r0, #100	; 0x64
 80007a6:	f000 fbdf 	bl	8000f68 <HAL_Delay>
  lcd_init();
 80007aa:	f7ff ff4f 	bl	800064c <lcd_init>
  HAL_Delay(10);
 80007ae:	200a      	movs	r0, #10
 80007b0:	f000 fbda 	bl	8000f68 <HAL_Delay>
  lcd_print("Hello");
 80007b4:	4805      	ldr	r0, [pc, #20]	; (80007cc <main+0x50>)
 80007b6:	f7ff ff68 	bl	800068a <lcd_print>
  lcd_printEx("World !", 1);
 80007ba:	2101      	movs	r1, #1
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <main+0x54>)
 80007be:	f7ff ff79 	bl	80006b4 <lcd_printEx>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007c2:	e7fe      	b.n	80007c2 <main+0x46>
 80007c4:	080044c8 	.word	0x080044c8
 80007c8:	20000088 	.word	0x20000088
 80007cc:	080044d4 	.word	0x080044d4
 80007d0:	080044dc 	.word	0x080044dc

080007d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b094      	sub	sp, #80	; 0x50
 80007d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007da:	f107 0320 	add.w	r3, r7, #32
 80007de:	2230      	movs	r2, #48	; 0x30
 80007e0:	2100      	movs	r1, #0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f002 ff18 	bl	8003618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	4b28      	ldr	r3, [pc, #160]	; (80008a0 <SystemClock_Config+0xcc>)
 80007fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000800:	4a27      	ldr	r2, [pc, #156]	; (80008a0 <SystemClock_Config+0xcc>)
 8000802:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000806:	6413      	str	r3, [r2, #64]	; 0x40
 8000808:	4b25      	ldr	r3, [pc, #148]	; (80008a0 <SystemClock_Config+0xcc>)
 800080a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000814:	2300      	movs	r3, #0
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	4b22      	ldr	r3, [pc, #136]	; (80008a4 <SystemClock_Config+0xd0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a21      	ldr	r2, [pc, #132]	; (80008a4 <SystemClock_Config+0xd0>)
 800081e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000822:	6013      	str	r3, [r2, #0]
 8000824:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <SystemClock_Config+0xd0>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000830:	2302      	movs	r3, #2
 8000832:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000834:	2301      	movs	r3, #1
 8000836:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000838:	2310      	movs	r3, #16
 800083a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083c:	2302      	movs	r3, #2
 800083e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000840:	2300      	movs	r3, #0
 8000842:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000844:	2310      	movs	r3, #16
 8000846:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000848:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800084c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800084e:	2304      	movs	r3, #4
 8000850:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000852:	2304      	movs	r3, #4
 8000854:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000856:	f107 0320 	add.w	r3, r7, #32
 800085a:	4618      	mov	r0, r3
 800085c:	f001 fc10 	bl	8002080 <HAL_RCC_OscConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000866:	f000 f8e5 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086a:	230f      	movs	r3, #15
 800086c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086e:	2302      	movs	r3, #2
 8000870:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800087a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000880:	f107 030c 	add.w	r3, r7, #12
 8000884:	2102      	movs	r1, #2
 8000886:	4618      	mov	r0, r3
 8000888:	f001 fe72 	bl	8002570 <HAL_RCC_ClockConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000892:	f000 f8cf 	bl	8000a34 <Error_Handler>
  }
}
 8000896:	bf00      	nop
 8000898:	3750      	adds	r7, #80	; 0x50
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40007000 	.word	0x40007000

080008a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008ae:	4a13      	ldr	r2, [pc, #76]	; (80008fc <MX_I2C1_Init+0x54>)
 80008b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008b4:	4a12      	ldr	r2, [pc, #72]	; (8000900 <MX_I2C1_Init+0x58>)
 80008b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008cc:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008da:	2200      	movs	r2, #0
 80008dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008de:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008e4:	4804      	ldr	r0, [pc, #16]	; (80008f8 <MX_I2C1_Init+0x50>)
 80008e6:	f000 fdff 	bl	80014e8 <HAL_I2C_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008f0:	f000 f8a0 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20000088 	.word	0x20000088
 80008fc:	40005400 	.word	0x40005400
 8000900:	000186a0 	.word	0x000186a0

08000904 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <MX_USART2_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800093c:	f002 f838 	bl	80029b0 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 f875 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200000dc 	.word	0x200000dc
 8000954:	40004400 	.word	0x40004400

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	; 0x28
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	4b2d      	ldr	r3, [pc, #180]	; (8000a28 <MX_GPIO_Init+0xd0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a2c      	ldr	r2, [pc, #176]	; (8000a28 <MX_GPIO_Init+0xd0>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <MX_GPIO_Init+0xd0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	4b26      	ldr	r3, [pc, #152]	; (8000a28 <MX_GPIO_Init+0xd0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a25      	ldr	r2, [pc, #148]	; (8000a28 <MX_GPIO_Init+0xd0>)
 8000994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <MX_GPIO_Init+0xd0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	4b1f      	ldr	r3, [pc, #124]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a1e      	ldr	r2, [pc, #120]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b1c      	ldr	r3, [pc, #112]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <MX_GPIO_Init+0xd0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2120      	movs	r1, #32
 80009e2:	4812      	ldr	r0, [pc, #72]	; (8000a2c <MX_GPIO_Init+0xd4>)
 80009e4:	f000 fd66 	bl	80014b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ee:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	480c      	ldr	r0, [pc, #48]	; (8000a30 <MX_GPIO_Init+0xd8>)
 8000a00:	f000 fbbc 	bl	800117c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a04:	2320      	movs	r3, #32
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4804      	ldr	r0, [pc, #16]	; (8000a2c <MX_GPIO_Init+0xd4>)
 8000a1c:	f000 fbae 	bl	800117c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a20:	bf00      	nop
 8000a22:	3728      	adds	r7, #40	; 0x28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020000 	.word	0x40020000
 8000a30:	40020800 	.word	0x40020800

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <__io_putchar>:
//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h"
extern UART_HandleTypeDef huart2;
//int *hi2c = NULL;
//I2C_HandleTypeDef *hi2c = NULL;
int __io_putchar(int ch)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000a48:	1d39      	adds	r1, r7, #4
 8000a4a:	230a      	movs	r3, #10
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	4804      	ldr	r0, [pc, #16]	; (8000a60 <__io_putchar+0x20>)
 8000a50:	f001 fffe 	bl	8002a50 <HAL_UART_Transmit>
	return ch;
 8000a54:	687b      	ldr	r3, [r7, #4]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200000dc 	.word	0x200000dc

08000a64 <StandBy>:

void StandBy()
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 8000a68:	bf00      	nop
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4804      	ldr	r0, [pc, #16]	; (8000a80 <StandBy+0x1c>)
 8000a70:	f000 fd08 	bl	8001484 <HAL_GPIO_ReadPin>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1f7      	bne.n	8000a6a <StandBy+0x6>
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40020800 	.word	0x40020800

08000a84 <ProgramStart>:

void ProgramStart(char * str)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	//printf("\033[2J\033[0;0H");
	cls();
 8000a8c:	f000 f816 	bl	8000abc <cls>
	Cursor(0, 0);
 8000a90:	2100      	movs	r1, #0
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 f81c 	bl	8000ad0 <Cursor>
	printf("Program Name - %s\r\n", str);
 8000a98:	6879      	ldr	r1, [r7, #4]
 8000a9a:	4806      	ldr	r0, [pc, #24]	; (8000ab4 <ProgramStart+0x30>)
 8000a9c:	f002 fc56 	bl	800334c <iprintf>
	printf("Press Blue-Button(B1) to Start...\r\n");
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <ProgramStart+0x34>)
 8000aa2:	f002 fcb9 	bl	8003418 <puts>
	StandBy();
 8000aa6:	f7ff ffdd 	bl	8000a64 <StandBy>
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	080044e4 	.word	0x080044e4
 8000ab8:	080044f8 	.word	0x080044f8

08000abc <cls>:

void cls()
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8000ac0:	4802      	ldr	r0, [pc, #8]	; (8000acc <cls+0x10>)
 8000ac2:	f002 fc43 	bl	800334c <iprintf>
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	0800451c 	.word	0x0800451c

08000ad0 <Cursor>:

void Cursor(int x, int y)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b088      	sub	sp, #32
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 8000ada:	f107 000c 	add.w	r0, r7, #12
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	683a      	ldr	r2, [r7, #0]
 8000ae2:	4906      	ldr	r1, [pc, #24]	; (8000afc <Cursor+0x2c>)
 8000ae4:	f002 fca0 	bl	8003428 <siprintf>
	puts(buf);   		//or printf("%s", buf);
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	4618      	mov	r0, r3
 8000aee:	f002 fc93 	bl	8003418 <puts>
}
 8000af2:	bf00      	nop
 8000af4:	3720      	adds	r7, #32
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	08004524 	.word	0x08004524

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b14:	6453      	str	r3, [r2, #68]	; 0x44
 8000b16:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2a:	4a08      	ldr	r2, [pc, #32]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b30:	6413      	str	r3, [r2, #64]	; 0x40
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b3e:	2007      	movs	r0, #7
 8000b40:	f000 fae8 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40023800 	.word	0x40023800

08000b50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08a      	sub	sp, #40	; 0x28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a19      	ldr	r2, [pc, #100]	; (8000bd4 <HAL_I2C_MspInit+0x84>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d12c      	bne.n	8000bcc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	4b18      	ldr	r3, [pc, #96]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a17      	ldr	r2, [pc, #92]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b94:	2312      	movs	r3, #18
 8000b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	4619      	mov	r1, r3
 8000baa:	480c      	ldr	r0, [pc, #48]	; (8000bdc <HAL_I2C_MspInit+0x8c>)
 8000bac:	f000 fae6 	bl	800117c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb8:	4a07      	ldr	r2, [pc, #28]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000bba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc0:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <HAL_I2C_MspInit+0x88>)
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000bcc:	bf00      	nop
 8000bce:	3728      	adds	r7, #40	; 0x28
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40005400 	.word	0x40005400
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40020400 	.word	0x40020400

08000be0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	; 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a19      	ldr	r2, [pc, #100]	; (8000c64 <HAL_UART_MspInit+0x84>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d12b      	bne.n	8000c5a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0a:	4a17      	ldr	r2, [pc, #92]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c10:	6413      	str	r3, [r2, #64]	; 0x40
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a10      	ldr	r2, [pc, #64]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <HAL_UART_MspInit+0x88>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c3a:	230c      	movs	r3, #12
 8000c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c46:	2303      	movs	r3, #3
 8000c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	4805      	ldr	r0, [pc, #20]	; (8000c6c <HAL_UART_MspInit+0x8c>)
 8000c56:	f000 fa91 	bl	800117c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3728      	adds	r7, #40	; 0x28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40004400 	.word	0x40004400
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020000 	.word	0x40020000

08000c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c74:	e7fe      	b.n	8000c74 <NMI_Handler+0x4>

08000c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <HardFault_Handler+0x4>

08000c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <MemManage_Handler+0x4>

08000c82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c86:	e7fe      	b.n	8000c86 <BusFault_Handler+0x4>

08000c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	e7fe      	b.n	8000c8c <UsageFault_Handler+0x4>

08000c8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cbc:	f000 f934 	bl	8000f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	e00a      	b.n	8000cec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cd6:	f3af 8000 	nop.w
 8000cda:	4601      	mov	r1, r0
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	1c5a      	adds	r2, r3, #1
 8000ce0:	60ba      	str	r2, [r7, #8]
 8000ce2:	b2ca      	uxtb	r2, r1
 8000ce4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	697a      	ldr	r2, [r7, #20]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	dbf0      	blt.n	8000cd6 <_read+0x12>
  }

  return len;
 8000cf4:	687b      	ldr	r3, [r7, #4]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	e009      	b.n	8000d24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	60ba      	str	r2, [r7, #8]
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fe91 	bl	8000a40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	3301      	adds	r3, #1
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	697a      	ldr	r2, [r7, #20]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	dbf1      	blt.n	8000d10 <_write+0x12>
  }
  return len;
 8000d2c:	687b      	ldr	r3, [r7, #4]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3718      	adds	r7, #24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <_close>:

int _close(int file)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b083      	sub	sp, #12
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <_isatty>:

int _isatty(int file)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b083      	sub	sp, #12
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000da8:	4a14      	ldr	r2, [pc, #80]	; (8000dfc <_sbrk+0x5c>)
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <_sbrk+0x60>)
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000db4:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <_sbrk+0x64>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d102      	bne.n	8000dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dbc:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <_sbrk+0x64>)
 8000dbe:	4a12      	ldr	r2, [pc, #72]	; (8000e08 <_sbrk+0x68>)
 8000dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <_sbrk+0x64>)
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d207      	bcs.n	8000de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dd0:	f002 fc70 	bl	80036b4 <__errno>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	220c      	movs	r2, #12
 8000dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295
 8000dde:	e009      	b.n	8000df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <_sbrk+0x64>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <_sbrk+0x64>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	4a05      	ldr	r2, [pc, #20]	; (8000e04 <_sbrk+0x64>)
 8000df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3718      	adds	r7, #24
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20020000 	.word	0x20020000
 8000e00:	00000400 	.word	0x00000400
 8000e04:	20000124 	.word	0x20000124
 8000e08:	20000278 	.word	0x20000278

08000e0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <SystemInit+0x20>)
 8000e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e16:	4a05      	ldr	r2, [pc, #20]	; (8000e2c <SystemInit+0x20>)
 8000e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e34:	f7ff ffea 	bl	8000e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e38:	480c      	ldr	r0, [pc, #48]	; (8000e6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e3a:	490d      	ldr	r1, [pc, #52]	; (8000e70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e50:	4c0a      	ldr	r4, [pc, #40]	; (8000e7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e5e:	f002 fc2f 	bl	80036c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e62:	f7ff fc8b 	bl	800077c <main>
  bx  lr    
 8000e66:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e70:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e74:	0800458c 	.word	0x0800458c
  ldr r2, =_sbss
 8000e78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e7c:	20000278 	.word	0x20000278

08000e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e80:	e7fe      	b.n	8000e80 <ADC_IRQHandler>
	...

08000e84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e88:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <HAL_Init+0x40>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ec4 <HAL_Init+0x40>)
 8000e8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <HAL_Init+0x40>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <HAL_Init+0x40>)
 8000e9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <HAL_Init+0x40>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a07      	ldr	r2, [pc, #28]	; (8000ec4 <HAL_Init+0x40>)
 8000ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eac:	2003      	movs	r0, #3
 8000eae:	f000 f931 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f000 f808 	bl	8000ec8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb8:	f7ff fe22 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40023c00 	.word	0x40023c00

08000ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_InitTick+0x54>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b12      	ldr	r3, [pc, #72]	; (8000f20 <HAL_InitTick+0x58>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 f93b 	bl	8001162 <HAL_SYSTICK_Config>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e00e      	b.n	8000f14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2b0f      	cmp	r3, #15
 8000efa:	d80a      	bhi.n	8000f12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000efc:	2200      	movs	r2, #0
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f000 f911 	bl	800112a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f08:	4a06      	ldr	r2, [pc, #24]	; (8000f24 <HAL_InitTick+0x5c>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	e000      	b.n	8000f14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000004 	.word	0x20000004

08000f28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <HAL_IncTick+0x20>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	461a      	mov	r2, r3
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <HAL_IncTick+0x24>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4413      	add	r3, r2
 8000f38:	4a04      	ldr	r2, [pc, #16]	; (8000f4c <HAL_IncTick+0x24>)
 8000f3a:	6013      	str	r3, [r2, #0]
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000128 	.word	0x20000128

08000f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return uwTick;
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_GetTick+0x14>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000128 	.word	0x20000128

08000f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f70:	f7ff ffee 	bl	8000f50 <HAL_GetTick>
 8000f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f80:	d005      	beq.n	8000f8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f82:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <HAL_Delay+0x44>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f8e:	bf00      	nop
 8000f90:	f7ff ffde 	bl	8000f50 <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d8f7      	bhi.n	8000f90 <HAL_Delay+0x28>
  {
  }
}
 8000fa0:	bf00      	nop
 8000fa2:	bf00      	nop
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000008 	.word	0x20000008

08000fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc6:	68ba      	ldr	r2, [r7, #8]
 8000fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fe2:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	60d3      	str	r3, [r2, #12]
}
 8000fe8:	bf00      	nop
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ffc:	4b04      	ldr	r3, [pc, #16]	; (8001010 <__NVIC_GetPriorityGrouping+0x18>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	0a1b      	lsrs	r3, r3, #8
 8001002:	f003 0307 	and.w	r3, r3, #7
}
 8001006:	4618      	mov	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	6039      	str	r1, [r7, #0]
 800101e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	db0a      	blt.n	800103e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	b2da      	uxtb	r2, r3
 800102c:	490c      	ldr	r1, [pc, #48]	; (8001060 <__NVIC_SetPriority+0x4c>)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	0112      	lsls	r2, r2, #4
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	440b      	add	r3, r1
 8001038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800103c:	e00a      	b.n	8001054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4908      	ldr	r1, [pc, #32]	; (8001064 <__NVIC_SetPriority+0x50>)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	f003 030f 	and.w	r3, r3, #15
 800104a:	3b04      	subs	r3, #4
 800104c:	0112      	lsls	r2, r2, #4
 800104e:	b2d2      	uxtb	r2, r2
 8001050:	440b      	add	r3, r1
 8001052:	761a      	strb	r2, [r3, #24]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001068:	b480      	push	{r7}
 800106a:	b089      	sub	sp, #36	; 0x24
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f1c3 0307 	rsb	r3, r3, #7
 8001082:	2b04      	cmp	r3, #4
 8001084:	bf28      	it	cs
 8001086:	2304      	movcs	r3, #4
 8001088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	3304      	adds	r3, #4
 800108e:	2b06      	cmp	r3, #6
 8001090:	d902      	bls.n	8001098 <NVIC_EncodePriority+0x30>
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3b03      	subs	r3, #3
 8001096:	e000      	b.n	800109a <NVIC_EncodePriority+0x32>
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	f04f 32ff 	mov.w	r2, #4294967295
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43da      	mvns	r2, r3
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	401a      	ands	r2, r3
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b0:	f04f 31ff 	mov.w	r1, #4294967295
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ba:	43d9      	mvns	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	4313      	orrs	r3, r2
         );
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3724      	adds	r7, #36	; 0x24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010e0:	d301      	bcc.n	80010e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00f      	b.n	8001106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e6:	4a0a      	ldr	r2, [pc, #40]	; (8001110 <SysTick_Config+0x40>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ee:	210f      	movs	r1, #15
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295
 80010f4:	f7ff ff8e 	bl	8001014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <SysTick_Config+0x40>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <SysTick_Config+0x40>)
 8001100:	2207      	movs	r2, #7
 8001102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff47 	bl	8000fb0 <__NVIC_SetPriorityGrouping>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800113c:	f7ff ff5c 	bl	8000ff8 <__NVIC_GetPriorityGrouping>
 8001140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	68b9      	ldr	r1, [r7, #8]
 8001146:	6978      	ldr	r0, [r7, #20]
 8001148:	f7ff ff8e 	bl	8001068 <NVIC_EncodePriority>
 800114c:	4602      	mov	r2, r0
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff5d 	bl	8001014 <__NVIC_SetPriority>
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ffb0 	bl	80010d0 <SysTick_Config>
 8001170:	4603      	mov	r3, r0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800117c:	b480      	push	{r7}
 800117e:	b089      	sub	sp, #36	; 0x24
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001192:	2300      	movs	r3, #0
 8001194:	61fb      	str	r3, [r7, #28]
 8001196:	e159      	b.n	800144c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001198:	2201      	movs	r2, #1
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	f040 8148 	bne.w	8001446 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f003 0303 	and.w	r3, r3, #3
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d005      	beq.n	80011ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d130      	bne.n	8001230 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2203      	movs	r2, #3
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4013      	ands	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	68da      	ldr	r2, [r3, #12]
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001204:	2201      	movs	r2, #1
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	091b      	lsrs	r3, r3, #4
 800121a:	f003 0201 	and.w	r2, r3, #1
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b03      	cmp	r3, #3
 800123a:	d017      	beq.n	800126c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	2203      	movs	r2, #3
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4313      	orrs	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d123      	bne.n	80012c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	08da      	lsrs	r2, r3, #3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3208      	adds	r2, #8
 8001280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	220f      	movs	r2, #15
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	691a      	ldr	r2, [r3, #16]
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	f003 0307 	and.w	r3, r3, #7
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	08da      	lsrs	r2, r3, #3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3208      	adds	r2, #8
 80012ba:	69b9      	ldr	r1, [r7, #24]
 80012bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	2203      	movs	r2, #3
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f003 0203 	and.w	r2, r3, #3
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	f000 80a2 	beq.w	8001446 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	4b57      	ldr	r3, [pc, #348]	; (8001464 <HAL_GPIO_Init+0x2e8>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	4a56      	ldr	r2, [pc, #344]	; (8001464 <HAL_GPIO_Init+0x2e8>)
 800130c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001310:	6453      	str	r3, [r2, #68]	; 0x44
 8001312:	4b54      	ldr	r3, [pc, #336]	; (8001464 <HAL_GPIO_Init+0x2e8>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800131e:	4a52      	ldr	r2, [pc, #328]	; (8001468 <HAL_GPIO_Init+0x2ec>)
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	089b      	lsrs	r3, r3, #2
 8001324:	3302      	adds	r3, #2
 8001326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	f003 0303 	and.w	r3, r3, #3
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	220f      	movs	r2, #15
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	43db      	mvns	r3, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4013      	ands	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a49      	ldr	r2, [pc, #292]	; (800146c <HAL_GPIO_Init+0x2f0>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d019      	beq.n	800137e <HAL_GPIO_Init+0x202>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a48      	ldr	r2, [pc, #288]	; (8001470 <HAL_GPIO_Init+0x2f4>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d013      	beq.n	800137a <HAL_GPIO_Init+0x1fe>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a47      	ldr	r2, [pc, #284]	; (8001474 <HAL_GPIO_Init+0x2f8>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d00d      	beq.n	8001376 <HAL_GPIO_Init+0x1fa>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a46      	ldr	r2, [pc, #280]	; (8001478 <HAL_GPIO_Init+0x2fc>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d007      	beq.n	8001372 <HAL_GPIO_Init+0x1f6>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a45      	ldr	r2, [pc, #276]	; (800147c <HAL_GPIO_Init+0x300>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d101      	bne.n	800136e <HAL_GPIO_Init+0x1f2>
 800136a:	2304      	movs	r3, #4
 800136c:	e008      	b.n	8001380 <HAL_GPIO_Init+0x204>
 800136e:	2307      	movs	r3, #7
 8001370:	e006      	b.n	8001380 <HAL_GPIO_Init+0x204>
 8001372:	2303      	movs	r3, #3
 8001374:	e004      	b.n	8001380 <HAL_GPIO_Init+0x204>
 8001376:	2302      	movs	r3, #2
 8001378:	e002      	b.n	8001380 <HAL_GPIO_Init+0x204>
 800137a:	2301      	movs	r3, #1
 800137c:	e000      	b.n	8001380 <HAL_GPIO_Init+0x204>
 800137e:	2300      	movs	r3, #0
 8001380:	69fa      	ldr	r2, [r7, #28]
 8001382:	f002 0203 	and.w	r2, r2, #3
 8001386:	0092      	lsls	r2, r2, #2
 8001388:	4093      	lsls	r3, r2
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001390:	4935      	ldr	r1, [pc, #212]	; (8001468 <HAL_GPIO_Init+0x2ec>)
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	089b      	lsrs	r3, r3, #2
 8001396:	3302      	adds	r3, #2
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800139e:	4b38      	ldr	r3, [pc, #224]	; (8001480 <HAL_GPIO_Init+0x304>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	43db      	mvns	r3, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4013      	ands	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d003      	beq.n	80013c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	4313      	orrs	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013c2:	4a2f      	ldr	r2, [pc, #188]	; (8001480 <HAL_GPIO_Init+0x304>)
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013c8:	4b2d      	ldr	r3, [pc, #180]	; (8001480 <HAL_GPIO_Init+0x304>)
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013ec:	4a24      	ldr	r2, [pc, #144]	; (8001480 <HAL_GPIO_Init+0x304>)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013f2:	4b23      	ldr	r3, [pc, #140]	; (8001480 <HAL_GPIO_Init+0x304>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	43db      	mvns	r3, r3
 80013fc:	69ba      	ldr	r2, [r7, #24]
 80013fe:	4013      	ands	r3, r2
 8001400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d003      	beq.n	8001416 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4313      	orrs	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001416:	4a1a      	ldr	r2, [pc, #104]	; (8001480 <HAL_GPIO_Init+0x304>)
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800141c:	4b18      	ldr	r3, [pc, #96]	; (8001480 <HAL_GPIO_Init+0x304>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	43db      	mvns	r3, r3
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	4013      	ands	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d003      	beq.n	8001440 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	4313      	orrs	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001440:	4a0f      	ldr	r2, [pc, #60]	; (8001480 <HAL_GPIO_Init+0x304>)
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3301      	adds	r3, #1
 800144a:	61fb      	str	r3, [r7, #28]
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	2b0f      	cmp	r3, #15
 8001450:	f67f aea2 	bls.w	8001198 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	3724      	adds	r7, #36	; 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40023800 	.word	0x40023800
 8001468:	40013800 	.word	0x40013800
 800146c:	40020000 	.word	0x40020000
 8001470:	40020400 	.word	0x40020400
 8001474:	40020800 	.word	0x40020800
 8001478:	40020c00 	.word	0x40020c00
 800147c:	40021000 	.word	0x40021000
 8001480:	40013c00 	.word	0x40013c00

08001484 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	691a      	ldr	r2, [r3, #16]
 8001494:	887b      	ldrh	r3, [r7, #2]
 8001496:	4013      	ands	r3, r2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d002      	beq.n	80014a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800149c:	2301      	movs	r3, #1
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e001      	b.n	80014a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	807b      	strh	r3, [r7, #2]
 80014c0:	4613      	mov	r3, r2
 80014c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014c4:	787b      	ldrb	r3, [r7, #1]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014ca:	887a      	ldrh	r2, [r7, #2]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014d0:	e003      	b.n	80014da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014d2:	887b      	ldrh	r3, [r7, #2]
 80014d4:	041a      	lsls	r2, r3, #16
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	619a      	str	r2, [r3, #24]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
	...

080014e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e12b      	b.n	8001752 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d106      	bne.n	8001514 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fb1e 	bl	8000b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2224      	movs	r2, #36	; 0x24
 8001518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f022 0201 	bic.w	r2, r2, #1
 800152a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800153a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800154a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800154c:	f001 fa08 	bl	8002960 <HAL_RCC_GetPCLK1Freq>
 8001550:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4a81      	ldr	r2, [pc, #516]	; (800175c <HAL_I2C_Init+0x274>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d807      	bhi.n	800156c <HAL_I2C_Init+0x84>
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4a80      	ldr	r2, [pc, #512]	; (8001760 <HAL_I2C_Init+0x278>)
 8001560:	4293      	cmp	r3, r2
 8001562:	bf94      	ite	ls
 8001564:	2301      	movls	r3, #1
 8001566:	2300      	movhi	r3, #0
 8001568:	b2db      	uxtb	r3, r3
 800156a:	e006      	b.n	800157a <HAL_I2C_Init+0x92>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4a7d      	ldr	r2, [pc, #500]	; (8001764 <HAL_I2C_Init+0x27c>)
 8001570:	4293      	cmp	r3, r2
 8001572:	bf94      	ite	ls
 8001574:	2301      	movls	r3, #1
 8001576:	2300      	movhi	r3, #0
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e0e7      	b.n	8001752 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4a78      	ldr	r2, [pc, #480]	; (8001768 <HAL_I2C_Init+0x280>)
 8001586:	fba2 2303 	umull	r2, r3, r2, r3
 800158a:	0c9b      	lsrs	r3, r3, #18
 800158c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68ba      	ldr	r2, [r7, #8]
 800159e:	430a      	orrs	r2, r1
 80015a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	4a6a      	ldr	r2, [pc, #424]	; (800175c <HAL_I2C_Init+0x274>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d802      	bhi.n	80015bc <HAL_I2C_Init+0xd4>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	3301      	adds	r3, #1
 80015ba:	e009      	b.n	80015d0 <HAL_I2C_Init+0xe8>
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
 80015c6:	4a69      	ldr	r2, [pc, #420]	; (800176c <HAL_I2C_Init+0x284>)
 80015c8:	fba2 2303 	umull	r2, r3, r2, r3
 80015cc:	099b      	lsrs	r3, r3, #6
 80015ce:	3301      	adds	r3, #1
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6812      	ldr	r2, [r2, #0]
 80015d4:	430b      	orrs	r3, r1
 80015d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80015e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	495c      	ldr	r1, [pc, #368]	; (800175c <HAL_I2C_Init+0x274>)
 80015ec:	428b      	cmp	r3, r1
 80015ee:	d819      	bhi.n	8001624 <HAL_I2C_Init+0x13c>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	1e59      	subs	r1, r3, #1
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001604:	400b      	ands	r3, r1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00a      	beq.n	8001620 <HAL_I2C_Init+0x138>
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1e59      	subs	r1, r3, #1
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	fbb1 f3f3 	udiv	r3, r1, r3
 8001618:	3301      	adds	r3, #1
 800161a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800161e:	e051      	b.n	80016c4 <HAL_I2C_Init+0x1dc>
 8001620:	2304      	movs	r3, #4
 8001622:	e04f      	b.n	80016c4 <HAL_I2C_Init+0x1dc>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d111      	bne.n	8001650 <HAL_I2C_Init+0x168>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	1e58      	subs	r0, r3, #1
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6859      	ldr	r1, [r3, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	440b      	add	r3, r1
 800163a:	fbb0 f3f3 	udiv	r3, r0, r3
 800163e:	3301      	adds	r3, #1
 8001640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001644:	2b00      	cmp	r3, #0
 8001646:	bf0c      	ite	eq
 8001648:	2301      	moveq	r3, #1
 800164a:	2300      	movne	r3, #0
 800164c:	b2db      	uxtb	r3, r3
 800164e:	e012      	b.n	8001676 <HAL_I2C_Init+0x18e>
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	1e58      	subs	r0, r3, #1
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6859      	ldr	r1, [r3, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	0099      	lsls	r1, r3, #2
 8001660:	440b      	add	r3, r1
 8001662:	fbb0 f3f3 	udiv	r3, r0, r3
 8001666:	3301      	adds	r3, #1
 8001668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800166c:	2b00      	cmp	r3, #0
 800166e:	bf0c      	ite	eq
 8001670:	2301      	moveq	r3, #1
 8001672:	2300      	movne	r3, #0
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_I2C_Init+0x196>
 800167a:	2301      	movs	r3, #1
 800167c:	e022      	b.n	80016c4 <HAL_I2C_Init+0x1dc>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d10e      	bne.n	80016a4 <HAL_I2C_Init+0x1bc>
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	1e58      	subs	r0, r3, #1
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6859      	ldr	r1, [r3, #4]
 800168e:	460b      	mov	r3, r1
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	440b      	add	r3, r1
 8001694:	fbb0 f3f3 	udiv	r3, r0, r3
 8001698:	3301      	adds	r3, #1
 800169a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800169e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016a2:	e00f      	b.n	80016c4 <HAL_I2C_Init+0x1dc>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	1e58      	subs	r0, r3, #1
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6859      	ldr	r1, [r3, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	0099      	lsls	r1, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016ba:	3301      	adds	r3, #1
 80016bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	6809      	ldr	r1, [r1, #0]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69da      	ldr	r2, [r3, #28]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	430a      	orrs	r2, r1
 80016e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80016f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6911      	ldr	r1, [r2, #16]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68d2      	ldr	r2, [r2, #12]
 80016fe:	4311      	orrs	r1, r2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6812      	ldr	r2, [r2, #0]
 8001704:	430b      	orrs	r3, r1
 8001706:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	695a      	ldr	r2, [r3, #20]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f042 0201 	orr.w	r2, r2, #1
 8001732:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2220      	movs	r2, #32
 800173e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	000186a0 	.word	0x000186a0
 8001760:	001e847f 	.word	0x001e847f
 8001764:	003d08ff 	.word	0x003d08ff
 8001768:	431bde83 	.word	0x431bde83
 800176c:	10624dd3 	.word	0x10624dd3

08001770 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af02      	add	r7, sp, #8
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	461a      	mov	r2, r3
 800177c:	460b      	mov	r3, r1
 800177e:	817b      	strh	r3, [r7, #10]
 8001780:	4613      	mov	r3, r2
 8001782:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fbe4 	bl	8000f50 <HAL_GetTick>
 8001788:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b20      	cmp	r3, #32
 8001794:	f040 80e0 	bne.w	8001958 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2319      	movs	r3, #25
 800179e:	2201      	movs	r2, #1
 80017a0:	4970      	ldr	r1, [pc, #448]	; (8001964 <HAL_I2C_Master_Transmit+0x1f4>)
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f000 fa92 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80017ae:	2302      	movs	r3, #2
 80017b0:	e0d3      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d101      	bne.n	80017c0 <HAL_I2C_Master_Transmit+0x50>
 80017bc:	2302      	movs	r3, #2
 80017be:	e0cc      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2201      	movs	r2, #1
 80017c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d007      	beq.n	80017e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f042 0201 	orr.w	r2, r2, #1
 80017e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2221      	movs	r2, #33	; 0x21
 80017fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2210      	movs	r2, #16
 8001802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2200      	movs	r2, #0
 800180a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	893a      	ldrh	r2, [r7, #8]
 8001816:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800181c:	b29a      	uxth	r2, r3
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4a50      	ldr	r2, [pc, #320]	; (8001968 <HAL_I2C_Master_Transmit+0x1f8>)
 8001826:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001828:	8979      	ldrh	r1, [r7, #10]
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	6a3a      	ldr	r2, [r7, #32]
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f000 f9ca 	bl	8001bc8 <I2C_MasterRequestWrite>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e08d      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	695b      	ldr	r3, [r3, #20]
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001854:	e066      	b.n	8001924 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	6a39      	ldr	r1, [r7, #32]
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f000 fb50 	bl	8001f00 <I2C_WaitOnTXEFlagUntilTimeout>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00d      	beq.n	8001882 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186a:	2b04      	cmp	r3, #4
 800186c:	d107      	bne.n	800187e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800187c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e06b      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001886:	781a      	ldrb	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189c:	b29b      	uxth	r3, r3
 800189e:	3b01      	subs	r3, #1
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018aa:	3b01      	subs	r3, #1
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d11b      	bne.n	80018f8 <HAL_I2C_Master_Transmit+0x188>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d017      	beq.n	80018f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	781a      	ldrb	r2, [r3, #0]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d8:	1c5a      	adds	r2, r3, #1
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f0:	3b01      	subs	r3, #1
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	6a39      	ldr	r1, [r7, #32]
 80018fc:	68f8      	ldr	r0, [r7, #12]
 80018fe:	f000 fb47 	bl	8001f90 <I2C_WaitOnBTFFlagUntilTimeout>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00d      	beq.n	8001924 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	2b04      	cmp	r3, #4
 800190e:	d107      	bne.n	8001920 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800191e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e01a      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001928:	2b00      	cmp	r3, #0
 800192a:	d194      	bne.n	8001856 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800193a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2220      	movs	r2, #32
 8001940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2200      	movs	r2, #0
 8001950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	e000      	b.n	800195a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001958:	2302      	movs	r3, #2
  }
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	00100002 	.word	0x00100002
 8001968:	ffff0000 	.word	0xffff0000

0800196c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08a      	sub	sp, #40	; 0x28
 8001970:	af02      	add	r7, sp, #8
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	607a      	str	r2, [r7, #4]
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	460b      	mov	r3, r1
 800197a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800197c:	f7ff fae8 	bl	8000f50 <HAL_GetTick>
 8001980:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001982:	2300      	movs	r3, #0
 8001984:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b20      	cmp	r3, #32
 8001990:	f040 8111 	bne.w	8001bb6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2319      	movs	r3, #25
 800199a:	2201      	movs	r2, #1
 800199c:	4988      	ldr	r1, [pc, #544]	; (8001bc0 <HAL_I2C_IsDeviceReady+0x254>)
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 f994 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80019aa:	2302      	movs	r3, #2
 80019ac:	e104      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d101      	bne.n	80019bc <HAL_I2C_IsDeviceReady+0x50>
 80019b8:	2302      	movs	r3, #2
 80019ba:	e0fd      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d007      	beq.n	80019e2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f042 0201 	orr.w	r2, r2, #1
 80019e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2224      	movs	r2, #36	; 0x24
 80019f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4a70      	ldr	r2, [pc, #448]	; (8001bc4 <HAL_I2C_IsDeviceReady+0x258>)
 8001a04:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a14:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a22:	68f8      	ldr	r0, [r7, #12]
 8001a24:	f000 f952 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00d      	beq.n	8001a4a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a3c:	d103      	bne.n	8001a46 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a44:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e0b6      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a4a:	897b      	ldrh	r3, [r7, #10]
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001a58:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001a5a:	f7ff fa79 	bl	8000f50 <HAL_GetTick>
 8001a5e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	bf0c      	ite	eq
 8001a6e:	2301      	moveq	r3, #1
 8001a70:	2300      	movne	r3, #0
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a84:	bf0c      	ite	eq
 8001a86:	2301      	moveq	r3, #1
 8001a88:	2300      	movne	r3, #0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001a8e:	e025      	b.n	8001adc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001a90:	f7ff fa5e 	bl	8000f50 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d302      	bcc.n	8001aa6 <HAL_I2C_IsDeviceReady+0x13a>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d103      	bne.n	8001aae <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	22a0      	movs	r2, #160	; 0xa0
 8001aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	bf0c      	ite	eq
 8001abc:	2301      	moveq	r3, #1
 8001abe:	2300      	movne	r3, #0
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ad2:	bf0c      	ite	eq
 8001ad4:	2301      	moveq	r3, #1
 8001ad6:	2300      	movne	r3, #0
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2ba0      	cmp	r3, #160	; 0xa0
 8001ae6:	d005      	beq.n	8001af4 <HAL_I2C_IsDeviceReady+0x188>
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d102      	bne.n	8001af4 <HAL_I2C_IsDeviceReady+0x188>
 8001aee:	7dbb      	ldrb	r3, [r7, #22]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0cd      	beq.n	8001a90 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2220      	movs	r2, #32
 8001af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d129      	bne.n	8001b5e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b18:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	2319      	movs	r3, #25
 8001b36:	2201      	movs	r2, #1
 8001b38:	4921      	ldr	r1, [pc, #132]	; (8001bc0 <HAL_I2C_IsDeviceReady+0x254>)
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 f8c6 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e036      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2220      	movs	r2, #32
 8001b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e02c      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b76:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	2319      	movs	r3, #25
 8001b7e:	2201      	movs	r2, #1
 8001b80:	490f      	ldr	r1, [pc, #60]	; (8001bc0 <HAL_I2C_IsDeviceReady+0x254>)
 8001b82:	68f8      	ldr	r0, [r7, #12]
 8001b84:	f000 f8a2 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e012      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	3301      	adds	r3, #1
 8001b96:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	f4ff af32 	bcc.w	8001a06 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2220      	movs	r2, #32
 8001ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e000      	b.n	8001bb8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001bb6:	2302      	movs	r3, #2
  }
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3720      	adds	r7, #32
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	00100002 	.word	0x00100002
 8001bc4:	ffff0000 	.word	0xffff0000

08001bc8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af02      	add	r7, sp, #8
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bdc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	d006      	beq.n	8001bf2 <I2C_MasterRequestWrite+0x2a>
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d003      	beq.n	8001bf2 <I2C_MasterRequestWrite+0x2a>
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001bf0:	d108      	bne.n	8001c04 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e00b      	b.n	8001c1c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	2b12      	cmp	r3, #18
 8001c0a:	d107      	bne.n	8001c1c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f000 f84f 	bl	8001ccc <I2C_WaitOnFlagUntilTimeout>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d00d      	beq.n	8001c50 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c42:	d103      	bne.n	8001c4c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e035      	b.n	8001cbc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c58:	d108      	bne.n	8001c6c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c5a:	897b      	ldrh	r3, [r7, #10]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	461a      	mov	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001c68:	611a      	str	r2, [r3, #16]
 8001c6a:	e01b      	b.n	8001ca4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001c6c:	897b      	ldrh	r3, [r7, #10]
 8001c6e:	11db      	asrs	r3, r3, #7
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f003 0306 	and.w	r3, r3, #6
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f063 030f 	orn	r3, r3, #15
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	490e      	ldr	r1, [pc, #56]	; (8001cc4 <I2C_MasterRequestWrite+0xfc>)
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	f000 f898 	bl	8001dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e010      	b.n	8001cbc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001c9a:	897b      	ldrh	r3, [r7, #10]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	4907      	ldr	r1, [pc, #28]	; (8001cc8 <I2C_MasterRequestWrite+0x100>)
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	f000 f888 	bl	8001dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	00010008 	.word	0x00010008
 8001cc8:	00010002 	.word	0x00010002

08001ccc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	603b      	str	r3, [r7, #0]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cdc:	e048      	b.n	8001d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d044      	beq.n	8001d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ce6:	f7ff f933 	bl	8000f50 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d302      	bcc.n	8001cfc <I2C_WaitOnFlagUntilTimeout+0x30>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d139      	bne.n	8001d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	0c1b      	lsrs	r3, r3, #16
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d10d      	bne.n	8001d22 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	43da      	mvns	r2, r3
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	4013      	ands	r3, r2
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	bf0c      	ite	eq
 8001d18:	2301      	moveq	r3, #1
 8001d1a:	2300      	movne	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	461a      	mov	r2, r3
 8001d20:	e00c      	b.n	8001d3c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	43da      	mvns	r2, r3
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	bf0c      	ite	eq
 8001d34:	2301      	moveq	r3, #1
 8001d36:	2300      	movne	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d116      	bne.n	8001d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2220      	movs	r2, #32
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	f043 0220 	orr.w	r2, r3, #32
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e023      	b.n	8001db8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	0c1b      	lsrs	r3, r3, #16
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d10d      	bne.n	8001d96 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	695b      	ldr	r3, [r3, #20]
 8001d80:	43da      	mvns	r2, r3
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	4013      	ands	r3, r2
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	bf0c      	ite	eq
 8001d8c:	2301      	moveq	r3, #1
 8001d8e:	2300      	movne	r3, #0
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	461a      	mov	r2, r3
 8001d94:	e00c      	b.n	8001db0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	43da      	mvns	r2, r3
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	4013      	ands	r3, r2
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	bf0c      	ite	eq
 8001da8:	2301      	moveq	r3, #1
 8001daa:	2300      	movne	r3, #0
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	461a      	mov	r2, r3
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d093      	beq.n	8001cde <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
 8001dcc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001dce:	e071      	b.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dde:	d123      	bne.n	8001e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001df8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2220      	movs	r2, #32
 8001e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f043 0204 	orr.w	r2, r3, #4
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e067      	b.n	8001ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2e:	d041      	beq.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e30:	f7ff f88e 	bl	8000f50 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d302      	bcc.n	8001e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d136      	bne.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	0c1b      	lsrs	r3, r3, #16
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d10c      	bne.n	8001e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	43da      	mvns	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	bf14      	ite	ne
 8001e62:	2301      	movne	r3, #1
 8001e64:	2300      	moveq	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	e00b      	b.n	8001e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	43da      	mvns	r2, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	4013      	ands	r3, r2
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	bf14      	ite	ne
 8001e7c:	2301      	movne	r3, #1
 8001e7e:	2300      	moveq	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d016      	beq.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	f043 0220 	orr.w	r2, r3, #32
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e021      	b.n	8001ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	0c1b      	lsrs	r3, r3, #16
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d10c      	bne.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	43da      	mvns	r2, r3
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	bf14      	ite	ne
 8001ed0:	2301      	movne	r3, #1
 8001ed2:	2300      	moveq	r3, #0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	e00b      	b.n	8001ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bf14      	ite	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	2300      	moveq	r3, #0
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	f47f af6d 	bne.w	8001dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f0c:	e034      	b.n	8001f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 f886 	bl	8002020 <I2C_IsAcknowledgeFailed>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e034      	b.n	8001f88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f24:	d028      	beq.n	8001f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f26:	f7ff f813 	bl	8000f50 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	68ba      	ldr	r2, [r7, #8]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d302      	bcc.n	8001f3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d11d      	bne.n	8001f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f46:	2b80      	cmp	r3, #128	; 0x80
 8001f48:	d016      	beq.n	8001f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2220      	movs	r2, #32
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f043 0220 	orr.w	r2, r3, #32
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e007      	b.n	8001f88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f82:	2b80      	cmp	r3, #128	; 0x80
 8001f84:	d1c3      	bne.n	8001f0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f9c:	e034      	b.n	8002008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f000 f83e 	bl	8002020 <I2C_IsAcknowledgeFailed>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e034      	b.n	8002018 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb4:	d028      	beq.n	8002008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fb6:	f7fe ffcb 	bl	8000f50 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d302      	bcc.n	8001fcc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d11d      	bne.n	8002008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f003 0304 	and.w	r3, r3, #4
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d016      	beq.n	8002008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	f043 0220 	orr.w	r2, r3, #32
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e007      	b.n	8002018 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	2b04      	cmp	r3, #4
 8002014:	d1c3      	bne.n	8001f9e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002036:	d11b      	bne.n	8002070 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002040:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2220      	movs	r2, #32
 800204c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	f043 0204 	orr.w	r2, r3, #4
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e267      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d075      	beq.n	800218a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800209e:	4b88      	ldr	r3, [pc, #544]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 030c 	and.w	r3, r3, #12
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d00c      	beq.n	80020c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020aa:	4b85      	ldr	r3, [pc, #532]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020b2:	2b08      	cmp	r3, #8
 80020b4:	d112      	bne.n	80020dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020b6:	4b82      	ldr	r3, [pc, #520]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020c2:	d10b      	bne.n	80020dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c4:	4b7e      	ldr	r3, [pc, #504]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d05b      	beq.n	8002188 <HAL_RCC_OscConfig+0x108>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d157      	bne.n	8002188 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e242      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020e4:	d106      	bne.n	80020f4 <HAL_RCC_OscConfig+0x74>
 80020e6:	4b76      	ldr	r3, [pc, #472]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a75      	ldr	r2, [pc, #468]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80020ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	e01d      	b.n	8002130 <HAL_RCC_OscConfig+0xb0>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020fc:	d10c      	bne.n	8002118 <HAL_RCC_OscConfig+0x98>
 80020fe:	4b70      	ldr	r3, [pc, #448]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a6f      	ldr	r2, [pc, #444]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002108:	6013      	str	r3, [r2, #0]
 800210a:	4b6d      	ldr	r3, [pc, #436]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a6c      	ldr	r2, [pc, #432]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e00b      	b.n	8002130 <HAL_RCC_OscConfig+0xb0>
 8002118:	4b69      	ldr	r3, [pc, #420]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a68      	ldr	r2, [pc, #416]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800211e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	4b66      	ldr	r3, [pc, #408]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a65      	ldr	r2, [pc, #404]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800212a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800212e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d013      	beq.n	8002160 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7fe ff0a 	bl	8000f50 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002140:	f7fe ff06 	bl	8000f50 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	; 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e207      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002152:	4b5b      	ldr	r3, [pc, #364]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0f0      	beq.n	8002140 <HAL_RCC_OscConfig+0xc0>
 800215e:	e014      	b.n	800218a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7fe fef6 	bl	8000f50 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002168:	f7fe fef2 	bl	8000f50 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b64      	cmp	r3, #100	; 0x64
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e1f3      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217a:	4b51      	ldr	r3, [pc, #324]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1f0      	bne.n	8002168 <HAL_RCC_OscConfig+0xe8>
 8002186:	e000      	b.n	800218a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d063      	beq.n	800225e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002196:	4b4a      	ldr	r3, [pc, #296]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00b      	beq.n	80021ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021a2:	4b47      	ldr	r3, [pc, #284]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d11c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021ae:	4b44      	ldr	r3, [pc, #272]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d116      	bne.n	80021e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ba:	4b41      	ldr	r3, [pc, #260]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d005      	beq.n	80021d2 <HAL_RCC_OscConfig+0x152>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d001      	beq.n	80021d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e1c7      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d2:	4b3b      	ldr	r3, [pc, #236]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	4937      	ldr	r1, [pc, #220]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e6:	e03a      	b.n	800225e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d020      	beq.n	8002232 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021f0:	4b34      	ldr	r3, [pc, #208]	; (80022c4 <HAL_RCC_OscConfig+0x244>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f6:	f7fe feab 	bl	8000f50 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fe:	f7fe fea7 	bl	8000f50 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e1a8      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002210:	4b2b      	ldr	r3, [pc, #172]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0302 	and.w	r3, r3, #2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0f0      	beq.n	80021fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800221c:	4b28      	ldr	r3, [pc, #160]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4925      	ldr	r1, [pc, #148]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 800222c:	4313      	orrs	r3, r2
 800222e:	600b      	str	r3, [r1, #0]
 8002230:	e015      	b.n	800225e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002232:	4b24      	ldr	r3, [pc, #144]	; (80022c4 <HAL_RCC_OscConfig+0x244>)
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7fe fe8a 	bl	8000f50 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002240:	f7fe fe86 	bl	8000f50 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e187      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1f0      	bne.n	8002240 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0308 	and.w	r3, r3, #8
 8002266:	2b00      	cmp	r3, #0
 8002268:	d036      	beq.n	80022d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d016      	beq.n	80022a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002272:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <HAL_RCC_OscConfig+0x248>)
 8002274:	2201      	movs	r2, #1
 8002276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002278:	f7fe fe6a 	bl	8000f50 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002280:	f7fe fe66 	bl	8000f50 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e167      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002292:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_RCC_OscConfig+0x240>)
 8002294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x200>
 800229e:	e01b      	b.n	80022d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a0:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <HAL_RCC_OscConfig+0x248>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a6:	f7fe fe53 	bl	8000f50 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ac:	e00e      	b.n	80022cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ae:	f7fe fe4f 	bl	8000f50 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d907      	bls.n	80022cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e150      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
 80022c0:	40023800 	.word	0x40023800
 80022c4:	42470000 	.word	0x42470000
 80022c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022cc:	4b88      	ldr	r3, [pc, #544]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80022ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1ea      	bne.n	80022ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f000 8097 	beq.w	8002414 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e6:	2300      	movs	r3, #0
 80022e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ea:	4b81      	ldr	r3, [pc, #516]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10f      	bne.n	8002316 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	4b7d      	ldr	r3, [pc, #500]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	4a7c      	ldr	r2, [pc, #496]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002304:	6413      	str	r3, [r2, #64]	; 0x40
 8002306:	4b7a      	ldr	r3, [pc, #488]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002312:	2301      	movs	r3, #1
 8002314:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002316:	4b77      	ldr	r3, [pc, #476]	; (80024f4 <HAL_RCC_OscConfig+0x474>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231e:	2b00      	cmp	r3, #0
 8002320:	d118      	bne.n	8002354 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002322:	4b74      	ldr	r3, [pc, #464]	; (80024f4 <HAL_RCC_OscConfig+0x474>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a73      	ldr	r2, [pc, #460]	; (80024f4 <HAL_RCC_OscConfig+0x474>)
 8002328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232e:	f7fe fe0f 	bl	8000f50 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002336:	f7fe fe0b 	bl	8000f50 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e10c      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002348:	4b6a      	ldr	r3, [pc, #424]	; (80024f4 <HAL_RCC_OscConfig+0x474>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d106      	bne.n	800236a <HAL_RCC_OscConfig+0x2ea>
 800235c:	4b64      	ldr	r3, [pc, #400]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002360:	4a63      	ldr	r2, [pc, #396]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6713      	str	r3, [r2, #112]	; 0x70
 8002368:	e01c      	b.n	80023a4 <HAL_RCC_OscConfig+0x324>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b05      	cmp	r3, #5
 8002370:	d10c      	bne.n	800238c <HAL_RCC_OscConfig+0x30c>
 8002372:	4b5f      	ldr	r3, [pc, #380]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002376:	4a5e      	ldr	r2, [pc, #376]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	6713      	str	r3, [r2, #112]	; 0x70
 800237e:	4b5c      	ldr	r3, [pc, #368]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002382:	4a5b      	ldr	r2, [pc, #364]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6713      	str	r3, [r2, #112]	; 0x70
 800238a:	e00b      	b.n	80023a4 <HAL_RCC_OscConfig+0x324>
 800238c:	4b58      	ldr	r3, [pc, #352]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800238e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002390:	4a57      	ldr	r2, [pc, #348]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002392:	f023 0301 	bic.w	r3, r3, #1
 8002396:	6713      	str	r3, [r2, #112]	; 0x70
 8002398:	4b55      	ldr	r3, [pc, #340]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800239a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239c:	4a54      	ldr	r2, [pc, #336]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800239e:	f023 0304 	bic.w	r3, r3, #4
 80023a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d015      	beq.n	80023d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ac:	f7fe fdd0 	bl	8000f50 <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023b2:	e00a      	b.n	80023ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b4:	f7fe fdcc 	bl	8000f50 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e0cb      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ca:	4b49      	ldr	r3, [pc, #292]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80023cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0ee      	beq.n	80023b4 <HAL_RCC_OscConfig+0x334>
 80023d6:	e014      	b.n	8002402 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d8:	f7fe fdba 	bl	8000f50 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023de:	e00a      	b.n	80023f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e0:	f7fe fdb6 	bl	8000f50 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e0b5      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f6:	4b3e      	ldr	r3, [pc, #248]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80023f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1ee      	bne.n	80023e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002402:	7dfb      	ldrb	r3, [r7, #23]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d105      	bne.n	8002414 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002408:	4b39      	ldr	r3, [pc, #228]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	4a38      	ldr	r2, [pc, #224]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 800240e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002412:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80a1 	beq.w	8002560 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800241e:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f003 030c 	and.w	r3, r3, #12
 8002426:	2b08      	cmp	r3, #8
 8002428:	d05c      	beq.n	80024e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d141      	bne.n	80024b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002432:	4b31      	ldr	r3, [pc, #196]	; (80024f8 <HAL_RCC_OscConfig+0x478>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7fe fd8a 	bl	8000f50 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7fe fd86 	bl	8000f50 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e087      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002452:	4b27      	ldr	r3, [pc, #156]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69da      	ldr	r2, [r3, #28]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246c:	019b      	lsls	r3, r3, #6
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002474:	085b      	lsrs	r3, r3, #1
 8002476:	3b01      	subs	r3, #1
 8002478:	041b      	lsls	r3, r3, #16
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002480:	061b      	lsls	r3, r3, #24
 8002482:	491b      	ldr	r1, [pc, #108]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 8002484:	4313      	orrs	r3, r2
 8002486:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002488:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <HAL_RCC_OscConfig+0x478>)
 800248a:	2201      	movs	r2, #1
 800248c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248e:	f7fe fd5f 	bl	8000f50 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002496:	f7fe fd5b 	bl	8000f50 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e05c      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x416>
 80024b4:	e054      	b.n	8002560 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <HAL_RCC_OscConfig+0x478>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7fe fd48 	bl	8000f50 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7fe fd44 	bl	8000f50 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e045      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d6:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <HAL_RCC_OscConfig+0x470>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f0      	bne.n	80024c4 <HAL_RCC_OscConfig+0x444>
 80024e2:	e03d      	b.n	8002560 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d107      	bne.n	80024fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e038      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40007000 	.word	0x40007000
 80024f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024fc:	4b1b      	ldr	r3, [pc, #108]	; (800256c <HAL_RCC_OscConfig+0x4ec>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d028      	beq.n	800255c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d121      	bne.n	800255c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002522:	429a      	cmp	r2, r3
 8002524:	d11a      	bne.n	800255c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800252c:	4013      	ands	r3, r2
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002532:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002534:	4293      	cmp	r3, r2
 8002536:	d111      	bne.n	800255c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002542:	085b      	lsrs	r3, r3, #1
 8002544:	3b01      	subs	r3, #1
 8002546:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002548:	429a      	cmp	r2, r3
 800254a:	d107      	bne.n	800255c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002556:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002558:	429a      	cmp	r2, r3
 800255a:	d001      	beq.n	8002560 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800

08002570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0cc      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002584:	4b68      	ldr	r3, [pc, #416]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d90c      	bls.n	80025ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002592:	4b65      	ldr	r3, [pc, #404]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800259a:	4b63      	ldr	r3, [pc, #396]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0b8      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d020      	beq.n	80025fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d005      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025c4:	4b59      	ldr	r3, [pc, #356]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	4a58      	ldr	r2, [pc, #352]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025dc:	4b53      	ldr	r3, [pc, #332]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	4a52      	ldr	r2, [pc, #328]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e8:	4b50      	ldr	r3, [pc, #320]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	494d      	ldr	r1, [pc, #308]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d044      	beq.n	8002690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260e:	4b47      	ldr	r3, [pc, #284]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d119      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e07f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d003      	beq.n	800262e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800262a:	2b03      	cmp	r3, #3
 800262c:	d107      	bne.n	800263e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262e:	4b3f      	ldr	r3, [pc, #252]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e06f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263e:	4b3b      	ldr	r3, [pc, #236]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e067      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800264e:	4b37      	ldr	r3, [pc, #220]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f023 0203 	bic.w	r2, r3, #3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	4934      	ldr	r1, [pc, #208]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002660:	f7fe fc76 	bl	8000f50 <HAL_GetTick>
 8002664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002666:	e00a      	b.n	800267e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002668:	f7fe fc72 	bl	8000f50 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	f241 3288 	movw	r2, #5000	; 0x1388
 8002676:	4293      	cmp	r3, r2
 8002678:	d901      	bls.n	800267e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e04f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267e:	4b2b      	ldr	r3, [pc, #172]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 020c 	and.w	r2, r3, #12
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	429a      	cmp	r2, r3
 800268e:	d1eb      	bne.n	8002668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002690:	4b25      	ldr	r3, [pc, #148]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d20c      	bcs.n	80026b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a6:	4b20      	ldr	r3, [pc, #128]	; (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e032      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d008      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	4916      	ldr	r1, [pc, #88]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d009      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026e2:	4b12      	ldr	r3, [pc, #72]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	490e      	ldr	r1, [pc, #56]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026f6:	f000 f821 	bl	800273c <HAL_RCC_GetSysClockFreq>
 80026fa:	4602      	mov	r2, r0
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	091b      	lsrs	r3, r3, #4
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	490a      	ldr	r1, [pc, #40]	; (8002730 <HAL_RCC_ClockConfig+0x1c0>)
 8002708:	5ccb      	ldrb	r3, [r1, r3]
 800270a:	fa22 f303 	lsr.w	r3, r2, r3
 800270e:	4a09      	ldr	r2, [pc, #36]	; (8002734 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002712:	4b09      	ldr	r3, [pc, #36]	; (8002738 <HAL_RCC_ClockConfig+0x1c8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fbd6 	bl	8000ec8 <HAL_InitTick>

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023c00 	.word	0x40023c00
 800272c:	40023800 	.word	0x40023800
 8002730:	08004530 	.word	0x08004530
 8002734:	20000000 	.word	0x20000000
 8002738:	20000004 	.word	0x20000004

0800273c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800273c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002740:	b094      	sub	sp, #80	; 0x50
 8002742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8002748:	2300      	movs	r3, #0
 800274a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002754:	4b79      	ldr	r3, [pc, #484]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 030c 	and.w	r3, r3, #12
 800275c:	2b08      	cmp	r3, #8
 800275e:	d00d      	beq.n	800277c <HAL_RCC_GetSysClockFreq+0x40>
 8002760:	2b08      	cmp	r3, #8
 8002762:	f200 80e1 	bhi.w	8002928 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x34>
 800276a:	2b04      	cmp	r3, #4
 800276c:	d003      	beq.n	8002776 <HAL_RCC_GetSysClockFreq+0x3a>
 800276e:	e0db      	b.n	8002928 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002770:	4b73      	ldr	r3, [pc, #460]	; (8002940 <HAL_RCC_GetSysClockFreq+0x204>)
 8002772:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002774:	e0db      	b.n	800292e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002776:	4b73      	ldr	r3, [pc, #460]	; (8002944 <HAL_RCC_GetSysClockFreq+0x208>)
 8002778:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800277a:	e0d8      	b.n	800292e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800277c:	4b6f      	ldr	r3, [pc, #444]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002784:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002786:	4b6d      	ldr	r3, [pc, #436]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d063      	beq.n	800285a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002792:	4b6a      	ldr	r3, [pc, #424]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	099b      	lsrs	r3, r3, #6
 8002798:	2200      	movs	r2, #0
 800279a:	63bb      	str	r3, [r7, #56]	; 0x38
 800279c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800279e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a4:	633b      	str	r3, [r7, #48]	; 0x30
 80027a6:	2300      	movs	r3, #0
 80027a8:	637b      	str	r3, [r7, #52]	; 0x34
 80027aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80027ae:	4622      	mov	r2, r4
 80027b0:	462b      	mov	r3, r5
 80027b2:	f04f 0000 	mov.w	r0, #0
 80027b6:	f04f 0100 	mov.w	r1, #0
 80027ba:	0159      	lsls	r1, r3, #5
 80027bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027c0:	0150      	lsls	r0, r2, #5
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4621      	mov	r1, r4
 80027c8:	1a51      	subs	r1, r2, r1
 80027ca:	6139      	str	r1, [r7, #16]
 80027cc:	4629      	mov	r1, r5
 80027ce:	eb63 0301 	sbc.w	r3, r3, r1
 80027d2:	617b      	str	r3, [r7, #20]
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027e0:	4659      	mov	r1, fp
 80027e2:	018b      	lsls	r3, r1, #6
 80027e4:	4651      	mov	r1, sl
 80027e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027ea:	4651      	mov	r1, sl
 80027ec:	018a      	lsls	r2, r1, #6
 80027ee:	4651      	mov	r1, sl
 80027f0:	ebb2 0801 	subs.w	r8, r2, r1
 80027f4:	4659      	mov	r1, fp
 80027f6:	eb63 0901 	sbc.w	r9, r3, r1
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002806:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800280a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800280e:	4690      	mov	r8, r2
 8002810:	4699      	mov	r9, r3
 8002812:	4623      	mov	r3, r4
 8002814:	eb18 0303 	adds.w	r3, r8, r3
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	462b      	mov	r3, r5
 800281c:	eb49 0303 	adc.w	r3, r9, r3
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	f04f 0300 	mov.w	r3, #0
 800282a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800282e:	4629      	mov	r1, r5
 8002830:	024b      	lsls	r3, r1, #9
 8002832:	4621      	mov	r1, r4
 8002834:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002838:	4621      	mov	r1, r4
 800283a:	024a      	lsls	r2, r1, #9
 800283c:	4610      	mov	r0, r2
 800283e:	4619      	mov	r1, r3
 8002840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002842:	2200      	movs	r2, #0
 8002844:	62bb      	str	r3, [r7, #40]	; 0x28
 8002846:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002848:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800284c:	f7fd fd18 	bl	8000280 <__aeabi_uldivmod>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4613      	mov	r3, r2
 8002856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002858:	e058      	b.n	800290c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800285a:	4b38      	ldr	r3, [pc, #224]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	099b      	lsrs	r3, r3, #6
 8002860:	2200      	movs	r2, #0
 8002862:	4618      	mov	r0, r3
 8002864:	4611      	mov	r1, r2
 8002866:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800286a:	623b      	str	r3, [r7, #32]
 800286c:	2300      	movs	r3, #0
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
 8002870:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002874:	4642      	mov	r2, r8
 8002876:	464b      	mov	r3, r9
 8002878:	f04f 0000 	mov.w	r0, #0
 800287c:	f04f 0100 	mov.w	r1, #0
 8002880:	0159      	lsls	r1, r3, #5
 8002882:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002886:	0150      	lsls	r0, r2, #5
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4641      	mov	r1, r8
 800288e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002892:	4649      	mov	r1, r9
 8002894:	eb63 0b01 	sbc.w	fp, r3, r1
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	f04f 0300 	mov.w	r3, #0
 80028a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028ac:	ebb2 040a 	subs.w	r4, r2, sl
 80028b0:	eb63 050b 	sbc.w	r5, r3, fp
 80028b4:	f04f 0200 	mov.w	r2, #0
 80028b8:	f04f 0300 	mov.w	r3, #0
 80028bc:	00eb      	lsls	r3, r5, #3
 80028be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028c2:	00e2      	lsls	r2, r4, #3
 80028c4:	4614      	mov	r4, r2
 80028c6:	461d      	mov	r5, r3
 80028c8:	4643      	mov	r3, r8
 80028ca:	18e3      	adds	r3, r4, r3
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	464b      	mov	r3, r9
 80028d0:	eb45 0303 	adc.w	r3, r5, r3
 80028d4:	607b      	str	r3, [r7, #4]
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028e2:	4629      	mov	r1, r5
 80028e4:	028b      	lsls	r3, r1, #10
 80028e6:	4621      	mov	r1, r4
 80028e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028ec:	4621      	mov	r1, r4
 80028ee:	028a      	lsls	r2, r1, #10
 80028f0:	4610      	mov	r0, r2
 80028f2:	4619      	mov	r1, r3
 80028f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028f6:	2200      	movs	r2, #0
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	61fa      	str	r2, [r7, #28]
 80028fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002900:	f7fd fcbe 	bl	8000280 <__aeabi_uldivmod>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4613      	mov	r3, r2
 800290a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_RCC_GetSysClockFreq+0x200>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	0c1b      	lsrs	r3, r3, #16
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	3301      	adds	r3, #1
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800291c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800291e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002920:	fbb2 f3f3 	udiv	r3, r2, r3
 8002924:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002926:	e002      	b.n	800292e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <HAL_RCC_GetSysClockFreq+0x204>)
 800292a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800292c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800292e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002930:	4618      	mov	r0, r3
 8002932:	3750      	adds	r7, #80	; 0x50
 8002934:	46bd      	mov	sp, r7
 8002936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800293a:	bf00      	nop
 800293c:	40023800 	.word	0x40023800
 8002940:	00f42400 	.word	0x00f42400
 8002944:	007a1200 	.word	0x007a1200

08002948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800294c:	4b03      	ldr	r3, [pc, #12]	; (800295c <HAL_RCC_GetHCLKFreq+0x14>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	20000000 	.word	0x20000000

08002960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002964:	f7ff fff0 	bl	8002948 <HAL_RCC_GetHCLKFreq>
 8002968:	4602      	mov	r2, r0
 800296a:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	0a9b      	lsrs	r3, r3, #10
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	4903      	ldr	r1, [pc, #12]	; (8002984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002976:	5ccb      	ldrb	r3, [r1, r3]
 8002978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800297c:	4618      	mov	r0, r3
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40023800 	.word	0x40023800
 8002984:	08004540 	.word	0x08004540

08002988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800298c:	f7ff ffdc 	bl	8002948 <HAL_RCC_GetHCLKFreq>
 8002990:	4602      	mov	r2, r0
 8002992:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	0b5b      	lsrs	r3, r3, #13
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	4903      	ldr	r1, [pc, #12]	; (80029ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800299e:	5ccb      	ldrb	r3, [r1, r3]
 80029a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40023800 	.word	0x40023800
 80029ac:	08004540 	.word	0x08004540

080029b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e042      	b.n	8002a48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7fe f902 	bl	8000be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2224      	movs	r2, #36	; 0x24
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f973 	bl	8002ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	695a      	ldr	r2, [r3, #20]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2220      	movs	r2, #32
 8002a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b08a      	sub	sp, #40	; 0x28
 8002a54:	af02      	add	r7, sp, #8
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	603b      	str	r3, [r7, #0]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d175      	bne.n	8002b5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_UART_Transmit+0x2c>
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e06e      	b.n	8002b5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2221      	movs	r2, #33	; 0x21
 8002a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a8e:	f7fe fa5f 	bl	8000f50 <HAL_GetTick>
 8002a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	88fa      	ldrh	r2, [r7, #6]
 8002a98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	88fa      	ldrh	r2, [r7, #6]
 8002a9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa8:	d108      	bne.n	8002abc <HAL_UART_Transmit+0x6c>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d104      	bne.n	8002abc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	61bb      	str	r3, [r7, #24]
 8002aba:	e003      	b.n	8002ac4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ac4:	e02e      	b.n	8002b24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2200      	movs	r2, #0
 8002ace:	2180      	movs	r1, #128	; 0x80
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 f848 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e03a      	b.n	8002b5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10b      	bne.n	8002b06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002afc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	3302      	adds	r3, #2
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	e007      	b.n	8002b16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	781a      	ldrb	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	3301      	adds	r3, #1
 8002b14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1cb      	bne.n	8002ac6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	2200      	movs	r2, #0
 8002b36:	2140      	movs	r1, #64	; 0x40
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f814 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e006      	b.n	8002b5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2220      	movs	r2, #32
 8002b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	e000      	b.n	8002b5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b5c:	2302      	movs	r3, #2
  }
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3720      	adds	r7, #32
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b086      	sub	sp, #24
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	603b      	str	r3, [r7, #0]
 8002b72:	4613      	mov	r3, r2
 8002b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b76:	e03b      	b.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7e:	d037      	beq.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b80:	f7fe f9e6 	bl	8000f50 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	6a3a      	ldr	r2, [r7, #32]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d302      	bcc.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e03a      	b.n	8002c10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d023      	beq.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b80      	cmp	r3, #128	; 0x80
 8002bac:	d020      	beq.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b40      	cmp	r3, #64	; 0x40
 8002bb2:	d01d      	beq.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b08      	cmp	r3, #8
 8002bc0:	d116      	bne.n	8002bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	617b      	str	r3, [r7, #20]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f81d 	bl	8002c18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2208      	movs	r2, #8
 8002be2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e00f      	b.n	8002c10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	bf0c      	ite	eq
 8002c00:	2301      	moveq	r3, #1
 8002c02:	2300      	movne	r3, #0
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d0b4      	beq.n	8002b78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b095      	sub	sp, #84	; 0x54
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	330c      	adds	r3, #12
 8002c26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c2a:	e853 3f00 	ldrex	r3, [r3]
 8002c2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	330c      	adds	r3, #12
 8002c3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c40:	643a      	str	r2, [r7, #64]	; 0x40
 8002c42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c48:	e841 2300 	strex	r3, r2, [r1]
 8002c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1e5      	bne.n	8002c20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3314      	adds	r3, #20
 8002c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	e853 3f00 	ldrex	r3, [r3]
 8002c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	f023 0301 	bic.w	r3, r3, #1
 8002c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3314      	adds	r3, #20
 8002c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c7c:	e841 2300 	strex	r3, r2, [r1]
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1e5      	bne.n	8002c54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d119      	bne.n	8002cc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	330c      	adds	r3, #12
 8002c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	e853 3f00 	ldrex	r3, [r3]
 8002c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f023 0310 	bic.w	r3, r3, #16
 8002ca6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	330c      	adds	r3, #12
 8002cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cb0:	61ba      	str	r2, [r7, #24]
 8002cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb4:	6979      	ldr	r1, [r7, #20]
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	e841 2300 	strex	r3, r2, [r1]
 8002cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1e5      	bne.n	8002c90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002cd2:	bf00      	nop
 8002cd4:	3754      	adds	r7, #84	; 0x54
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce4:	b0c0      	sub	sp, #256	; 0x100
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cfc:	68d9      	ldr	r1, [r3, #12]
 8002cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	ea40 0301 	orr.w	r3, r0, r1
 8002d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d38:	f021 010c 	bic.w	r1, r1, #12
 8002d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d46:	430b      	orrs	r3, r1
 8002d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5a:	6999      	ldr	r1, [r3, #24]
 8002d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	ea40 0301 	orr.w	r3, r0, r1
 8002d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4b8f      	ldr	r3, [pc, #572]	; (8002fac <UART_SetConfig+0x2cc>)
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d005      	beq.n	8002d80 <UART_SetConfig+0xa0>
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	4b8d      	ldr	r3, [pc, #564]	; (8002fb0 <UART_SetConfig+0x2d0>)
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d104      	bne.n	8002d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d80:	f7ff fe02 	bl	8002988 <HAL_RCC_GetPCLK2Freq>
 8002d84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d88:	e003      	b.n	8002d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d8a:	f7ff fde9 	bl	8002960 <HAL_RCC_GetPCLK1Freq>
 8002d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d9c:	f040 810c 	bne.w	8002fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002daa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002db2:	4622      	mov	r2, r4
 8002db4:	462b      	mov	r3, r5
 8002db6:	1891      	adds	r1, r2, r2
 8002db8:	65b9      	str	r1, [r7, #88]	; 0x58
 8002dba:	415b      	adcs	r3, r3
 8002dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	eb12 0801 	adds.w	r8, r2, r1
 8002dc8:	4629      	mov	r1, r5
 8002dca:	eb43 0901 	adc.w	r9, r3, r1
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002de2:	4690      	mov	r8, r2
 8002de4:	4699      	mov	r9, r3
 8002de6:	4623      	mov	r3, r4
 8002de8:	eb18 0303 	adds.w	r3, r8, r3
 8002dec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002df0:	462b      	mov	r3, r5
 8002df2:	eb49 0303 	adc.w	r3, r9, r3
 8002df6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e06:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e0e:	460b      	mov	r3, r1
 8002e10:	18db      	adds	r3, r3, r3
 8002e12:	653b      	str	r3, [r7, #80]	; 0x50
 8002e14:	4613      	mov	r3, r2
 8002e16:	eb42 0303 	adc.w	r3, r2, r3
 8002e1a:	657b      	str	r3, [r7, #84]	; 0x54
 8002e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e24:	f7fd fa2c 	bl	8000280 <__aeabi_uldivmod>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	4b61      	ldr	r3, [pc, #388]	; (8002fb4 <UART_SetConfig+0x2d4>)
 8002e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e32:	095b      	lsrs	r3, r3, #5
 8002e34:	011c      	lsls	r4, r3, #4
 8002e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e40:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e48:	4642      	mov	r2, r8
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	1891      	adds	r1, r2, r2
 8002e4e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e50:	415b      	adcs	r3, r3
 8002e52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e58:	4641      	mov	r1, r8
 8002e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8002e5e:	4649      	mov	r1, r9
 8002e60:	eb43 0b01 	adc.w	fp, r3, r1
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e78:	4692      	mov	sl, r2
 8002e7a:	469b      	mov	fp, r3
 8002e7c:	4643      	mov	r3, r8
 8002e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8002e82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e86:	464b      	mov	r3, r9
 8002e88:	eb4b 0303 	adc.w	r3, fp, r3
 8002e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	18db      	adds	r3, r3, r3
 8002ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8002eaa:	4613      	mov	r3, r2
 8002eac:	eb42 0303 	adc.w	r3, r2, r3
 8002eb0:	647b      	str	r3, [r7, #68]	; 0x44
 8002eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002eba:	f7fd f9e1 	bl	8000280 <__aeabi_uldivmod>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4b3b      	ldr	r3, [pc, #236]	; (8002fb4 <UART_SetConfig+0x2d4>)
 8002ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	2264      	movs	r2, #100	; 0x64
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	1acb      	subs	r3, r1, r3
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002eda:	4b36      	ldr	r3, [pc, #216]	; (8002fb4 <UART_SetConfig+0x2d4>)
 8002edc:	fba3 2302 	umull	r2, r3, r3, r2
 8002ee0:	095b      	lsrs	r3, r3, #5
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ee8:	441c      	add	r4, r3
 8002eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002efc:	4642      	mov	r2, r8
 8002efe:	464b      	mov	r3, r9
 8002f00:	1891      	adds	r1, r2, r2
 8002f02:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f04:	415b      	adcs	r3, r3
 8002f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f0c:	4641      	mov	r1, r8
 8002f0e:	1851      	adds	r1, r2, r1
 8002f10:	6339      	str	r1, [r7, #48]	; 0x30
 8002f12:	4649      	mov	r1, r9
 8002f14:	414b      	adcs	r3, r1
 8002f16:	637b      	str	r3, [r7, #52]	; 0x34
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f24:	4659      	mov	r1, fp
 8002f26:	00cb      	lsls	r3, r1, #3
 8002f28:	4651      	mov	r1, sl
 8002f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f2e:	4651      	mov	r1, sl
 8002f30:	00ca      	lsls	r2, r1, #3
 8002f32:	4610      	mov	r0, r2
 8002f34:	4619      	mov	r1, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	4642      	mov	r2, r8
 8002f3a:	189b      	adds	r3, r3, r2
 8002f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f40:	464b      	mov	r3, r9
 8002f42:	460a      	mov	r2, r1
 8002f44:	eb42 0303 	adc.w	r3, r2, r3
 8002f48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f58:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f60:	460b      	mov	r3, r1
 8002f62:	18db      	adds	r3, r3, r3
 8002f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f66:	4613      	mov	r3, r2
 8002f68:	eb42 0303 	adc.w	r3, r2, r3
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002f76:	f7fd f983 	bl	8000280 <__aeabi_uldivmod>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <UART_SetConfig+0x2d4>)
 8002f80:	fba3 1302 	umull	r1, r3, r3, r2
 8002f84:	095b      	lsrs	r3, r3, #5
 8002f86:	2164      	movs	r1, #100	; 0x64
 8002f88:	fb01 f303 	mul.w	r3, r1, r3
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	3332      	adds	r3, #50	; 0x32
 8002f92:	4a08      	ldr	r2, [pc, #32]	; (8002fb4 <UART_SetConfig+0x2d4>)
 8002f94:	fba2 2303 	umull	r2, r3, r2, r3
 8002f98:	095b      	lsrs	r3, r3, #5
 8002f9a:	f003 0207 	and.w	r2, r3, #7
 8002f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4422      	add	r2, r4
 8002fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002fa8:	e106      	b.n	80031b8 <UART_SetConfig+0x4d8>
 8002faa:	bf00      	nop
 8002fac:	40011000 	.word	0x40011000
 8002fb0:	40011400 	.word	0x40011400
 8002fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002fca:	4642      	mov	r2, r8
 8002fcc:	464b      	mov	r3, r9
 8002fce:	1891      	adds	r1, r2, r2
 8002fd0:	6239      	str	r1, [r7, #32]
 8002fd2:	415b      	adcs	r3, r3
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fda:	4641      	mov	r1, r8
 8002fdc:	1854      	adds	r4, r2, r1
 8002fde:	4649      	mov	r1, r9
 8002fe0:	eb43 0501 	adc.w	r5, r3, r1
 8002fe4:	f04f 0200 	mov.w	r2, #0
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	00eb      	lsls	r3, r5, #3
 8002fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ff2:	00e2      	lsls	r2, r4, #3
 8002ff4:	4614      	mov	r4, r2
 8002ff6:	461d      	mov	r5, r3
 8002ff8:	4643      	mov	r3, r8
 8002ffa:	18e3      	adds	r3, r4, r3
 8002ffc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003000:	464b      	mov	r3, r9
 8003002:	eb45 0303 	adc.w	r3, r5, r3
 8003006:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800300a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003016:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800301a:	f04f 0200 	mov.w	r2, #0
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003026:	4629      	mov	r1, r5
 8003028:	008b      	lsls	r3, r1, #2
 800302a:	4621      	mov	r1, r4
 800302c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003030:	4621      	mov	r1, r4
 8003032:	008a      	lsls	r2, r1, #2
 8003034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003038:	f7fd f922 	bl	8000280 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4b60      	ldr	r3, [pc, #384]	; (80031c4 <UART_SetConfig+0x4e4>)
 8003042:	fba3 2302 	umull	r2, r3, r3, r2
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	011c      	lsls	r4, r3, #4
 800304a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800304e:	2200      	movs	r2, #0
 8003050:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003054:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800305c:	4642      	mov	r2, r8
 800305e:	464b      	mov	r3, r9
 8003060:	1891      	adds	r1, r2, r2
 8003062:	61b9      	str	r1, [r7, #24]
 8003064:	415b      	adcs	r3, r3
 8003066:	61fb      	str	r3, [r7, #28]
 8003068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800306c:	4641      	mov	r1, r8
 800306e:	1851      	adds	r1, r2, r1
 8003070:	6139      	str	r1, [r7, #16]
 8003072:	4649      	mov	r1, r9
 8003074:	414b      	adcs	r3, r1
 8003076:	617b      	str	r3, [r7, #20]
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003084:	4659      	mov	r1, fp
 8003086:	00cb      	lsls	r3, r1, #3
 8003088:	4651      	mov	r1, sl
 800308a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800308e:	4651      	mov	r1, sl
 8003090:	00ca      	lsls	r2, r1, #3
 8003092:	4610      	mov	r0, r2
 8003094:	4619      	mov	r1, r3
 8003096:	4603      	mov	r3, r0
 8003098:	4642      	mov	r2, r8
 800309a:	189b      	adds	r3, r3, r2
 800309c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030a0:	464b      	mov	r3, r9
 80030a2:	460a      	mov	r2, r1
 80030a4:	eb42 0303 	adc.w	r3, r2, r3
 80030a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80030b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80030b8:	f04f 0200 	mov.w	r2, #0
 80030bc:	f04f 0300 	mov.w	r3, #0
 80030c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80030c4:	4649      	mov	r1, r9
 80030c6:	008b      	lsls	r3, r1, #2
 80030c8:	4641      	mov	r1, r8
 80030ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ce:	4641      	mov	r1, r8
 80030d0:	008a      	lsls	r2, r1, #2
 80030d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80030d6:	f7fd f8d3 	bl	8000280 <__aeabi_uldivmod>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4611      	mov	r1, r2
 80030e0:	4b38      	ldr	r3, [pc, #224]	; (80031c4 <UART_SetConfig+0x4e4>)
 80030e2:	fba3 2301 	umull	r2, r3, r3, r1
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2264      	movs	r2, #100	; 0x64
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	1acb      	subs	r3, r1, r3
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	3332      	adds	r3, #50	; 0x32
 80030f4:	4a33      	ldr	r2, [pc, #204]	; (80031c4 <UART_SetConfig+0x4e4>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003100:	441c      	add	r4, r3
 8003102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003106:	2200      	movs	r2, #0
 8003108:	673b      	str	r3, [r7, #112]	; 0x70
 800310a:	677a      	str	r2, [r7, #116]	; 0x74
 800310c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003110:	4642      	mov	r2, r8
 8003112:	464b      	mov	r3, r9
 8003114:	1891      	adds	r1, r2, r2
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	415b      	adcs	r3, r3
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003120:	4641      	mov	r1, r8
 8003122:	1851      	adds	r1, r2, r1
 8003124:	6039      	str	r1, [r7, #0]
 8003126:	4649      	mov	r1, r9
 8003128:	414b      	adcs	r3, r1
 800312a:	607b      	str	r3, [r7, #4]
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003138:	4659      	mov	r1, fp
 800313a:	00cb      	lsls	r3, r1, #3
 800313c:	4651      	mov	r1, sl
 800313e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003142:	4651      	mov	r1, sl
 8003144:	00ca      	lsls	r2, r1, #3
 8003146:	4610      	mov	r0, r2
 8003148:	4619      	mov	r1, r3
 800314a:	4603      	mov	r3, r0
 800314c:	4642      	mov	r2, r8
 800314e:	189b      	adds	r3, r3, r2
 8003150:	66bb      	str	r3, [r7, #104]	; 0x68
 8003152:	464b      	mov	r3, r9
 8003154:	460a      	mov	r2, r1
 8003156:	eb42 0303 	adc.w	r3, r2, r3
 800315a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800315c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	663b      	str	r3, [r7, #96]	; 0x60
 8003166:	667a      	str	r2, [r7, #100]	; 0x64
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003174:	4649      	mov	r1, r9
 8003176:	008b      	lsls	r3, r1, #2
 8003178:	4641      	mov	r1, r8
 800317a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800317e:	4641      	mov	r1, r8
 8003180:	008a      	lsls	r2, r1, #2
 8003182:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003186:	f7fd f87b 	bl	8000280 <__aeabi_uldivmod>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <UART_SetConfig+0x4e4>)
 8003190:	fba3 1302 	umull	r1, r3, r3, r2
 8003194:	095b      	lsrs	r3, r3, #5
 8003196:	2164      	movs	r1, #100	; 0x64
 8003198:	fb01 f303 	mul.w	r3, r1, r3
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	3332      	adds	r3, #50	; 0x32
 80031a2:	4a08      	ldr	r2, [pc, #32]	; (80031c4 <UART_SetConfig+0x4e4>)
 80031a4:	fba2 2303 	umull	r2, r3, r2, r3
 80031a8:	095b      	lsrs	r3, r3, #5
 80031aa:	f003 020f 	and.w	r2, r3, #15
 80031ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4422      	add	r2, r4
 80031b6:	609a      	str	r2, [r3, #8]
}
 80031b8:	bf00      	nop
 80031ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80031be:	46bd      	mov	sp, r7
 80031c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c4:	51eb851f 	.word	0x51eb851f

080031c8 <std>:
 80031c8:	2300      	movs	r3, #0
 80031ca:	b510      	push	{r4, lr}
 80031cc:	4604      	mov	r4, r0
 80031ce:	e9c0 3300 	strd	r3, r3, [r0]
 80031d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031d6:	6083      	str	r3, [r0, #8]
 80031d8:	8181      	strh	r1, [r0, #12]
 80031da:	6643      	str	r3, [r0, #100]	; 0x64
 80031dc:	81c2      	strh	r2, [r0, #14]
 80031de:	6183      	str	r3, [r0, #24]
 80031e0:	4619      	mov	r1, r3
 80031e2:	2208      	movs	r2, #8
 80031e4:	305c      	adds	r0, #92	; 0x5c
 80031e6:	f000 fa17 	bl	8003618 <memset>
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <std+0x58>)
 80031ec:	6263      	str	r3, [r4, #36]	; 0x24
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <std+0x5c>)
 80031f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80031f2:	4b0d      	ldr	r3, [pc, #52]	; (8003228 <std+0x60>)
 80031f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031f6:	4b0d      	ldr	r3, [pc, #52]	; (800322c <std+0x64>)
 80031f8:	6323      	str	r3, [r4, #48]	; 0x30
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <std+0x68>)
 80031fc:	6224      	str	r4, [r4, #32]
 80031fe:	429c      	cmp	r4, r3
 8003200:	d006      	beq.n	8003210 <std+0x48>
 8003202:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003206:	4294      	cmp	r4, r2
 8003208:	d002      	beq.n	8003210 <std+0x48>
 800320a:	33d0      	adds	r3, #208	; 0xd0
 800320c:	429c      	cmp	r4, r3
 800320e:	d105      	bne.n	800321c <std+0x54>
 8003210:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003218:	f000 ba76 	b.w	8003708 <__retarget_lock_init_recursive>
 800321c:	bd10      	pop	{r4, pc}
 800321e:	bf00      	nop
 8003220:	08003469 	.word	0x08003469
 8003224:	0800348b 	.word	0x0800348b
 8003228:	080034c3 	.word	0x080034c3
 800322c:	080034e7 	.word	0x080034e7
 8003230:	2000012c 	.word	0x2000012c

08003234 <stdio_exit_handler>:
 8003234:	4a02      	ldr	r2, [pc, #8]	; (8003240 <stdio_exit_handler+0xc>)
 8003236:	4903      	ldr	r1, [pc, #12]	; (8003244 <stdio_exit_handler+0x10>)
 8003238:	4803      	ldr	r0, [pc, #12]	; (8003248 <stdio_exit_handler+0x14>)
 800323a:	f000 b869 	b.w	8003310 <_fwalk_sglue>
 800323e:	bf00      	nop
 8003240:	2000000c 	.word	0x2000000c
 8003244:	08004265 	.word	0x08004265
 8003248:	20000018 	.word	0x20000018

0800324c <cleanup_stdio>:
 800324c:	6841      	ldr	r1, [r0, #4]
 800324e:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <cleanup_stdio+0x34>)
 8003250:	4299      	cmp	r1, r3
 8003252:	b510      	push	{r4, lr}
 8003254:	4604      	mov	r4, r0
 8003256:	d001      	beq.n	800325c <cleanup_stdio+0x10>
 8003258:	f001 f804 	bl	8004264 <_fflush_r>
 800325c:	68a1      	ldr	r1, [r4, #8]
 800325e:	4b09      	ldr	r3, [pc, #36]	; (8003284 <cleanup_stdio+0x38>)
 8003260:	4299      	cmp	r1, r3
 8003262:	d002      	beq.n	800326a <cleanup_stdio+0x1e>
 8003264:	4620      	mov	r0, r4
 8003266:	f000 fffd 	bl	8004264 <_fflush_r>
 800326a:	68e1      	ldr	r1, [r4, #12]
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <cleanup_stdio+0x3c>)
 800326e:	4299      	cmp	r1, r3
 8003270:	d004      	beq.n	800327c <cleanup_stdio+0x30>
 8003272:	4620      	mov	r0, r4
 8003274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003278:	f000 bff4 	b.w	8004264 <_fflush_r>
 800327c:	bd10      	pop	{r4, pc}
 800327e:	bf00      	nop
 8003280:	2000012c 	.word	0x2000012c
 8003284:	20000194 	.word	0x20000194
 8003288:	200001fc 	.word	0x200001fc

0800328c <global_stdio_init.part.0>:
 800328c:	b510      	push	{r4, lr}
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <global_stdio_init.part.0+0x30>)
 8003290:	4c0b      	ldr	r4, [pc, #44]	; (80032c0 <global_stdio_init.part.0+0x34>)
 8003292:	4a0c      	ldr	r2, [pc, #48]	; (80032c4 <global_stdio_init.part.0+0x38>)
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	4620      	mov	r0, r4
 8003298:	2200      	movs	r2, #0
 800329a:	2104      	movs	r1, #4
 800329c:	f7ff ff94 	bl	80031c8 <std>
 80032a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80032a4:	2201      	movs	r2, #1
 80032a6:	2109      	movs	r1, #9
 80032a8:	f7ff ff8e 	bl	80031c8 <std>
 80032ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80032b0:	2202      	movs	r2, #2
 80032b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032b6:	2112      	movs	r1, #18
 80032b8:	f7ff bf86 	b.w	80031c8 <std>
 80032bc:	20000264 	.word	0x20000264
 80032c0:	2000012c 	.word	0x2000012c
 80032c4:	08003235 	.word	0x08003235

080032c8 <__sfp_lock_acquire>:
 80032c8:	4801      	ldr	r0, [pc, #4]	; (80032d0 <__sfp_lock_acquire+0x8>)
 80032ca:	f000 ba1e 	b.w	800370a <__retarget_lock_acquire_recursive>
 80032ce:	bf00      	nop
 80032d0:	2000026d 	.word	0x2000026d

080032d4 <__sfp_lock_release>:
 80032d4:	4801      	ldr	r0, [pc, #4]	; (80032dc <__sfp_lock_release+0x8>)
 80032d6:	f000 ba19 	b.w	800370c <__retarget_lock_release_recursive>
 80032da:	bf00      	nop
 80032dc:	2000026d 	.word	0x2000026d

080032e0 <__sinit>:
 80032e0:	b510      	push	{r4, lr}
 80032e2:	4604      	mov	r4, r0
 80032e4:	f7ff fff0 	bl	80032c8 <__sfp_lock_acquire>
 80032e8:	6a23      	ldr	r3, [r4, #32]
 80032ea:	b11b      	cbz	r3, 80032f4 <__sinit+0x14>
 80032ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032f0:	f7ff bff0 	b.w	80032d4 <__sfp_lock_release>
 80032f4:	4b04      	ldr	r3, [pc, #16]	; (8003308 <__sinit+0x28>)
 80032f6:	6223      	str	r3, [r4, #32]
 80032f8:	4b04      	ldr	r3, [pc, #16]	; (800330c <__sinit+0x2c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f5      	bne.n	80032ec <__sinit+0xc>
 8003300:	f7ff ffc4 	bl	800328c <global_stdio_init.part.0>
 8003304:	e7f2      	b.n	80032ec <__sinit+0xc>
 8003306:	bf00      	nop
 8003308:	0800324d 	.word	0x0800324d
 800330c:	20000264 	.word	0x20000264

08003310 <_fwalk_sglue>:
 8003310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003314:	4607      	mov	r7, r0
 8003316:	4688      	mov	r8, r1
 8003318:	4614      	mov	r4, r2
 800331a:	2600      	movs	r6, #0
 800331c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003320:	f1b9 0901 	subs.w	r9, r9, #1
 8003324:	d505      	bpl.n	8003332 <_fwalk_sglue+0x22>
 8003326:	6824      	ldr	r4, [r4, #0]
 8003328:	2c00      	cmp	r4, #0
 800332a:	d1f7      	bne.n	800331c <_fwalk_sglue+0xc>
 800332c:	4630      	mov	r0, r6
 800332e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003332:	89ab      	ldrh	r3, [r5, #12]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d907      	bls.n	8003348 <_fwalk_sglue+0x38>
 8003338:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800333c:	3301      	adds	r3, #1
 800333e:	d003      	beq.n	8003348 <_fwalk_sglue+0x38>
 8003340:	4629      	mov	r1, r5
 8003342:	4638      	mov	r0, r7
 8003344:	47c0      	blx	r8
 8003346:	4306      	orrs	r6, r0
 8003348:	3568      	adds	r5, #104	; 0x68
 800334a:	e7e9      	b.n	8003320 <_fwalk_sglue+0x10>

0800334c <iprintf>:
 800334c:	b40f      	push	{r0, r1, r2, r3}
 800334e:	b507      	push	{r0, r1, r2, lr}
 8003350:	4906      	ldr	r1, [pc, #24]	; (800336c <iprintf+0x20>)
 8003352:	ab04      	add	r3, sp, #16
 8003354:	6808      	ldr	r0, [r1, #0]
 8003356:	f853 2b04 	ldr.w	r2, [r3], #4
 800335a:	6881      	ldr	r1, [r0, #8]
 800335c:	9301      	str	r3, [sp, #4]
 800335e:	f000 fc51 	bl	8003c04 <_vfiprintf_r>
 8003362:	b003      	add	sp, #12
 8003364:	f85d eb04 	ldr.w	lr, [sp], #4
 8003368:	b004      	add	sp, #16
 800336a:	4770      	bx	lr
 800336c:	20000064 	.word	0x20000064

08003370 <_puts_r>:
 8003370:	6a03      	ldr	r3, [r0, #32]
 8003372:	b570      	push	{r4, r5, r6, lr}
 8003374:	6884      	ldr	r4, [r0, #8]
 8003376:	4605      	mov	r5, r0
 8003378:	460e      	mov	r6, r1
 800337a:	b90b      	cbnz	r3, 8003380 <_puts_r+0x10>
 800337c:	f7ff ffb0 	bl	80032e0 <__sinit>
 8003380:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003382:	07db      	lsls	r3, r3, #31
 8003384:	d405      	bmi.n	8003392 <_puts_r+0x22>
 8003386:	89a3      	ldrh	r3, [r4, #12]
 8003388:	0598      	lsls	r0, r3, #22
 800338a:	d402      	bmi.n	8003392 <_puts_r+0x22>
 800338c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800338e:	f000 f9bc 	bl	800370a <__retarget_lock_acquire_recursive>
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	0719      	lsls	r1, r3, #28
 8003396:	d513      	bpl.n	80033c0 <_puts_r+0x50>
 8003398:	6923      	ldr	r3, [r4, #16]
 800339a:	b18b      	cbz	r3, 80033c0 <_puts_r+0x50>
 800339c:	3e01      	subs	r6, #1
 800339e:	68a3      	ldr	r3, [r4, #8]
 80033a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80033a4:	3b01      	subs	r3, #1
 80033a6:	60a3      	str	r3, [r4, #8]
 80033a8:	b9e9      	cbnz	r1, 80033e6 <_puts_r+0x76>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	da2e      	bge.n	800340c <_puts_r+0x9c>
 80033ae:	4622      	mov	r2, r4
 80033b0:	210a      	movs	r1, #10
 80033b2:	4628      	mov	r0, r5
 80033b4:	f000 f89b 	bl	80034ee <__swbuf_r>
 80033b8:	3001      	adds	r0, #1
 80033ba:	d007      	beq.n	80033cc <_puts_r+0x5c>
 80033bc:	250a      	movs	r5, #10
 80033be:	e007      	b.n	80033d0 <_puts_r+0x60>
 80033c0:	4621      	mov	r1, r4
 80033c2:	4628      	mov	r0, r5
 80033c4:	f000 f8d0 	bl	8003568 <__swsetup_r>
 80033c8:	2800      	cmp	r0, #0
 80033ca:	d0e7      	beq.n	800339c <_puts_r+0x2c>
 80033cc:	f04f 35ff 	mov.w	r5, #4294967295
 80033d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033d2:	07da      	lsls	r2, r3, #31
 80033d4:	d405      	bmi.n	80033e2 <_puts_r+0x72>
 80033d6:	89a3      	ldrh	r3, [r4, #12]
 80033d8:	059b      	lsls	r3, r3, #22
 80033da:	d402      	bmi.n	80033e2 <_puts_r+0x72>
 80033dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033de:	f000 f995 	bl	800370c <__retarget_lock_release_recursive>
 80033e2:	4628      	mov	r0, r5
 80033e4:	bd70      	pop	{r4, r5, r6, pc}
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	da04      	bge.n	80033f4 <_puts_r+0x84>
 80033ea:	69a2      	ldr	r2, [r4, #24]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	dc06      	bgt.n	80033fe <_puts_r+0x8e>
 80033f0:	290a      	cmp	r1, #10
 80033f2:	d004      	beq.n	80033fe <_puts_r+0x8e>
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	6022      	str	r2, [r4, #0]
 80033fa:	7019      	strb	r1, [r3, #0]
 80033fc:	e7cf      	b.n	800339e <_puts_r+0x2e>
 80033fe:	4622      	mov	r2, r4
 8003400:	4628      	mov	r0, r5
 8003402:	f000 f874 	bl	80034ee <__swbuf_r>
 8003406:	3001      	adds	r0, #1
 8003408:	d1c9      	bne.n	800339e <_puts_r+0x2e>
 800340a:	e7df      	b.n	80033cc <_puts_r+0x5c>
 800340c:	6823      	ldr	r3, [r4, #0]
 800340e:	250a      	movs	r5, #10
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	6022      	str	r2, [r4, #0]
 8003414:	701d      	strb	r5, [r3, #0]
 8003416:	e7db      	b.n	80033d0 <_puts_r+0x60>

08003418 <puts>:
 8003418:	4b02      	ldr	r3, [pc, #8]	; (8003424 <puts+0xc>)
 800341a:	4601      	mov	r1, r0
 800341c:	6818      	ldr	r0, [r3, #0]
 800341e:	f7ff bfa7 	b.w	8003370 <_puts_r>
 8003422:	bf00      	nop
 8003424:	20000064 	.word	0x20000064

08003428 <siprintf>:
 8003428:	b40e      	push	{r1, r2, r3}
 800342a:	b500      	push	{lr}
 800342c:	b09c      	sub	sp, #112	; 0x70
 800342e:	ab1d      	add	r3, sp, #116	; 0x74
 8003430:	9002      	str	r0, [sp, #8]
 8003432:	9006      	str	r0, [sp, #24]
 8003434:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003438:	4809      	ldr	r0, [pc, #36]	; (8003460 <siprintf+0x38>)
 800343a:	9107      	str	r1, [sp, #28]
 800343c:	9104      	str	r1, [sp, #16]
 800343e:	4909      	ldr	r1, [pc, #36]	; (8003464 <siprintf+0x3c>)
 8003440:	f853 2b04 	ldr.w	r2, [r3], #4
 8003444:	9105      	str	r1, [sp, #20]
 8003446:	6800      	ldr	r0, [r0, #0]
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	a902      	add	r1, sp, #8
 800344c:	f000 fab2 	bl	80039b4 <_svfiprintf_r>
 8003450:	9b02      	ldr	r3, [sp, #8]
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	b01c      	add	sp, #112	; 0x70
 8003458:	f85d eb04 	ldr.w	lr, [sp], #4
 800345c:	b003      	add	sp, #12
 800345e:	4770      	bx	lr
 8003460:	20000064 	.word	0x20000064
 8003464:	ffff0208 	.word	0xffff0208

08003468 <__sread>:
 8003468:	b510      	push	{r4, lr}
 800346a:	460c      	mov	r4, r1
 800346c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003470:	f000 f8fc 	bl	800366c <_read_r>
 8003474:	2800      	cmp	r0, #0
 8003476:	bfab      	itete	ge
 8003478:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800347a:	89a3      	ldrhlt	r3, [r4, #12]
 800347c:	181b      	addge	r3, r3, r0
 800347e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003482:	bfac      	ite	ge
 8003484:	6563      	strge	r3, [r4, #84]	; 0x54
 8003486:	81a3      	strhlt	r3, [r4, #12]
 8003488:	bd10      	pop	{r4, pc}

0800348a <__swrite>:
 800348a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800348e:	461f      	mov	r7, r3
 8003490:	898b      	ldrh	r3, [r1, #12]
 8003492:	05db      	lsls	r3, r3, #23
 8003494:	4605      	mov	r5, r0
 8003496:	460c      	mov	r4, r1
 8003498:	4616      	mov	r6, r2
 800349a:	d505      	bpl.n	80034a8 <__swrite+0x1e>
 800349c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034a0:	2302      	movs	r3, #2
 80034a2:	2200      	movs	r2, #0
 80034a4:	f000 f8d0 	bl	8003648 <_lseek_r>
 80034a8:	89a3      	ldrh	r3, [r4, #12]
 80034aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034b2:	81a3      	strh	r3, [r4, #12]
 80034b4:	4632      	mov	r2, r6
 80034b6:	463b      	mov	r3, r7
 80034b8:	4628      	mov	r0, r5
 80034ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034be:	f000 b8e7 	b.w	8003690 <_write_r>

080034c2 <__sseek>:
 80034c2:	b510      	push	{r4, lr}
 80034c4:	460c      	mov	r4, r1
 80034c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ca:	f000 f8bd 	bl	8003648 <_lseek_r>
 80034ce:	1c43      	adds	r3, r0, #1
 80034d0:	89a3      	ldrh	r3, [r4, #12]
 80034d2:	bf15      	itete	ne
 80034d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80034d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80034da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80034de:	81a3      	strheq	r3, [r4, #12]
 80034e0:	bf18      	it	ne
 80034e2:	81a3      	strhne	r3, [r4, #12]
 80034e4:	bd10      	pop	{r4, pc}

080034e6 <__sclose>:
 80034e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ea:	f000 b89d 	b.w	8003628 <_close_r>

080034ee <__swbuf_r>:
 80034ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f0:	460e      	mov	r6, r1
 80034f2:	4614      	mov	r4, r2
 80034f4:	4605      	mov	r5, r0
 80034f6:	b118      	cbz	r0, 8003500 <__swbuf_r+0x12>
 80034f8:	6a03      	ldr	r3, [r0, #32]
 80034fa:	b90b      	cbnz	r3, 8003500 <__swbuf_r+0x12>
 80034fc:	f7ff fef0 	bl	80032e0 <__sinit>
 8003500:	69a3      	ldr	r3, [r4, #24]
 8003502:	60a3      	str	r3, [r4, #8]
 8003504:	89a3      	ldrh	r3, [r4, #12]
 8003506:	071a      	lsls	r2, r3, #28
 8003508:	d525      	bpl.n	8003556 <__swbuf_r+0x68>
 800350a:	6923      	ldr	r3, [r4, #16]
 800350c:	b31b      	cbz	r3, 8003556 <__swbuf_r+0x68>
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	6922      	ldr	r2, [r4, #16]
 8003512:	1a98      	subs	r0, r3, r2
 8003514:	6963      	ldr	r3, [r4, #20]
 8003516:	b2f6      	uxtb	r6, r6
 8003518:	4283      	cmp	r3, r0
 800351a:	4637      	mov	r7, r6
 800351c:	dc04      	bgt.n	8003528 <__swbuf_r+0x3a>
 800351e:	4621      	mov	r1, r4
 8003520:	4628      	mov	r0, r5
 8003522:	f000 fe9f 	bl	8004264 <_fflush_r>
 8003526:	b9e0      	cbnz	r0, 8003562 <__swbuf_r+0x74>
 8003528:	68a3      	ldr	r3, [r4, #8]
 800352a:	3b01      	subs	r3, #1
 800352c:	60a3      	str	r3, [r4, #8]
 800352e:	6823      	ldr	r3, [r4, #0]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	6022      	str	r2, [r4, #0]
 8003534:	701e      	strb	r6, [r3, #0]
 8003536:	6962      	ldr	r2, [r4, #20]
 8003538:	1c43      	adds	r3, r0, #1
 800353a:	429a      	cmp	r2, r3
 800353c:	d004      	beq.n	8003548 <__swbuf_r+0x5a>
 800353e:	89a3      	ldrh	r3, [r4, #12]
 8003540:	07db      	lsls	r3, r3, #31
 8003542:	d506      	bpl.n	8003552 <__swbuf_r+0x64>
 8003544:	2e0a      	cmp	r6, #10
 8003546:	d104      	bne.n	8003552 <__swbuf_r+0x64>
 8003548:	4621      	mov	r1, r4
 800354a:	4628      	mov	r0, r5
 800354c:	f000 fe8a 	bl	8004264 <_fflush_r>
 8003550:	b938      	cbnz	r0, 8003562 <__swbuf_r+0x74>
 8003552:	4638      	mov	r0, r7
 8003554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003556:	4621      	mov	r1, r4
 8003558:	4628      	mov	r0, r5
 800355a:	f000 f805 	bl	8003568 <__swsetup_r>
 800355e:	2800      	cmp	r0, #0
 8003560:	d0d5      	beq.n	800350e <__swbuf_r+0x20>
 8003562:	f04f 37ff 	mov.w	r7, #4294967295
 8003566:	e7f4      	b.n	8003552 <__swbuf_r+0x64>

08003568 <__swsetup_r>:
 8003568:	b538      	push	{r3, r4, r5, lr}
 800356a:	4b2a      	ldr	r3, [pc, #168]	; (8003614 <__swsetup_r+0xac>)
 800356c:	4605      	mov	r5, r0
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	460c      	mov	r4, r1
 8003572:	b118      	cbz	r0, 800357c <__swsetup_r+0x14>
 8003574:	6a03      	ldr	r3, [r0, #32]
 8003576:	b90b      	cbnz	r3, 800357c <__swsetup_r+0x14>
 8003578:	f7ff feb2 	bl	80032e0 <__sinit>
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003582:	0718      	lsls	r0, r3, #28
 8003584:	d422      	bmi.n	80035cc <__swsetup_r+0x64>
 8003586:	06d9      	lsls	r1, r3, #27
 8003588:	d407      	bmi.n	800359a <__swsetup_r+0x32>
 800358a:	2309      	movs	r3, #9
 800358c:	602b      	str	r3, [r5, #0]
 800358e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003592:	81a3      	strh	r3, [r4, #12]
 8003594:	f04f 30ff 	mov.w	r0, #4294967295
 8003598:	e034      	b.n	8003604 <__swsetup_r+0x9c>
 800359a:	0758      	lsls	r0, r3, #29
 800359c:	d512      	bpl.n	80035c4 <__swsetup_r+0x5c>
 800359e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035a0:	b141      	cbz	r1, 80035b4 <__swsetup_r+0x4c>
 80035a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035a6:	4299      	cmp	r1, r3
 80035a8:	d002      	beq.n	80035b0 <__swsetup_r+0x48>
 80035aa:	4628      	mov	r0, r5
 80035ac:	f000 f8b0 	bl	8003710 <_free_r>
 80035b0:	2300      	movs	r3, #0
 80035b2:	6363      	str	r3, [r4, #52]	; 0x34
 80035b4:	89a3      	ldrh	r3, [r4, #12]
 80035b6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80035ba:	81a3      	strh	r3, [r4, #12]
 80035bc:	2300      	movs	r3, #0
 80035be:	6063      	str	r3, [r4, #4]
 80035c0:	6923      	ldr	r3, [r4, #16]
 80035c2:	6023      	str	r3, [r4, #0]
 80035c4:	89a3      	ldrh	r3, [r4, #12]
 80035c6:	f043 0308 	orr.w	r3, r3, #8
 80035ca:	81a3      	strh	r3, [r4, #12]
 80035cc:	6923      	ldr	r3, [r4, #16]
 80035ce:	b94b      	cbnz	r3, 80035e4 <__swsetup_r+0x7c>
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035da:	d003      	beq.n	80035e4 <__swsetup_r+0x7c>
 80035dc:	4621      	mov	r1, r4
 80035de:	4628      	mov	r0, r5
 80035e0:	f000 fe8e 	bl	8004300 <__smakebuf_r>
 80035e4:	89a0      	ldrh	r0, [r4, #12]
 80035e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80035ea:	f010 0301 	ands.w	r3, r0, #1
 80035ee:	d00a      	beq.n	8003606 <__swsetup_r+0x9e>
 80035f0:	2300      	movs	r3, #0
 80035f2:	60a3      	str	r3, [r4, #8]
 80035f4:	6963      	ldr	r3, [r4, #20]
 80035f6:	425b      	negs	r3, r3
 80035f8:	61a3      	str	r3, [r4, #24]
 80035fa:	6923      	ldr	r3, [r4, #16]
 80035fc:	b943      	cbnz	r3, 8003610 <__swsetup_r+0xa8>
 80035fe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003602:	d1c4      	bne.n	800358e <__swsetup_r+0x26>
 8003604:	bd38      	pop	{r3, r4, r5, pc}
 8003606:	0781      	lsls	r1, r0, #30
 8003608:	bf58      	it	pl
 800360a:	6963      	ldrpl	r3, [r4, #20]
 800360c:	60a3      	str	r3, [r4, #8]
 800360e:	e7f4      	b.n	80035fa <__swsetup_r+0x92>
 8003610:	2000      	movs	r0, #0
 8003612:	e7f7      	b.n	8003604 <__swsetup_r+0x9c>
 8003614:	20000064 	.word	0x20000064

08003618 <memset>:
 8003618:	4402      	add	r2, r0
 800361a:	4603      	mov	r3, r0
 800361c:	4293      	cmp	r3, r2
 800361e:	d100      	bne.n	8003622 <memset+0xa>
 8003620:	4770      	bx	lr
 8003622:	f803 1b01 	strb.w	r1, [r3], #1
 8003626:	e7f9      	b.n	800361c <memset+0x4>

08003628 <_close_r>:
 8003628:	b538      	push	{r3, r4, r5, lr}
 800362a:	4d06      	ldr	r5, [pc, #24]	; (8003644 <_close_r+0x1c>)
 800362c:	2300      	movs	r3, #0
 800362e:	4604      	mov	r4, r0
 8003630:	4608      	mov	r0, r1
 8003632:	602b      	str	r3, [r5, #0]
 8003634:	f7fd fb7f 	bl	8000d36 <_close>
 8003638:	1c43      	adds	r3, r0, #1
 800363a:	d102      	bne.n	8003642 <_close_r+0x1a>
 800363c:	682b      	ldr	r3, [r5, #0]
 800363e:	b103      	cbz	r3, 8003642 <_close_r+0x1a>
 8003640:	6023      	str	r3, [r4, #0]
 8003642:	bd38      	pop	{r3, r4, r5, pc}
 8003644:	20000268 	.word	0x20000268

08003648 <_lseek_r>:
 8003648:	b538      	push	{r3, r4, r5, lr}
 800364a:	4d07      	ldr	r5, [pc, #28]	; (8003668 <_lseek_r+0x20>)
 800364c:	4604      	mov	r4, r0
 800364e:	4608      	mov	r0, r1
 8003650:	4611      	mov	r1, r2
 8003652:	2200      	movs	r2, #0
 8003654:	602a      	str	r2, [r5, #0]
 8003656:	461a      	mov	r2, r3
 8003658:	f7fd fb94 	bl	8000d84 <_lseek>
 800365c:	1c43      	adds	r3, r0, #1
 800365e:	d102      	bne.n	8003666 <_lseek_r+0x1e>
 8003660:	682b      	ldr	r3, [r5, #0]
 8003662:	b103      	cbz	r3, 8003666 <_lseek_r+0x1e>
 8003664:	6023      	str	r3, [r4, #0]
 8003666:	bd38      	pop	{r3, r4, r5, pc}
 8003668:	20000268 	.word	0x20000268

0800366c <_read_r>:
 800366c:	b538      	push	{r3, r4, r5, lr}
 800366e:	4d07      	ldr	r5, [pc, #28]	; (800368c <_read_r+0x20>)
 8003670:	4604      	mov	r4, r0
 8003672:	4608      	mov	r0, r1
 8003674:	4611      	mov	r1, r2
 8003676:	2200      	movs	r2, #0
 8003678:	602a      	str	r2, [r5, #0]
 800367a:	461a      	mov	r2, r3
 800367c:	f7fd fb22 	bl	8000cc4 <_read>
 8003680:	1c43      	adds	r3, r0, #1
 8003682:	d102      	bne.n	800368a <_read_r+0x1e>
 8003684:	682b      	ldr	r3, [r5, #0]
 8003686:	b103      	cbz	r3, 800368a <_read_r+0x1e>
 8003688:	6023      	str	r3, [r4, #0]
 800368a:	bd38      	pop	{r3, r4, r5, pc}
 800368c:	20000268 	.word	0x20000268

08003690 <_write_r>:
 8003690:	b538      	push	{r3, r4, r5, lr}
 8003692:	4d07      	ldr	r5, [pc, #28]	; (80036b0 <_write_r+0x20>)
 8003694:	4604      	mov	r4, r0
 8003696:	4608      	mov	r0, r1
 8003698:	4611      	mov	r1, r2
 800369a:	2200      	movs	r2, #0
 800369c:	602a      	str	r2, [r5, #0]
 800369e:	461a      	mov	r2, r3
 80036a0:	f7fd fb2d 	bl	8000cfe <_write>
 80036a4:	1c43      	adds	r3, r0, #1
 80036a6:	d102      	bne.n	80036ae <_write_r+0x1e>
 80036a8:	682b      	ldr	r3, [r5, #0]
 80036aa:	b103      	cbz	r3, 80036ae <_write_r+0x1e>
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	bd38      	pop	{r3, r4, r5, pc}
 80036b0:	20000268 	.word	0x20000268

080036b4 <__errno>:
 80036b4:	4b01      	ldr	r3, [pc, #4]	; (80036bc <__errno+0x8>)
 80036b6:	6818      	ldr	r0, [r3, #0]
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	20000064 	.word	0x20000064

080036c0 <__libc_init_array>:
 80036c0:	b570      	push	{r4, r5, r6, lr}
 80036c2:	4d0d      	ldr	r5, [pc, #52]	; (80036f8 <__libc_init_array+0x38>)
 80036c4:	4c0d      	ldr	r4, [pc, #52]	; (80036fc <__libc_init_array+0x3c>)
 80036c6:	1b64      	subs	r4, r4, r5
 80036c8:	10a4      	asrs	r4, r4, #2
 80036ca:	2600      	movs	r6, #0
 80036cc:	42a6      	cmp	r6, r4
 80036ce:	d109      	bne.n	80036e4 <__libc_init_array+0x24>
 80036d0:	4d0b      	ldr	r5, [pc, #44]	; (8003700 <__libc_init_array+0x40>)
 80036d2:	4c0c      	ldr	r4, [pc, #48]	; (8003704 <__libc_init_array+0x44>)
 80036d4:	f000 fee2 	bl	800449c <_init>
 80036d8:	1b64      	subs	r4, r4, r5
 80036da:	10a4      	asrs	r4, r4, #2
 80036dc:	2600      	movs	r6, #0
 80036de:	42a6      	cmp	r6, r4
 80036e0:	d105      	bne.n	80036ee <__libc_init_array+0x2e>
 80036e2:	bd70      	pop	{r4, r5, r6, pc}
 80036e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80036e8:	4798      	blx	r3
 80036ea:	3601      	adds	r6, #1
 80036ec:	e7ee      	b.n	80036cc <__libc_init_array+0xc>
 80036ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80036f2:	4798      	blx	r3
 80036f4:	3601      	adds	r6, #1
 80036f6:	e7f2      	b.n	80036de <__libc_init_array+0x1e>
 80036f8:	08004584 	.word	0x08004584
 80036fc:	08004584 	.word	0x08004584
 8003700:	08004584 	.word	0x08004584
 8003704:	08004588 	.word	0x08004588

08003708 <__retarget_lock_init_recursive>:
 8003708:	4770      	bx	lr

0800370a <__retarget_lock_acquire_recursive>:
 800370a:	4770      	bx	lr

0800370c <__retarget_lock_release_recursive>:
 800370c:	4770      	bx	lr
	...

08003710 <_free_r>:
 8003710:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003712:	2900      	cmp	r1, #0
 8003714:	d044      	beq.n	80037a0 <_free_r+0x90>
 8003716:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800371a:	9001      	str	r0, [sp, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	f1a1 0404 	sub.w	r4, r1, #4
 8003722:	bfb8      	it	lt
 8003724:	18e4      	addlt	r4, r4, r3
 8003726:	f000 f8df 	bl	80038e8 <__malloc_lock>
 800372a:	4a1e      	ldr	r2, [pc, #120]	; (80037a4 <_free_r+0x94>)
 800372c:	9801      	ldr	r0, [sp, #4]
 800372e:	6813      	ldr	r3, [r2, #0]
 8003730:	b933      	cbnz	r3, 8003740 <_free_r+0x30>
 8003732:	6063      	str	r3, [r4, #4]
 8003734:	6014      	str	r4, [r2, #0]
 8003736:	b003      	add	sp, #12
 8003738:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800373c:	f000 b8da 	b.w	80038f4 <__malloc_unlock>
 8003740:	42a3      	cmp	r3, r4
 8003742:	d908      	bls.n	8003756 <_free_r+0x46>
 8003744:	6825      	ldr	r5, [r4, #0]
 8003746:	1961      	adds	r1, r4, r5
 8003748:	428b      	cmp	r3, r1
 800374a:	bf01      	itttt	eq
 800374c:	6819      	ldreq	r1, [r3, #0]
 800374e:	685b      	ldreq	r3, [r3, #4]
 8003750:	1949      	addeq	r1, r1, r5
 8003752:	6021      	streq	r1, [r4, #0]
 8003754:	e7ed      	b.n	8003732 <_free_r+0x22>
 8003756:	461a      	mov	r2, r3
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	b10b      	cbz	r3, 8003760 <_free_r+0x50>
 800375c:	42a3      	cmp	r3, r4
 800375e:	d9fa      	bls.n	8003756 <_free_r+0x46>
 8003760:	6811      	ldr	r1, [r2, #0]
 8003762:	1855      	adds	r5, r2, r1
 8003764:	42a5      	cmp	r5, r4
 8003766:	d10b      	bne.n	8003780 <_free_r+0x70>
 8003768:	6824      	ldr	r4, [r4, #0]
 800376a:	4421      	add	r1, r4
 800376c:	1854      	adds	r4, r2, r1
 800376e:	42a3      	cmp	r3, r4
 8003770:	6011      	str	r1, [r2, #0]
 8003772:	d1e0      	bne.n	8003736 <_free_r+0x26>
 8003774:	681c      	ldr	r4, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	6053      	str	r3, [r2, #4]
 800377a:	440c      	add	r4, r1
 800377c:	6014      	str	r4, [r2, #0]
 800377e:	e7da      	b.n	8003736 <_free_r+0x26>
 8003780:	d902      	bls.n	8003788 <_free_r+0x78>
 8003782:	230c      	movs	r3, #12
 8003784:	6003      	str	r3, [r0, #0]
 8003786:	e7d6      	b.n	8003736 <_free_r+0x26>
 8003788:	6825      	ldr	r5, [r4, #0]
 800378a:	1961      	adds	r1, r4, r5
 800378c:	428b      	cmp	r3, r1
 800378e:	bf04      	itt	eq
 8003790:	6819      	ldreq	r1, [r3, #0]
 8003792:	685b      	ldreq	r3, [r3, #4]
 8003794:	6063      	str	r3, [r4, #4]
 8003796:	bf04      	itt	eq
 8003798:	1949      	addeq	r1, r1, r5
 800379a:	6021      	streq	r1, [r4, #0]
 800379c:	6054      	str	r4, [r2, #4]
 800379e:	e7ca      	b.n	8003736 <_free_r+0x26>
 80037a0:	b003      	add	sp, #12
 80037a2:	bd30      	pop	{r4, r5, pc}
 80037a4:	20000270 	.word	0x20000270

080037a8 <sbrk_aligned>:
 80037a8:	b570      	push	{r4, r5, r6, lr}
 80037aa:	4e0e      	ldr	r6, [pc, #56]	; (80037e4 <sbrk_aligned+0x3c>)
 80037ac:	460c      	mov	r4, r1
 80037ae:	6831      	ldr	r1, [r6, #0]
 80037b0:	4605      	mov	r5, r0
 80037b2:	b911      	cbnz	r1, 80037ba <sbrk_aligned+0x12>
 80037b4:	f000 fe1c 	bl	80043f0 <_sbrk_r>
 80037b8:	6030      	str	r0, [r6, #0]
 80037ba:	4621      	mov	r1, r4
 80037bc:	4628      	mov	r0, r5
 80037be:	f000 fe17 	bl	80043f0 <_sbrk_r>
 80037c2:	1c43      	adds	r3, r0, #1
 80037c4:	d00a      	beq.n	80037dc <sbrk_aligned+0x34>
 80037c6:	1cc4      	adds	r4, r0, #3
 80037c8:	f024 0403 	bic.w	r4, r4, #3
 80037cc:	42a0      	cmp	r0, r4
 80037ce:	d007      	beq.n	80037e0 <sbrk_aligned+0x38>
 80037d0:	1a21      	subs	r1, r4, r0
 80037d2:	4628      	mov	r0, r5
 80037d4:	f000 fe0c 	bl	80043f0 <_sbrk_r>
 80037d8:	3001      	adds	r0, #1
 80037da:	d101      	bne.n	80037e0 <sbrk_aligned+0x38>
 80037dc:	f04f 34ff 	mov.w	r4, #4294967295
 80037e0:	4620      	mov	r0, r4
 80037e2:	bd70      	pop	{r4, r5, r6, pc}
 80037e4:	20000274 	.word	0x20000274

080037e8 <_malloc_r>:
 80037e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037ec:	1ccd      	adds	r5, r1, #3
 80037ee:	f025 0503 	bic.w	r5, r5, #3
 80037f2:	3508      	adds	r5, #8
 80037f4:	2d0c      	cmp	r5, #12
 80037f6:	bf38      	it	cc
 80037f8:	250c      	movcc	r5, #12
 80037fa:	2d00      	cmp	r5, #0
 80037fc:	4607      	mov	r7, r0
 80037fe:	db01      	blt.n	8003804 <_malloc_r+0x1c>
 8003800:	42a9      	cmp	r1, r5
 8003802:	d905      	bls.n	8003810 <_malloc_r+0x28>
 8003804:	230c      	movs	r3, #12
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	2600      	movs	r6, #0
 800380a:	4630      	mov	r0, r6
 800380c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003810:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80038e4 <_malloc_r+0xfc>
 8003814:	f000 f868 	bl	80038e8 <__malloc_lock>
 8003818:	f8d8 3000 	ldr.w	r3, [r8]
 800381c:	461c      	mov	r4, r3
 800381e:	bb5c      	cbnz	r4, 8003878 <_malloc_r+0x90>
 8003820:	4629      	mov	r1, r5
 8003822:	4638      	mov	r0, r7
 8003824:	f7ff ffc0 	bl	80037a8 <sbrk_aligned>
 8003828:	1c43      	adds	r3, r0, #1
 800382a:	4604      	mov	r4, r0
 800382c:	d155      	bne.n	80038da <_malloc_r+0xf2>
 800382e:	f8d8 4000 	ldr.w	r4, [r8]
 8003832:	4626      	mov	r6, r4
 8003834:	2e00      	cmp	r6, #0
 8003836:	d145      	bne.n	80038c4 <_malloc_r+0xdc>
 8003838:	2c00      	cmp	r4, #0
 800383a:	d048      	beq.n	80038ce <_malloc_r+0xe6>
 800383c:	6823      	ldr	r3, [r4, #0]
 800383e:	4631      	mov	r1, r6
 8003840:	4638      	mov	r0, r7
 8003842:	eb04 0903 	add.w	r9, r4, r3
 8003846:	f000 fdd3 	bl	80043f0 <_sbrk_r>
 800384a:	4581      	cmp	r9, r0
 800384c:	d13f      	bne.n	80038ce <_malloc_r+0xe6>
 800384e:	6821      	ldr	r1, [r4, #0]
 8003850:	1a6d      	subs	r5, r5, r1
 8003852:	4629      	mov	r1, r5
 8003854:	4638      	mov	r0, r7
 8003856:	f7ff ffa7 	bl	80037a8 <sbrk_aligned>
 800385a:	3001      	adds	r0, #1
 800385c:	d037      	beq.n	80038ce <_malloc_r+0xe6>
 800385e:	6823      	ldr	r3, [r4, #0]
 8003860:	442b      	add	r3, r5
 8003862:	6023      	str	r3, [r4, #0]
 8003864:	f8d8 3000 	ldr.w	r3, [r8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d038      	beq.n	80038de <_malloc_r+0xf6>
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	42a2      	cmp	r2, r4
 8003870:	d12b      	bne.n	80038ca <_malloc_r+0xe2>
 8003872:	2200      	movs	r2, #0
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	e00f      	b.n	8003898 <_malloc_r+0xb0>
 8003878:	6822      	ldr	r2, [r4, #0]
 800387a:	1b52      	subs	r2, r2, r5
 800387c:	d41f      	bmi.n	80038be <_malloc_r+0xd6>
 800387e:	2a0b      	cmp	r2, #11
 8003880:	d917      	bls.n	80038b2 <_malloc_r+0xca>
 8003882:	1961      	adds	r1, r4, r5
 8003884:	42a3      	cmp	r3, r4
 8003886:	6025      	str	r5, [r4, #0]
 8003888:	bf18      	it	ne
 800388a:	6059      	strne	r1, [r3, #4]
 800388c:	6863      	ldr	r3, [r4, #4]
 800388e:	bf08      	it	eq
 8003890:	f8c8 1000 	streq.w	r1, [r8]
 8003894:	5162      	str	r2, [r4, r5]
 8003896:	604b      	str	r3, [r1, #4]
 8003898:	4638      	mov	r0, r7
 800389a:	f104 060b 	add.w	r6, r4, #11
 800389e:	f000 f829 	bl	80038f4 <__malloc_unlock>
 80038a2:	f026 0607 	bic.w	r6, r6, #7
 80038a6:	1d23      	adds	r3, r4, #4
 80038a8:	1af2      	subs	r2, r6, r3
 80038aa:	d0ae      	beq.n	800380a <_malloc_r+0x22>
 80038ac:	1b9b      	subs	r3, r3, r6
 80038ae:	50a3      	str	r3, [r4, r2]
 80038b0:	e7ab      	b.n	800380a <_malloc_r+0x22>
 80038b2:	42a3      	cmp	r3, r4
 80038b4:	6862      	ldr	r2, [r4, #4]
 80038b6:	d1dd      	bne.n	8003874 <_malloc_r+0x8c>
 80038b8:	f8c8 2000 	str.w	r2, [r8]
 80038bc:	e7ec      	b.n	8003898 <_malloc_r+0xb0>
 80038be:	4623      	mov	r3, r4
 80038c0:	6864      	ldr	r4, [r4, #4]
 80038c2:	e7ac      	b.n	800381e <_malloc_r+0x36>
 80038c4:	4634      	mov	r4, r6
 80038c6:	6876      	ldr	r6, [r6, #4]
 80038c8:	e7b4      	b.n	8003834 <_malloc_r+0x4c>
 80038ca:	4613      	mov	r3, r2
 80038cc:	e7cc      	b.n	8003868 <_malloc_r+0x80>
 80038ce:	230c      	movs	r3, #12
 80038d0:	603b      	str	r3, [r7, #0]
 80038d2:	4638      	mov	r0, r7
 80038d4:	f000 f80e 	bl	80038f4 <__malloc_unlock>
 80038d8:	e797      	b.n	800380a <_malloc_r+0x22>
 80038da:	6025      	str	r5, [r4, #0]
 80038dc:	e7dc      	b.n	8003898 <_malloc_r+0xb0>
 80038de:	605b      	str	r3, [r3, #4]
 80038e0:	deff      	udf	#255	; 0xff
 80038e2:	bf00      	nop
 80038e4:	20000270 	.word	0x20000270

080038e8 <__malloc_lock>:
 80038e8:	4801      	ldr	r0, [pc, #4]	; (80038f0 <__malloc_lock+0x8>)
 80038ea:	f7ff bf0e 	b.w	800370a <__retarget_lock_acquire_recursive>
 80038ee:	bf00      	nop
 80038f0:	2000026c 	.word	0x2000026c

080038f4 <__malloc_unlock>:
 80038f4:	4801      	ldr	r0, [pc, #4]	; (80038fc <__malloc_unlock+0x8>)
 80038f6:	f7ff bf09 	b.w	800370c <__retarget_lock_release_recursive>
 80038fa:	bf00      	nop
 80038fc:	2000026c 	.word	0x2000026c

08003900 <__ssputs_r>:
 8003900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003904:	688e      	ldr	r6, [r1, #8]
 8003906:	461f      	mov	r7, r3
 8003908:	42be      	cmp	r6, r7
 800390a:	680b      	ldr	r3, [r1, #0]
 800390c:	4682      	mov	sl, r0
 800390e:	460c      	mov	r4, r1
 8003910:	4690      	mov	r8, r2
 8003912:	d82c      	bhi.n	800396e <__ssputs_r+0x6e>
 8003914:	898a      	ldrh	r2, [r1, #12]
 8003916:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800391a:	d026      	beq.n	800396a <__ssputs_r+0x6a>
 800391c:	6965      	ldr	r5, [r4, #20]
 800391e:	6909      	ldr	r1, [r1, #16]
 8003920:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003924:	eba3 0901 	sub.w	r9, r3, r1
 8003928:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800392c:	1c7b      	adds	r3, r7, #1
 800392e:	444b      	add	r3, r9
 8003930:	106d      	asrs	r5, r5, #1
 8003932:	429d      	cmp	r5, r3
 8003934:	bf38      	it	cc
 8003936:	461d      	movcc	r5, r3
 8003938:	0553      	lsls	r3, r2, #21
 800393a:	d527      	bpl.n	800398c <__ssputs_r+0x8c>
 800393c:	4629      	mov	r1, r5
 800393e:	f7ff ff53 	bl	80037e8 <_malloc_r>
 8003942:	4606      	mov	r6, r0
 8003944:	b360      	cbz	r0, 80039a0 <__ssputs_r+0xa0>
 8003946:	6921      	ldr	r1, [r4, #16]
 8003948:	464a      	mov	r2, r9
 800394a:	f000 fd61 	bl	8004410 <memcpy>
 800394e:	89a3      	ldrh	r3, [r4, #12]
 8003950:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003958:	81a3      	strh	r3, [r4, #12]
 800395a:	6126      	str	r6, [r4, #16]
 800395c:	6165      	str	r5, [r4, #20]
 800395e:	444e      	add	r6, r9
 8003960:	eba5 0509 	sub.w	r5, r5, r9
 8003964:	6026      	str	r6, [r4, #0]
 8003966:	60a5      	str	r5, [r4, #8]
 8003968:	463e      	mov	r6, r7
 800396a:	42be      	cmp	r6, r7
 800396c:	d900      	bls.n	8003970 <__ssputs_r+0x70>
 800396e:	463e      	mov	r6, r7
 8003970:	6820      	ldr	r0, [r4, #0]
 8003972:	4632      	mov	r2, r6
 8003974:	4641      	mov	r1, r8
 8003976:	f000 fcff 	bl	8004378 <memmove>
 800397a:	68a3      	ldr	r3, [r4, #8]
 800397c:	1b9b      	subs	r3, r3, r6
 800397e:	60a3      	str	r3, [r4, #8]
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	4433      	add	r3, r6
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	2000      	movs	r0, #0
 8003988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800398c:	462a      	mov	r2, r5
 800398e:	f000 fd4d 	bl	800442c <_realloc_r>
 8003992:	4606      	mov	r6, r0
 8003994:	2800      	cmp	r0, #0
 8003996:	d1e0      	bne.n	800395a <__ssputs_r+0x5a>
 8003998:	6921      	ldr	r1, [r4, #16]
 800399a:	4650      	mov	r0, sl
 800399c:	f7ff feb8 	bl	8003710 <_free_r>
 80039a0:	230c      	movs	r3, #12
 80039a2:	f8ca 3000 	str.w	r3, [sl]
 80039a6:	89a3      	ldrh	r3, [r4, #12]
 80039a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039ac:	81a3      	strh	r3, [r4, #12]
 80039ae:	f04f 30ff 	mov.w	r0, #4294967295
 80039b2:	e7e9      	b.n	8003988 <__ssputs_r+0x88>

080039b4 <_svfiprintf_r>:
 80039b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b8:	4698      	mov	r8, r3
 80039ba:	898b      	ldrh	r3, [r1, #12]
 80039bc:	061b      	lsls	r3, r3, #24
 80039be:	b09d      	sub	sp, #116	; 0x74
 80039c0:	4607      	mov	r7, r0
 80039c2:	460d      	mov	r5, r1
 80039c4:	4614      	mov	r4, r2
 80039c6:	d50e      	bpl.n	80039e6 <_svfiprintf_r+0x32>
 80039c8:	690b      	ldr	r3, [r1, #16]
 80039ca:	b963      	cbnz	r3, 80039e6 <_svfiprintf_r+0x32>
 80039cc:	2140      	movs	r1, #64	; 0x40
 80039ce:	f7ff ff0b 	bl	80037e8 <_malloc_r>
 80039d2:	6028      	str	r0, [r5, #0]
 80039d4:	6128      	str	r0, [r5, #16]
 80039d6:	b920      	cbnz	r0, 80039e2 <_svfiprintf_r+0x2e>
 80039d8:	230c      	movs	r3, #12
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	f04f 30ff 	mov.w	r0, #4294967295
 80039e0:	e0d0      	b.n	8003b84 <_svfiprintf_r+0x1d0>
 80039e2:	2340      	movs	r3, #64	; 0x40
 80039e4:	616b      	str	r3, [r5, #20]
 80039e6:	2300      	movs	r3, #0
 80039e8:	9309      	str	r3, [sp, #36]	; 0x24
 80039ea:	2320      	movs	r3, #32
 80039ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80039f4:	2330      	movs	r3, #48	; 0x30
 80039f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003b9c <_svfiprintf_r+0x1e8>
 80039fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039fe:	f04f 0901 	mov.w	r9, #1
 8003a02:	4623      	mov	r3, r4
 8003a04:	469a      	mov	sl, r3
 8003a06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a0a:	b10a      	cbz	r2, 8003a10 <_svfiprintf_r+0x5c>
 8003a0c:	2a25      	cmp	r2, #37	; 0x25
 8003a0e:	d1f9      	bne.n	8003a04 <_svfiprintf_r+0x50>
 8003a10:	ebba 0b04 	subs.w	fp, sl, r4
 8003a14:	d00b      	beq.n	8003a2e <_svfiprintf_r+0x7a>
 8003a16:	465b      	mov	r3, fp
 8003a18:	4622      	mov	r2, r4
 8003a1a:	4629      	mov	r1, r5
 8003a1c:	4638      	mov	r0, r7
 8003a1e:	f7ff ff6f 	bl	8003900 <__ssputs_r>
 8003a22:	3001      	adds	r0, #1
 8003a24:	f000 80a9 	beq.w	8003b7a <_svfiprintf_r+0x1c6>
 8003a28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a2a:	445a      	add	r2, fp
 8003a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8003a2e:	f89a 3000 	ldrb.w	r3, [sl]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 80a1 	beq.w	8003b7a <_svfiprintf_r+0x1c6>
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a42:	f10a 0a01 	add.w	sl, sl, #1
 8003a46:	9304      	str	r3, [sp, #16]
 8003a48:	9307      	str	r3, [sp, #28]
 8003a4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a4e:	931a      	str	r3, [sp, #104]	; 0x68
 8003a50:	4654      	mov	r4, sl
 8003a52:	2205      	movs	r2, #5
 8003a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a58:	4850      	ldr	r0, [pc, #320]	; (8003b9c <_svfiprintf_r+0x1e8>)
 8003a5a:	f7fc fbc1 	bl	80001e0 <memchr>
 8003a5e:	9a04      	ldr	r2, [sp, #16]
 8003a60:	b9d8      	cbnz	r0, 8003a9a <_svfiprintf_r+0xe6>
 8003a62:	06d0      	lsls	r0, r2, #27
 8003a64:	bf44      	itt	mi
 8003a66:	2320      	movmi	r3, #32
 8003a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a6c:	0711      	lsls	r1, r2, #28
 8003a6e:	bf44      	itt	mi
 8003a70:	232b      	movmi	r3, #43	; 0x2b
 8003a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a76:	f89a 3000 	ldrb.w	r3, [sl]
 8003a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8003a7c:	d015      	beq.n	8003aaa <_svfiprintf_r+0xf6>
 8003a7e:	9a07      	ldr	r2, [sp, #28]
 8003a80:	4654      	mov	r4, sl
 8003a82:	2000      	movs	r0, #0
 8003a84:	f04f 0c0a 	mov.w	ip, #10
 8003a88:	4621      	mov	r1, r4
 8003a8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a8e:	3b30      	subs	r3, #48	; 0x30
 8003a90:	2b09      	cmp	r3, #9
 8003a92:	d94d      	bls.n	8003b30 <_svfiprintf_r+0x17c>
 8003a94:	b1b0      	cbz	r0, 8003ac4 <_svfiprintf_r+0x110>
 8003a96:	9207      	str	r2, [sp, #28]
 8003a98:	e014      	b.n	8003ac4 <_svfiprintf_r+0x110>
 8003a9a:	eba0 0308 	sub.w	r3, r0, r8
 8003a9e:	fa09 f303 	lsl.w	r3, r9, r3
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	9304      	str	r3, [sp, #16]
 8003aa6:	46a2      	mov	sl, r4
 8003aa8:	e7d2      	b.n	8003a50 <_svfiprintf_r+0x9c>
 8003aaa:	9b03      	ldr	r3, [sp, #12]
 8003aac:	1d19      	adds	r1, r3, #4
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	9103      	str	r1, [sp, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	bfbb      	ittet	lt
 8003ab6:	425b      	neglt	r3, r3
 8003ab8:	f042 0202 	orrlt.w	r2, r2, #2
 8003abc:	9307      	strge	r3, [sp, #28]
 8003abe:	9307      	strlt	r3, [sp, #28]
 8003ac0:	bfb8      	it	lt
 8003ac2:	9204      	strlt	r2, [sp, #16]
 8003ac4:	7823      	ldrb	r3, [r4, #0]
 8003ac6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ac8:	d10c      	bne.n	8003ae4 <_svfiprintf_r+0x130>
 8003aca:	7863      	ldrb	r3, [r4, #1]
 8003acc:	2b2a      	cmp	r3, #42	; 0x2a
 8003ace:	d134      	bne.n	8003b3a <_svfiprintf_r+0x186>
 8003ad0:	9b03      	ldr	r3, [sp, #12]
 8003ad2:	1d1a      	adds	r2, r3, #4
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	9203      	str	r2, [sp, #12]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bfb8      	it	lt
 8003adc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ae0:	3402      	adds	r4, #2
 8003ae2:	9305      	str	r3, [sp, #20]
 8003ae4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003bac <_svfiprintf_r+0x1f8>
 8003ae8:	7821      	ldrb	r1, [r4, #0]
 8003aea:	2203      	movs	r2, #3
 8003aec:	4650      	mov	r0, sl
 8003aee:	f7fc fb77 	bl	80001e0 <memchr>
 8003af2:	b138      	cbz	r0, 8003b04 <_svfiprintf_r+0x150>
 8003af4:	9b04      	ldr	r3, [sp, #16]
 8003af6:	eba0 000a 	sub.w	r0, r0, sl
 8003afa:	2240      	movs	r2, #64	; 0x40
 8003afc:	4082      	lsls	r2, r0
 8003afe:	4313      	orrs	r3, r2
 8003b00:	3401      	adds	r4, #1
 8003b02:	9304      	str	r3, [sp, #16]
 8003b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b08:	4825      	ldr	r0, [pc, #148]	; (8003ba0 <_svfiprintf_r+0x1ec>)
 8003b0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b0e:	2206      	movs	r2, #6
 8003b10:	f7fc fb66 	bl	80001e0 <memchr>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d038      	beq.n	8003b8a <_svfiprintf_r+0x1d6>
 8003b18:	4b22      	ldr	r3, [pc, #136]	; (8003ba4 <_svfiprintf_r+0x1f0>)
 8003b1a:	bb1b      	cbnz	r3, 8003b64 <_svfiprintf_r+0x1b0>
 8003b1c:	9b03      	ldr	r3, [sp, #12]
 8003b1e:	3307      	adds	r3, #7
 8003b20:	f023 0307 	bic.w	r3, r3, #7
 8003b24:	3308      	adds	r3, #8
 8003b26:	9303      	str	r3, [sp, #12]
 8003b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b2a:	4433      	add	r3, r6
 8003b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b2e:	e768      	b.n	8003a02 <_svfiprintf_r+0x4e>
 8003b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b34:	460c      	mov	r4, r1
 8003b36:	2001      	movs	r0, #1
 8003b38:	e7a6      	b.n	8003a88 <_svfiprintf_r+0xd4>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	3401      	adds	r4, #1
 8003b3e:	9305      	str	r3, [sp, #20]
 8003b40:	4619      	mov	r1, r3
 8003b42:	f04f 0c0a 	mov.w	ip, #10
 8003b46:	4620      	mov	r0, r4
 8003b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b4c:	3a30      	subs	r2, #48	; 0x30
 8003b4e:	2a09      	cmp	r2, #9
 8003b50:	d903      	bls.n	8003b5a <_svfiprintf_r+0x1a6>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0c6      	beq.n	8003ae4 <_svfiprintf_r+0x130>
 8003b56:	9105      	str	r1, [sp, #20]
 8003b58:	e7c4      	b.n	8003ae4 <_svfiprintf_r+0x130>
 8003b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b5e:	4604      	mov	r4, r0
 8003b60:	2301      	movs	r3, #1
 8003b62:	e7f0      	b.n	8003b46 <_svfiprintf_r+0x192>
 8003b64:	ab03      	add	r3, sp, #12
 8003b66:	9300      	str	r3, [sp, #0]
 8003b68:	462a      	mov	r2, r5
 8003b6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <_svfiprintf_r+0x1f4>)
 8003b6c:	a904      	add	r1, sp, #16
 8003b6e:	4638      	mov	r0, r7
 8003b70:	f3af 8000 	nop.w
 8003b74:	1c42      	adds	r2, r0, #1
 8003b76:	4606      	mov	r6, r0
 8003b78:	d1d6      	bne.n	8003b28 <_svfiprintf_r+0x174>
 8003b7a:	89ab      	ldrh	r3, [r5, #12]
 8003b7c:	065b      	lsls	r3, r3, #25
 8003b7e:	f53f af2d 	bmi.w	80039dc <_svfiprintf_r+0x28>
 8003b82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b84:	b01d      	add	sp, #116	; 0x74
 8003b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b8a:	ab03      	add	r3, sp, #12
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	462a      	mov	r2, r5
 8003b90:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <_svfiprintf_r+0x1f4>)
 8003b92:	a904      	add	r1, sp, #16
 8003b94:	4638      	mov	r0, r7
 8003b96:	f000 f9bd 	bl	8003f14 <_printf_i>
 8003b9a:	e7eb      	b.n	8003b74 <_svfiprintf_r+0x1c0>
 8003b9c:	08004548 	.word	0x08004548
 8003ba0:	08004552 	.word	0x08004552
 8003ba4:	00000000 	.word	0x00000000
 8003ba8:	08003901 	.word	0x08003901
 8003bac:	0800454e 	.word	0x0800454e

08003bb0 <__sfputc_r>:
 8003bb0:	6893      	ldr	r3, [r2, #8]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	b410      	push	{r4}
 8003bb8:	6093      	str	r3, [r2, #8]
 8003bba:	da08      	bge.n	8003bce <__sfputc_r+0x1e>
 8003bbc:	6994      	ldr	r4, [r2, #24]
 8003bbe:	42a3      	cmp	r3, r4
 8003bc0:	db01      	blt.n	8003bc6 <__sfputc_r+0x16>
 8003bc2:	290a      	cmp	r1, #10
 8003bc4:	d103      	bne.n	8003bce <__sfputc_r+0x1e>
 8003bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bca:	f7ff bc90 	b.w	80034ee <__swbuf_r>
 8003bce:	6813      	ldr	r3, [r2, #0]
 8003bd0:	1c58      	adds	r0, r3, #1
 8003bd2:	6010      	str	r0, [r2, #0]
 8003bd4:	7019      	strb	r1, [r3, #0]
 8003bd6:	4608      	mov	r0, r1
 8003bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <__sfputs_r>:
 8003bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be0:	4606      	mov	r6, r0
 8003be2:	460f      	mov	r7, r1
 8003be4:	4614      	mov	r4, r2
 8003be6:	18d5      	adds	r5, r2, r3
 8003be8:	42ac      	cmp	r4, r5
 8003bea:	d101      	bne.n	8003bf0 <__sfputs_r+0x12>
 8003bec:	2000      	movs	r0, #0
 8003bee:	e007      	b.n	8003c00 <__sfputs_r+0x22>
 8003bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bf4:	463a      	mov	r2, r7
 8003bf6:	4630      	mov	r0, r6
 8003bf8:	f7ff ffda 	bl	8003bb0 <__sfputc_r>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d1f3      	bne.n	8003be8 <__sfputs_r+0xa>
 8003c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c04 <_vfiprintf_r>:
 8003c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c08:	460d      	mov	r5, r1
 8003c0a:	b09d      	sub	sp, #116	; 0x74
 8003c0c:	4614      	mov	r4, r2
 8003c0e:	4698      	mov	r8, r3
 8003c10:	4606      	mov	r6, r0
 8003c12:	b118      	cbz	r0, 8003c1c <_vfiprintf_r+0x18>
 8003c14:	6a03      	ldr	r3, [r0, #32]
 8003c16:	b90b      	cbnz	r3, 8003c1c <_vfiprintf_r+0x18>
 8003c18:	f7ff fb62 	bl	80032e0 <__sinit>
 8003c1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c1e:	07d9      	lsls	r1, r3, #31
 8003c20:	d405      	bmi.n	8003c2e <_vfiprintf_r+0x2a>
 8003c22:	89ab      	ldrh	r3, [r5, #12]
 8003c24:	059a      	lsls	r2, r3, #22
 8003c26:	d402      	bmi.n	8003c2e <_vfiprintf_r+0x2a>
 8003c28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c2a:	f7ff fd6e 	bl	800370a <__retarget_lock_acquire_recursive>
 8003c2e:	89ab      	ldrh	r3, [r5, #12]
 8003c30:	071b      	lsls	r3, r3, #28
 8003c32:	d501      	bpl.n	8003c38 <_vfiprintf_r+0x34>
 8003c34:	692b      	ldr	r3, [r5, #16]
 8003c36:	b99b      	cbnz	r3, 8003c60 <_vfiprintf_r+0x5c>
 8003c38:	4629      	mov	r1, r5
 8003c3a:	4630      	mov	r0, r6
 8003c3c:	f7ff fc94 	bl	8003568 <__swsetup_r>
 8003c40:	b170      	cbz	r0, 8003c60 <_vfiprintf_r+0x5c>
 8003c42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c44:	07dc      	lsls	r4, r3, #31
 8003c46:	d504      	bpl.n	8003c52 <_vfiprintf_r+0x4e>
 8003c48:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4c:	b01d      	add	sp, #116	; 0x74
 8003c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c52:	89ab      	ldrh	r3, [r5, #12]
 8003c54:	0598      	lsls	r0, r3, #22
 8003c56:	d4f7      	bmi.n	8003c48 <_vfiprintf_r+0x44>
 8003c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c5a:	f7ff fd57 	bl	800370c <__retarget_lock_release_recursive>
 8003c5e:	e7f3      	b.n	8003c48 <_vfiprintf_r+0x44>
 8003c60:	2300      	movs	r3, #0
 8003c62:	9309      	str	r3, [sp, #36]	; 0x24
 8003c64:	2320      	movs	r3, #32
 8003c66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c6e:	2330      	movs	r3, #48	; 0x30
 8003c70:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003e24 <_vfiprintf_r+0x220>
 8003c74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c78:	f04f 0901 	mov.w	r9, #1
 8003c7c:	4623      	mov	r3, r4
 8003c7e:	469a      	mov	sl, r3
 8003c80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c84:	b10a      	cbz	r2, 8003c8a <_vfiprintf_r+0x86>
 8003c86:	2a25      	cmp	r2, #37	; 0x25
 8003c88:	d1f9      	bne.n	8003c7e <_vfiprintf_r+0x7a>
 8003c8a:	ebba 0b04 	subs.w	fp, sl, r4
 8003c8e:	d00b      	beq.n	8003ca8 <_vfiprintf_r+0xa4>
 8003c90:	465b      	mov	r3, fp
 8003c92:	4622      	mov	r2, r4
 8003c94:	4629      	mov	r1, r5
 8003c96:	4630      	mov	r0, r6
 8003c98:	f7ff ffa1 	bl	8003bde <__sfputs_r>
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	f000 80a9 	beq.w	8003df4 <_vfiprintf_r+0x1f0>
 8003ca2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ca4:	445a      	add	r2, fp
 8003ca6:	9209      	str	r2, [sp, #36]	; 0x24
 8003ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 80a1 	beq.w	8003df4 <_vfiprintf_r+0x1f0>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cbc:	f10a 0a01 	add.w	sl, sl, #1
 8003cc0:	9304      	str	r3, [sp, #16]
 8003cc2:	9307      	str	r3, [sp, #28]
 8003cc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cc8:	931a      	str	r3, [sp, #104]	; 0x68
 8003cca:	4654      	mov	r4, sl
 8003ccc:	2205      	movs	r2, #5
 8003cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cd2:	4854      	ldr	r0, [pc, #336]	; (8003e24 <_vfiprintf_r+0x220>)
 8003cd4:	f7fc fa84 	bl	80001e0 <memchr>
 8003cd8:	9a04      	ldr	r2, [sp, #16]
 8003cda:	b9d8      	cbnz	r0, 8003d14 <_vfiprintf_r+0x110>
 8003cdc:	06d1      	lsls	r1, r2, #27
 8003cde:	bf44      	itt	mi
 8003ce0:	2320      	movmi	r3, #32
 8003ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ce6:	0713      	lsls	r3, r2, #28
 8003ce8:	bf44      	itt	mi
 8003cea:	232b      	movmi	r3, #43	; 0x2b
 8003cec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003cf0:	f89a 3000 	ldrb.w	r3, [sl]
 8003cf4:	2b2a      	cmp	r3, #42	; 0x2a
 8003cf6:	d015      	beq.n	8003d24 <_vfiprintf_r+0x120>
 8003cf8:	9a07      	ldr	r2, [sp, #28]
 8003cfa:	4654      	mov	r4, sl
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f04f 0c0a 	mov.w	ip, #10
 8003d02:	4621      	mov	r1, r4
 8003d04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d08:	3b30      	subs	r3, #48	; 0x30
 8003d0a:	2b09      	cmp	r3, #9
 8003d0c:	d94d      	bls.n	8003daa <_vfiprintf_r+0x1a6>
 8003d0e:	b1b0      	cbz	r0, 8003d3e <_vfiprintf_r+0x13a>
 8003d10:	9207      	str	r2, [sp, #28]
 8003d12:	e014      	b.n	8003d3e <_vfiprintf_r+0x13a>
 8003d14:	eba0 0308 	sub.w	r3, r0, r8
 8003d18:	fa09 f303 	lsl.w	r3, r9, r3
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	9304      	str	r3, [sp, #16]
 8003d20:	46a2      	mov	sl, r4
 8003d22:	e7d2      	b.n	8003cca <_vfiprintf_r+0xc6>
 8003d24:	9b03      	ldr	r3, [sp, #12]
 8003d26:	1d19      	adds	r1, r3, #4
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	9103      	str	r1, [sp, #12]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bfbb      	ittet	lt
 8003d30:	425b      	neglt	r3, r3
 8003d32:	f042 0202 	orrlt.w	r2, r2, #2
 8003d36:	9307      	strge	r3, [sp, #28]
 8003d38:	9307      	strlt	r3, [sp, #28]
 8003d3a:	bfb8      	it	lt
 8003d3c:	9204      	strlt	r2, [sp, #16]
 8003d3e:	7823      	ldrb	r3, [r4, #0]
 8003d40:	2b2e      	cmp	r3, #46	; 0x2e
 8003d42:	d10c      	bne.n	8003d5e <_vfiprintf_r+0x15a>
 8003d44:	7863      	ldrb	r3, [r4, #1]
 8003d46:	2b2a      	cmp	r3, #42	; 0x2a
 8003d48:	d134      	bne.n	8003db4 <_vfiprintf_r+0x1b0>
 8003d4a:	9b03      	ldr	r3, [sp, #12]
 8003d4c:	1d1a      	adds	r2, r3, #4
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	9203      	str	r2, [sp, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	bfb8      	it	lt
 8003d56:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d5a:	3402      	adds	r4, #2
 8003d5c:	9305      	str	r3, [sp, #20]
 8003d5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003e34 <_vfiprintf_r+0x230>
 8003d62:	7821      	ldrb	r1, [r4, #0]
 8003d64:	2203      	movs	r2, #3
 8003d66:	4650      	mov	r0, sl
 8003d68:	f7fc fa3a 	bl	80001e0 <memchr>
 8003d6c:	b138      	cbz	r0, 8003d7e <_vfiprintf_r+0x17a>
 8003d6e:	9b04      	ldr	r3, [sp, #16]
 8003d70:	eba0 000a 	sub.w	r0, r0, sl
 8003d74:	2240      	movs	r2, #64	; 0x40
 8003d76:	4082      	lsls	r2, r0
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	3401      	adds	r4, #1
 8003d7c:	9304      	str	r3, [sp, #16]
 8003d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d82:	4829      	ldr	r0, [pc, #164]	; (8003e28 <_vfiprintf_r+0x224>)
 8003d84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d88:	2206      	movs	r2, #6
 8003d8a:	f7fc fa29 	bl	80001e0 <memchr>
 8003d8e:	2800      	cmp	r0, #0
 8003d90:	d03f      	beq.n	8003e12 <_vfiprintf_r+0x20e>
 8003d92:	4b26      	ldr	r3, [pc, #152]	; (8003e2c <_vfiprintf_r+0x228>)
 8003d94:	bb1b      	cbnz	r3, 8003dde <_vfiprintf_r+0x1da>
 8003d96:	9b03      	ldr	r3, [sp, #12]
 8003d98:	3307      	adds	r3, #7
 8003d9a:	f023 0307 	bic.w	r3, r3, #7
 8003d9e:	3308      	adds	r3, #8
 8003da0:	9303      	str	r3, [sp, #12]
 8003da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003da4:	443b      	add	r3, r7
 8003da6:	9309      	str	r3, [sp, #36]	; 0x24
 8003da8:	e768      	b.n	8003c7c <_vfiprintf_r+0x78>
 8003daa:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dae:	460c      	mov	r4, r1
 8003db0:	2001      	movs	r0, #1
 8003db2:	e7a6      	b.n	8003d02 <_vfiprintf_r+0xfe>
 8003db4:	2300      	movs	r3, #0
 8003db6:	3401      	adds	r4, #1
 8003db8:	9305      	str	r3, [sp, #20]
 8003dba:	4619      	mov	r1, r3
 8003dbc:	f04f 0c0a 	mov.w	ip, #10
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dc6:	3a30      	subs	r2, #48	; 0x30
 8003dc8:	2a09      	cmp	r2, #9
 8003dca:	d903      	bls.n	8003dd4 <_vfiprintf_r+0x1d0>
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0c6      	beq.n	8003d5e <_vfiprintf_r+0x15a>
 8003dd0:	9105      	str	r1, [sp, #20]
 8003dd2:	e7c4      	b.n	8003d5e <_vfiprintf_r+0x15a>
 8003dd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dd8:	4604      	mov	r4, r0
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e7f0      	b.n	8003dc0 <_vfiprintf_r+0x1bc>
 8003dde:	ab03      	add	r3, sp, #12
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	462a      	mov	r2, r5
 8003de4:	4b12      	ldr	r3, [pc, #72]	; (8003e30 <_vfiprintf_r+0x22c>)
 8003de6:	a904      	add	r1, sp, #16
 8003de8:	4630      	mov	r0, r6
 8003dea:	f3af 8000 	nop.w
 8003dee:	4607      	mov	r7, r0
 8003df0:	1c78      	adds	r0, r7, #1
 8003df2:	d1d6      	bne.n	8003da2 <_vfiprintf_r+0x19e>
 8003df4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003df6:	07d9      	lsls	r1, r3, #31
 8003df8:	d405      	bmi.n	8003e06 <_vfiprintf_r+0x202>
 8003dfa:	89ab      	ldrh	r3, [r5, #12]
 8003dfc:	059a      	lsls	r2, r3, #22
 8003dfe:	d402      	bmi.n	8003e06 <_vfiprintf_r+0x202>
 8003e00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e02:	f7ff fc83 	bl	800370c <__retarget_lock_release_recursive>
 8003e06:	89ab      	ldrh	r3, [r5, #12]
 8003e08:	065b      	lsls	r3, r3, #25
 8003e0a:	f53f af1d 	bmi.w	8003c48 <_vfiprintf_r+0x44>
 8003e0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e10:	e71c      	b.n	8003c4c <_vfiprintf_r+0x48>
 8003e12:	ab03      	add	r3, sp, #12
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	462a      	mov	r2, r5
 8003e18:	4b05      	ldr	r3, [pc, #20]	; (8003e30 <_vfiprintf_r+0x22c>)
 8003e1a:	a904      	add	r1, sp, #16
 8003e1c:	4630      	mov	r0, r6
 8003e1e:	f000 f879 	bl	8003f14 <_printf_i>
 8003e22:	e7e4      	b.n	8003dee <_vfiprintf_r+0x1ea>
 8003e24:	08004548 	.word	0x08004548
 8003e28:	08004552 	.word	0x08004552
 8003e2c:	00000000 	.word	0x00000000
 8003e30:	08003bdf 	.word	0x08003bdf
 8003e34:	0800454e 	.word	0x0800454e

08003e38 <_printf_common>:
 8003e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e3c:	4616      	mov	r6, r2
 8003e3e:	4699      	mov	r9, r3
 8003e40:	688a      	ldr	r2, [r1, #8]
 8003e42:	690b      	ldr	r3, [r1, #16]
 8003e44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	bfb8      	it	lt
 8003e4c:	4613      	movlt	r3, r2
 8003e4e:	6033      	str	r3, [r6, #0]
 8003e50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e54:	4607      	mov	r7, r0
 8003e56:	460c      	mov	r4, r1
 8003e58:	b10a      	cbz	r2, 8003e5e <_printf_common+0x26>
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	6033      	str	r3, [r6, #0]
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	0699      	lsls	r1, r3, #26
 8003e62:	bf42      	ittt	mi
 8003e64:	6833      	ldrmi	r3, [r6, #0]
 8003e66:	3302      	addmi	r3, #2
 8003e68:	6033      	strmi	r3, [r6, #0]
 8003e6a:	6825      	ldr	r5, [r4, #0]
 8003e6c:	f015 0506 	ands.w	r5, r5, #6
 8003e70:	d106      	bne.n	8003e80 <_printf_common+0x48>
 8003e72:	f104 0a19 	add.w	sl, r4, #25
 8003e76:	68e3      	ldr	r3, [r4, #12]
 8003e78:	6832      	ldr	r2, [r6, #0]
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	42ab      	cmp	r3, r5
 8003e7e:	dc26      	bgt.n	8003ece <_printf_common+0x96>
 8003e80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e84:	1e13      	subs	r3, r2, #0
 8003e86:	6822      	ldr	r2, [r4, #0]
 8003e88:	bf18      	it	ne
 8003e8a:	2301      	movne	r3, #1
 8003e8c:	0692      	lsls	r2, r2, #26
 8003e8e:	d42b      	bmi.n	8003ee8 <_printf_common+0xb0>
 8003e90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e94:	4649      	mov	r1, r9
 8003e96:	4638      	mov	r0, r7
 8003e98:	47c0      	blx	r8
 8003e9a:	3001      	adds	r0, #1
 8003e9c:	d01e      	beq.n	8003edc <_printf_common+0xa4>
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	6922      	ldr	r2, [r4, #16]
 8003ea2:	f003 0306 	and.w	r3, r3, #6
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	bf02      	ittt	eq
 8003eaa:	68e5      	ldreq	r5, [r4, #12]
 8003eac:	6833      	ldreq	r3, [r6, #0]
 8003eae:	1aed      	subeq	r5, r5, r3
 8003eb0:	68a3      	ldr	r3, [r4, #8]
 8003eb2:	bf0c      	ite	eq
 8003eb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003eb8:	2500      	movne	r5, #0
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	bfc4      	itt	gt
 8003ebe:	1a9b      	subgt	r3, r3, r2
 8003ec0:	18ed      	addgt	r5, r5, r3
 8003ec2:	2600      	movs	r6, #0
 8003ec4:	341a      	adds	r4, #26
 8003ec6:	42b5      	cmp	r5, r6
 8003ec8:	d11a      	bne.n	8003f00 <_printf_common+0xc8>
 8003eca:	2000      	movs	r0, #0
 8003ecc:	e008      	b.n	8003ee0 <_printf_common+0xa8>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	4652      	mov	r2, sl
 8003ed2:	4649      	mov	r1, r9
 8003ed4:	4638      	mov	r0, r7
 8003ed6:	47c0      	blx	r8
 8003ed8:	3001      	adds	r0, #1
 8003eda:	d103      	bne.n	8003ee4 <_printf_common+0xac>
 8003edc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ee4:	3501      	adds	r5, #1
 8003ee6:	e7c6      	b.n	8003e76 <_printf_common+0x3e>
 8003ee8:	18e1      	adds	r1, r4, r3
 8003eea:	1c5a      	adds	r2, r3, #1
 8003eec:	2030      	movs	r0, #48	; 0x30
 8003eee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ef2:	4422      	add	r2, r4
 8003ef4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ef8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003efc:	3302      	adds	r3, #2
 8003efe:	e7c7      	b.n	8003e90 <_printf_common+0x58>
 8003f00:	2301      	movs	r3, #1
 8003f02:	4622      	mov	r2, r4
 8003f04:	4649      	mov	r1, r9
 8003f06:	4638      	mov	r0, r7
 8003f08:	47c0      	blx	r8
 8003f0a:	3001      	adds	r0, #1
 8003f0c:	d0e6      	beq.n	8003edc <_printf_common+0xa4>
 8003f0e:	3601      	adds	r6, #1
 8003f10:	e7d9      	b.n	8003ec6 <_printf_common+0x8e>
	...

08003f14 <_printf_i>:
 8003f14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f18:	7e0f      	ldrb	r7, [r1, #24]
 8003f1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f1c:	2f78      	cmp	r7, #120	; 0x78
 8003f1e:	4691      	mov	r9, r2
 8003f20:	4680      	mov	r8, r0
 8003f22:	460c      	mov	r4, r1
 8003f24:	469a      	mov	sl, r3
 8003f26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f2a:	d807      	bhi.n	8003f3c <_printf_i+0x28>
 8003f2c:	2f62      	cmp	r7, #98	; 0x62
 8003f2e:	d80a      	bhi.n	8003f46 <_printf_i+0x32>
 8003f30:	2f00      	cmp	r7, #0
 8003f32:	f000 80d4 	beq.w	80040de <_printf_i+0x1ca>
 8003f36:	2f58      	cmp	r7, #88	; 0x58
 8003f38:	f000 80c0 	beq.w	80040bc <_printf_i+0x1a8>
 8003f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f44:	e03a      	b.n	8003fbc <_printf_i+0xa8>
 8003f46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f4a:	2b15      	cmp	r3, #21
 8003f4c:	d8f6      	bhi.n	8003f3c <_printf_i+0x28>
 8003f4e:	a101      	add	r1, pc, #4	; (adr r1, 8003f54 <_printf_i+0x40>)
 8003f50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f54:	08003fad 	.word	0x08003fad
 8003f58:	08003fc1 	.word	0x08003fc1
 8003f5c:	08003f3d 	.word	0x08003f3d
 8003f60:	08003f3d 	.word	0x08003f3d
 8003f64:	08003f3d 	.word	0x08003f3d
 8003f68:	08003f3d 	.word	0x08003f3d
 8003f6c:	08003fc1 	.word	0x08003fc1
 8003f70:	08003f3d 	.word	0x08003f3d
 8003f74:	08003f3d 	.word	0x08003f3d
 8003f78:	08003f3d 	.word	0x08003f3d
 8003f7c:	08003f3d 	.word	0x08003f3d
 8003f80:	080040c5 	.word	0x080040c5
 8003f84:	08003fed 	.word	0x08003fed
 8003f88:	0800407f 	.word	0x0800407f
 8003f8c:	08003f3d 	.word	0x08003f3d
 8003f90:	08003f3d 	.word	0x08003f3d
 8003f94:	080040e7 	.word	0x080040e7
 8003f98:	08003f3d 	.word	0x08003f3d
 8003f9c:	08003fed 	.word	0x08003fed
 8003fa0:	08003f3d 	.word	0x08003f3d
 8003fa4:	08003f3d 	.word	0x08003f3d
 8003fa8:	08004087 	.word	0x08004087
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	1d1a      	adds	r2, r3, #4
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	602a      	str	r2, [r5, #0]
 8003fb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e09f      	b.n	8004100 <_printf_i+0x1ec>
 8003fc0:	6820      	ldr	r0, [r4, #0]
 8003fc2:	682b      	ldr	r3, [r5, #0]
 8003fc4:	0607      	lsls	r7, r0, #24
 8003fc6:	f103 0104 	add.w	r1, r3, #4
 8003fca:	6029      	str	r1, [r5, #0]
 8003fcc:	d501      	bpl.n	8003fd2 <_printf_i+0xbe>
 8003fce:	681e      	ldr	r6, [r3, #0]
 8003fd0:	e003      	b.n	8003fda <_printf_i+0xc6>
 8003fd2:	0646      	lsls	r6, r0, #25
 8003fd4:	d5fb      	bpl.n	8003fce <_printf_i+0xba>
 8003fd6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003fda:	2e00      	cmp	r6, #0
 8003fdc:	da03      	bge.n	8003fe6 <_printf_i+0xd2>
 8003fde:	232d      	movs	r3, #45	; 0x2d
 8003fe0:	4276      	negs	r6, r6
 8003fe2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fe6:	485a      	ldr	r0, [pc, #360]	; (8004150 <_printf_i+0x23c>)
 8003fe8:	230a      	movs	r3, #10
 8003fea:	e012      	b.n	8004012 <_printf_i+0xfe>
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	6820      	ldr	r0, [r4, #0]
 8003ff0:	1d19      	adds	r1, r3, #4
 8003ff2:	6029      	str	r1, [r5, #0]
 8003ff4:	0605      	lsls	r5, r0, #24
 8003ff6:	d501      	bpl.n	8003ffc <_printf_i+0xe8>
 8003ff8:	681e      	ldr	r6, [r3, #0]
 8003ffa:	e002      	b.n	8004002 <_printf_i+0xee>
 8003ffc:	0641      	lsls	r1, r0, #25
 8003ffe:	d5fb      	bpl.n	8003ff8 <_printf_i+0xe4>
 8004000:	881e      	ldrh	r6, [r3, #0]
 8004002:	4853      	ldr	r0, [pc, #332]	; (8004150 <_printf_i+0x23c>)
 8004004:	2f6f      	cmp	r7, #111	; 0x6f
 8004006:	bf0c      	ite	eq
 8004008:	2308      	moveq	r3, #8
 800400a:	230a      	movne	r3, #10
 800400c:	2100      	movs	r1, #0
 800400e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004012:	6865      	ldr	r5, [r4, #4]
 8004014:	60a5      	str	r5, [r4, #8]
 8004016:	2d00      	cmp	r5, #0
 8004018:	bfa2      	ittt	ge
 800401a:	6821      	ldrge	r1, [r4, #0]
 800401c:	f021 0104 	bicge.w	r1, r1, #4
 8004020:	6021      	strge	r1, [r4, #0]
 8004022:	b90e      	cbnz	r6, 8004028 <_printf_i+0x114>
 8004024:	2d00      	cmp	r5, #0
 8004026:	d04b      	beq.n	80040c0 <_printf_i+0x1ac>
 8004028:	4615      	mov	r5, r2
 800402a:	fbb6 f1f3 	udiv	r1, r6, r3
 800402e:	fb03 6711 	mls	r7, r3, r1, r6
 8004032:	5dc7      	ldrb	r7, [r0, r7]
 8004034:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004038:	4637      	mov	r7, r6
 800403a:	42bb      	cmp	r3, r7
 800403c:	460e      	mov	r6, r1
 800403e:	d9f4      	bls.n	800402a <_printf_i+0x116>
 8004040:	2b08      	cmp	r3, #8
 8004042:	d10b      	bne.n	800405c <_printf_i+0x148>
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	07de      	lsls	r6, r3, #31
 8004048:	d508      	bpl.n	800405c <_printf_i+0x148>
 800404a:	6923      	ldr	r3, [r4, #16]
 800404c:	6861      	ldr	r1, [r4, #4]
 800404e:	4299      	cmp	r1, r3
 8004050:	bfde      	ittt	le
 8004052:	2330      	movle	r3, #48	; 0x30
 8004054:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004058:	f105 35ff 	addle.w	r5, r5, #4294967295
 800405c:	1b52      	subs	r2, r2, r5
 800405e:	6122      	str	r2, [r4, #16]
 8004060:	f8cd a000 	str.w	sl, [sp]
 8004064:	464b      	mov	r3, r9
 8004066:	aa03      	add	r2, sp, #12
 8004068:	4621      	mov	r1, r4
 800406a:	4640      	mov	r0, r8
 800406c:	f7ff fee4 	bl	8003e38 <_printf_common>
 8004070:	3001      	adds	r0, #1
 8004072:	d14a      	bne.n	800410a <_printf_i+0x1f6>
 8004074:	f04f 30ff 	mov.w	r0, #4294967295
 8004078:	b004      	add	sp, #16
 800407a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	f043 0320 	orr.w	r3, r3, #32
 8004084:	6023      	str	r3, [r4, #0]
 8004086:	4833      	ldr	r0, [pc, #204]	; (8004154 <_printf_i+0x240>)
 8004088:	2778      	movs	r7, #120	; 0x78
 800408a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	6829      	ldr	r1, [r5, #0]
 8004092:	061f      	lsls	r7, r3, #24
 8004094:	f851 6b04 	ldr.w	r6, [r1], #4
 8004098:	d402      	bmi.n	80040a0 <_printf_i+0x18c>
 800409a:	065f      	lsls	r7, r3, #25
 800409c:	bf48      	it	mi
 800409e:	b2b6      	uxthmi	r6, r6
 80040a0:	07df      	lsls	r7, r3, #31
 80040a2:	bf48      	it	mi
 80040a4:	f043 0320 	orrmi.w	r3, r3, #32
 80040a8:	6029      	str	r1, [r5, #0]
 80040aa:	bf48      	it	mi
 80040ac:	6023      	strmi	r3, [r4, #0]
 80040ae:	b91e      	cbnz	r6, 80040b8 <_printf_i+0x1a4>
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	f023 0320 	bic.w	r3, r3, #32
 80040b6:	6023      	str	r3, [r4, #0]
 80040b8:	2310      	movs	r3, #16
 80040ba:	e7a7      	b.n	800400c <_printf_i+0xf8>
 80040bc:	4824      	ldr	r0, [pc, #144]	; (8004150 <_printf_i+0x23c>)
 80040be:	e7e4      	b.n	800408a <_printf_i+0x176>
 80040c0:	4615      	mov	r5, r2
 80040c2:	e7bd      	b.n	8004040 <_printf_i+0x12c>
 80040c4:	682b      	ldr	r3, [r5, #0]
 80040c6:	6826      	ldr	r6, [r4, #0]
 80040c8:	6961      	ldr	r1, [r4, #20]
 80040ca:	1d18      	adds	r0, r3, #4
 80040cc:	6028      	str	r0, [r5, #0]
 80040ce:	0635      	lsls	r5, r6, #24
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	d501      	bpl.n	80040d8 <_printf_i+0x1c4>
 80040d4:	6019      	str	r1, [r3, #0]
 80040d6:	e002      	b.n	80040de <_printf_i+0x1ca>
 80040d8:	0670      	lsls	r0, r6, #25
 80040da:	d5fb      	bpl.n	80040d4 <_printf_i+0x1c0>
 80040dc:	8019      	strh	r1, [r3, #0]
 80040de:	2300      	movs	r3, #0
 80040e0:	6123      	str	r3, [r4, #16]
 80040e2:	4615      	mov	r5, r2
 80040e4:	e7bc      	b.n	8004060 <_printf_i+0x14c>
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	1d1a      	adds	r2, r3, #4
 80040ea:	602a      	str	r2, [r5, #0]
 80040ec:	681d      	ldr	r5, [r3, #0]
 80040ee:	6862      	ldr	r2, [r4, #4]
 80040f0:	2100      	movs	r1, #0
 80040f2:	4628      	mov	r0, r5
 80040f4:	f7fc f874 	bl	80001e0 <memchr>
 80040f8:	b108      	cbz	r0, 80040fe <_printf_i+0x1ea>
 80040fa:	1b40      	subs	r0, r0, r5
 80040fc:	6060      	str	r0, [r4, #4]
 80040fe:	6863      	ldr	r3, [r4, #4]
 8004100:	6123      	str	r3, [r4, #16]
 8004102:	2300      	movs	r3, #0
 8004104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004108:	e7aa      	b.n	8004060 <_printf_i+0x14c>
 800410a:	6923      	ldr	r3, [r4, #16]
 800410c:	462a      	mov	r2, r5
 800410e:	4649      	mov	r1, r9
 8004110:	4640      	mov	r0, r8
 8004112:	47d0      	blx	sl
 8004114:	3001      	adds	r0, #1
 8004116:	d0ad      	beq.n	8004074 <_printf_i+0x160>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	079b      	lsls	r3, r3, #30
 800411c:	d413      	bmi.n	8004146 <_printf_i+0x232>
 800411e:	68e0      	ldr	r0, [r4, #12]
 8004120:	9b03      	ldr	r3, [sp, #12]
 8004122:	4298      	cmp	r0, r3
 8004124:	bfb8      	it	lt
 8004126:	4618      	movlt	r0, r3
 8004128:	e7a6      	b.n	8004078 <_printf_i+0x164>
 800412a:	2301      	movs	r3, #1
 800412c:	4632      	mov	r2, r6
 800412e:	4649      	mov	r1, r9
 8004130:	4640      	mov	r0, r8
 8004132:	47d0      	blx	sl
 8004134:	3001      	adds	r0, #1
 8004136:	d09d      	beq.n	8004074 <_printf_i+0x160>
 8004138:	3501      	adds	r5, #1
 800413a:	68e3      	ldr	r3, [r4, #12]
 800413c:	9903      	ldr	r1, [sp, #12]
 800413e:	1a5b      	subs	r3, r3, r1
 8004140:	42ab      	cmp	r3, r5
 8004142:	dcf2      	bgt.n	800412a <_printf_i+0x216>
 8004144:	e7eb      	b.n	800411e <_printf_i+0x20a>
 8004146:	2500      	movs	r5, #0
 8004148:	f104 0619 	add.w	r6, r4, #25
 800414c:	e7f5      	b.n	800413a <_printf_i+0x226>
 800414e:	bf00      	nop
 8004150:	08004559 	.word	0x08004559
 8004154:	0800456a 	.word	0x0800456a

08004158 <__sflush_r>:
 8004158:	898a      	ldrh	r2, [r1, #12]
 800415a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800415e:	4605      	mov	r5, r0
 8004160:	0710      	lsls	r0, r2, #28
 8004162:	460c      	mov	r4, r1
 8004164:	d458      	bmi.n	8004218 <__sflush_r+0xc0>
 8004166:	684b      	ldr	r3, [r1, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	dc05      	bgt.n	8004178 <__sflush_r+0x20>
 800416c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800416e:	2b00      	cmp	r3, #0
 8004170:	dc02      	bgt.n	8004178 <__sflush_r+0x20>
 8004172:	2000      	movs	r0, #0
 8004174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800417a:	2e00      	cmp	r6, #0
 800417c:	d0f9      	beq.n	8004172 <__sflush_r+0x1a>
 800417e:	2300      	movs	r3, #0
 8004180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004184:	682f      	ldr	r7, [r5, #0]
 8004186:	6a21      	ldr	r1, [r4, #32]
 8004188:	602b      	str	r3, [r5, #0]
 800418a:	d032      	beq.n	80041f2 <__sflush_r+0x9a>
 800418c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800418e:	89a3      	ldrh	r3, [r4, #12]
 8004190:	075a      	lsls	r2, r3, #29
 8004192:	d505      	bpl.n	80041a0 <__sflush_r+0x48>
 8004194:	6863      	ldr	r3, [r4, #4]
 8004196:	1ac0      	subs	r0, r0, r3
 8004198:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800419a:	b10b      	cbz	r3, 80041a0 <__sflush_r+0x48>
 800419c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800419e:	1ac0      	subs	r0, r0, r3
 80041a0:	2300      	movs	r3, #0
 80041a2:	4602      	mov	r2, r0
 80041a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041a6:	6a21      	ldr	r1, [r4, #32]
 80041a8:	4628      	mov	r0, r5
 80041aa:	47b0      	blx	r6
 80041ac:	1c43      	adds	r3, r0, #1
 80041ae:	89a3      	ldrh	r3, [r4, #12]
 80041b0:	d106      	bne.n	80041c0 <__sflush_r+0x68>
 80041b2:	6829      	ldr	r1, [r5, #0]
 80041b4:	291d      	cmp	r1, #29
 80041b6:	d82b      	bhi.n	8004210 <__sflush_r+0xb8>
 80041b8:	4a29      	ldr	r2, [pc, #164]	; (8004260 <__sflush_r+0x108>)
 80041ba:	410a      	asrs	r2, r1
 80041bc:	07d6      	lsls	r6, r2, #31
 80041be:	d427      	bmi.n	8004210 <__sflush_r+0xb8>
 80041c0:	2200      	movs	r2, #0
 80041c2:	6062      	str	r2, [r4, #4]
 80041c4:	04d9      	lsls	r1, r3, #19
 80041c6:	6922      	ldr	r2, [r4, #16]
 80041c8:	6022      	str	r2, [r4, #0]
 80041ca:	d504      	bpl.n	80041d6 <__sflush_r+0x7e>
 80041cc:	1c42      	adds	r2, r0, #1
 80041ce:	d101      	bne.n	80041d4 <__sflush_r+0x7c>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	b903      	cbnz	r3, 80041d6 <__sflush_r+0x7e>
 80041d4:	6560      	str	r0, [r4, #84]	; 0x54
 80041d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041d8:	602f      	str	r7, [r5, #0]
 80041da:	2900      	cmp	r1, #0
 80041dc:	d0c9      	beq.n	8004172 <__sflush_r+0x1a>
 80041de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041e2:	4299      	cmp	r1, r3
 80041e4:	d002      	beq.n	80041ec <__sflush_r+0x94>
 80041e6:	4628      	mov	r0, r5
 80041e8:	f7ff fa92 	bl	8003710 <_free_r>
 80041ec:	2000      	movs	r0, #0
 80041ee:	6360      	str	r0, [r4, #52]	; 0x34
 80041f0:	e7c0      	b.n	8004174 <__sflush_r+0x1c>
 80041f2:	2301      	movs	r3, #1
 80041f4:	4628      	mov	r0, r5
 80041f6:	47b0      	blx	r6
 80041f8:	1c41      	adds	r1, r0, #1
 80041fa:	d1c8      	bne.n	800418e <__sflush_r+0x36>
 80041fc:	682b      	ldr	r3, [r5, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0c5      	beq.n	800418e <__sflush_r+0x36>
 8004202:	2b1d      	cmp	r3, #29
 8004204:	d001      	beq.n	800420a <__sflush_r+0xb2>
 8004206:	2b16      	cmp	r3, #22
 8004208:	d101      	bne.n	800420e <__sflush_r+0xb6>
 800420a:	602f      	str	r7, [r5, #0]
 800420c:	e7b1      	b.n	8004172 <__sflush_r+0x1a>
 800420e:	89a3      	ldrh	r3, [r4, #12]
 8004210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004214:	81a3      	strh	r3, [r4, #12]
 8004216:	e7ad      	b.n	8004174 <__sflush_r+0x1c>
 8004218:	690f      	ldr	r7, [r1, #16]
 800421a:	2f00      	cmp	r7, #0
 800421c:	d0a9      	beq.n	8004172 <__sflush_r+0x1a>
 800421e:	0793      	lsls	r3, r2, #30
 8004220:	680e      	ldr	r6, [r1, #0]
 8004222:	bf08      	it	eq
 8004224:	694b      	ldreq	r3, [r1, #20]
 8004226:	600f      	str	r7, [r1, #0]
 8004228:	bf18      	it	ne
 800422a:	2300      	movne	r3, #0
 800422c:	eba6 0807 	sub.w	r8, r6, r7
 8004230:	608b      	str	r3, [r1, #8]
 8004232:	f1b8 0f00 	cmp.w	r8, #0
 8004236:	dd9c      	ble.n	8004172 <__sflush_r+0x1a>
 8004238:	6a21      	ldr	r1, [r4, #32]
 800423a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800423c:	4643      	mov	r3, r8
 800423e:	463a      	mov	r2, r7
 8004240:	4628      	mov	r0, r5
 8004242:	47b0      	blx	r6
 8004244:	2800      	cmp	r0, #0
 8004246:	dc06      	bgt.n	8004256 <__sflush_r+0xfe>
 8004248:	89a3      	ldrh	r3, [r4, #12]
 800424a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800424e:	81a3      	strh	r3, [r4, #12]
 8004250:	f04f 30ff 	mov.w	r0, #4294967295
 8004254:	e78e      	b.n	8004174 <__sflush_r+0x1c>
 8004256:	4407      	add	r7, r0
 8004258:	eba8 0800 	sub.w	r8, r8, r0
 800425c:	e7e9      	b.n	8004232 <__sflush_r+0xda>
 800425e:	bf00      	nop
 8004260:	dfbffffe 	.word	0xdfbffffe

08004264 <_fflush_r>:
 8004264:	b538      	push	{r3, r4, r5, lr}
 8004266:	690b      	ldr	r3, [r1, #16]
 8004268:	4605      	mov	r5, r0
 800426a:	460c      	mov	r4, r1
 800426c:	b913      	cbnz	r3, 8004274 <_fflush_r+0x10>
 800426e:	2500      	movs	r5, #0
 8004270:	4628      	mov	r0, r5
 8004272:	bd38      	pop	{r3, r4, r5, pc}
 8004274:	b118      	cbz	r0, 800427e <_fflush_r+0x1a>
 8004276:	6a03      	ldr	r3, [r0, #32]
 8004278:	b90b      	cbnz	r3, 800427e <_fflush_r+0x1a>
 800427a:	f7ff f831 	bl	80032e0 <__sinit>
 800427e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0f3      	beq.n	800426e <_fflush_r+0xa>
 8004286:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004288:	07d0      	lsls	r0, r2, #31
 800428a:	d404      	bmi.n	8004296 <_fflush_r+0x32>
 800428c:	0599      	lsls	r1, r3, #22
 800428e:	d402      	bmi.n	8004296 <_fflush_r+0x32>
 8004290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004292:	f7ff fa3a 	bl	800370a <__retarget_lock_acquire_recursive>
 8004296:	4628      	mov	r0, r5
 8004298:	4621      	mov	r1, r4
 800429a:	f7ff ff5d 	bl	8004158 <__sflush_r>
 800429e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042a0:	07da      	lsls	r2, r3, #31
 80042a2:	4605      	mov	r5, r0
 80042a4:	d4e4      	bmi.n	8004270 <_fflush_r+0xc>
 80042a6:	89a3      	ldrh	r3, [r4, #12]
 80042a8:	059b      	lsls	r3, r3, #22
 80042aa:	d4e1      	bmi.n	8004270 <_fflush_r+0xc>
 80042ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042ae:	f7ff fa2d 	bl	800370c <__retarget_lock_release_recursive>
 80042b2:	e7dd      	b.n	8004270 <_fflush_r+0xc>

080042b4 <__swhatbuf_r>:
 80042b4:	b570      	push	{r4, r5, r6, lr}
 80042b6:	460c      	mov	r4, r1
 80042b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042bc:	2900      	cmp	r1, #0
 80042be:	b096      	sub	sp, #88	; 0x58
 80042c0:	4615      	mov	r5, r2
 80042c2:	461e      	mov	r6, r3
 80042c4:	da0d      	bge.n	80042e2 <__swhatbuf_r+0x2e>
 80042c6:	89a3      	ldrh	r3, [r4, #12]
 80042c8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80042cc:	f04f 0100 	mov.w	r1, #0
 80042d0:	bf0c      	ite	eq
 80042d2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80042d6:	2340      	movne	r3, #64	; 0x40
 80042d8:	2000      	movs	r0, #0
 80042da:	6031      	str	r1, [r6, #0]
 80042dc:	602b      	str	r3, [r5, #0]
 80042de:	b016      	add	sp, #88	; 0x58
 80042e0:	bd70      	pop	{r4, r5, r6, pc}
 80042e2:	466a      	mov	r2, sp
 80042e4:	f000 f862 	bl	80043ac <_fstat_r>
 80042e8:	2800      	cmp	r0, #0
 80042ea:	dbec      	blt.n	80042c6 <__swhatbuf_r+0x12>
 80042ec:	9901      	ldr	r1, [sp, #4]
 80042ee:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80042f2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80042f6:	4259      	negs	r1, r3
 80042f8:	4159      	adcs	r1, r3
 80042fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042fe:	e7eb      	b.n	80042d8 <__swhatbuf_r+0x24>

08004300 <__smakebuf_r>:
 8004300:	898b      	ldrh	r3, [r1, #12]
 8004302:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004304:	079d      	lsls	r5, r3, #30
 8004306:	4606      	mov	r6, r0
 8004308:	460c      	mov	r4, r1
 800430a:	d507      	bpl.n	800431c <__smakebuf_r+0x1c>
 800430c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004310:	6023      	str	r3, [r4, #0]
 8004312:	6123      	str	r3, [r4, #16]
 8004314:	2301      	movs	r3, #1
 8004316:	6163      	str	r3, [r4, #20]
 8004318:	b002      	add	sp, #8
 800431a:	bd70      	pop	{r4, r5, r6, pc}
 800431c:	ab01      	add	r3, sp, #4
 800431e:	466a      	mov	r2, sp
 8004320:	f7ff ffc8 	bl	80042b4 <__swhatbuf_r>
 8004324:	9900      	ldr	r1, [sp, #0]
 8004326:	4605      	mov	r5, r0
 8004328:	4630      	mov	r0, r6
 800432a:	f7ff fa5d 	bl	80037e8 <_malloc_r>
 800432e:	b948      	cbnz	r0, 8004344 <__smakebuf_r+0x44>
 8004330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004334:	059a      	lsls	r2, r3, #22
 8004336:	d4ef      	bmi.n	8004318 <__smakebuf_r+0x18>
 8004338:	f023 0303 	bic.w	r3, r3, #3
 800433c:	f043 0302 	orr.w	r3, r3, #2
 8004340:	81a3      	strh	r3, [r4, #12]
 8004342:	e7e3      	b.n	800430c <__smakebuf_r+0xc>
 8004344:	89a3      	ldrh	r3, [r4, #12]
 8004346:	6020      	str	r0, [r4, #0]
 8004348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800434c:	81a3      	strh	r3, [r4, #12]
 800434e:	9b00      	ldr	r3, [sp, #0]
 8004350:	6163      	str	r3, [r4, #20]
 8004352:	9b01      	ldr	r3, [sp, #4]
 8004354:	6120      	str	r0, [r4, #16]
 8004356:	b15b      	cbz	r3, 8004370 <__smakebuf_r+0x70>
 8004358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800435c:	4630      	mov	r0, r6
 800435e:	f000 f837 	bl	80043d0 <_isatty_r>
 8004362:	b128      	cbz	r0, 8004370 <__smakebuf_r+0x70>
 8004364:	89a3      	ldrh	r3, [r4, #12]
 8004366:	f023 0303 	bic.w	r3, r3, #3
 800436a:	f043 0301 	orr.w	r3, r3, #1
 800436e:	81a3      	strh	r3, [r4, #12]
 8004370:	89a3      	ldrh	r3, [r4, #12]
 8004372:	431d      	orrs	r5, r3
 8004374:	81a5      	strh	r5, [r4, #12]
 8004376:	e7cf      	b.n	8004318 <__smakebuf_r+0x18>

08004378 <memmove>:
 8004378:	4288      	cmp	r0, r1
 800437a:	b510      	push	{r4, lr}
 800437c:	eb01 0402 	add.w	r4, r1, r2
 8004380:	d902      	bls.n	8004388 <memmove+0x10>
 8004382:	4284      	cmp	r4, r0
 8004384:	4623      	mov	r3, r4
 8004386:	d807      	bhi.n	8004398 <memmove+0x20>
 8004388:	1e43      	subs	r3, r0, #1
 800438a:	42a1      	cmp	r1, r4
 800438c:	d008      	beq.n	80043a0 <memmove+0x28>
 800438e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004392:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004396:	e7f8      	b.n	800438a <memmove+0x12>
 8004398:	4402      	add	r2, r0
 800439a:	4601      	mov	r1, r0
 800439c:	428a      	cmp	r2, r1
 800439e:	d100      	bne.n	80043a2 <memmove+0x2a>
 80043a0:	bd10      	pop	{r4, pc}
 80043a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043aa:	e7f7      	b.n	800439c <memmove+0x24>

080043ac <_fstat_r>:
 80043ac:	b538      	push	{r3, r4, r5, lr}
 80043ae:	4d07      	ldr	r5, [pc, #28]	; (80043cc <_fstat_r+0x20>)
 80043b0:	2300      	movs	r3, #0
 80043b2:	4604      	mov	r4, r0
 80043b4:	4608      	mov	r0, r1
 80043b6:	4611      	mov	r1, r2
 80043b8:	602b      	str	r3, [r5, #0]
 80043ba:	f7fc fcc8 	bl	8000d4e <_fstat>
 80043be:	1c43      	adds	r3, r0, #1
 80043c0:	d102      	bne.n	80043c8 <_fstat_r+0x1c>
 80043c2:	682b      	ldr	r3, [r5, #0]
 80043c4:	b103      	cbz	r3, 80043c8 <_fstat_r+0x1c>
 80043c6:	6023      	str	r3, [r4, #0]
 80043c8:	bd38      	pop	{r3, r4, r5, pc}
 80043ca:	bf00      	nop
 80043cc:	20000268 	.word	0x20000268

080043d0 <_isatty_r>:
 80043d0:	b538      	push	{r3, r4, r5, lr}
 80043d2:	4d06      	ldr	r5, [pc, #24]	; (80043ec <_isatty_r+0x1c>)
 80043d4:	2300      	movs	r3, #0
 80043d6:	4604      	mov	r4, r0
 80043d8:	4608      	mov	r0, r1
 80043da:	602b      	str	r3, [r5, #0]
 80043dc:	f7fc fcc7 	bl	8000d6e <_isatty>
 80043e0:	1c43      	adds	r3, r0, #1
 80043e2:	d102      	bne.n	80043ea <_isatty_r+0x1a>
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	b103      	cbz	r3, 80043ea <_isatty_r+0x1a>
 80043e8:	6023      	str	r3, [r4, #0]
 80043ea:	bd38      	pop	{r3, r4, r5, pc}
 80043ec:	20000268 	.word	0x20000268

080043f0 <_sbrk_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4d06      	ldr	r5, [pc, #24]	; (800440c <_sbrk_r+0x1c>)
 80043f4:	2300      	movs	r3, #0
 80043f6:	4604      	mov	r4, r0
 80043f8:	4608      	mov	r0, r1
 80043fa:	602b      	str	r3, [r5, #0]
 80043fc:	f7fc fcd0 	bl	8000da0 <_sbrk>
 8004400:	1c43      	adds	r3, r0, #1
 8004402:	d102      	bne.n	800440a <_sbrk_r+0x1a>
 8004404:	682b      	ldr	r3, [r5, #0]
 8004406:	b103      	cbz	r3, 800440a <_sbrk_r+0x1a>
 8004408:	6023      	str	r3, [r4, #0]
 800440a:	bd38      	pop	{r3, r4, r5, pc}
 800440c:	20000268 	.word	0x20000268

08004410 <memcpy>:
 8004410:	440a      	add	r2, r1
 8004412:	4291      	cmp	r1, r2
 8004414:	f100 33ff 	add.w	r3, r0, #4294967295
 8004418:	d100      	bne.n	800441c <memcpy+0xc>
 800441a:	4770      	bx	lr
 800441c:	b510      	push	{r4, lr}
 800441e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004422:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004426:	4291      	cmp	r1, r2
 8004428:	d1f9      	bne.n	800441e <memcpy+0xe>
 800442a:	bd10      	pop	{r4, pc}

0800442c <_realloc_r>:
 800442c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004430:	4680      	mov	r8, r0
 8004432:	4614      	mov	r4, r2
 8004434:	460e      	mov	r6, r1
 8004436:	b921      	cbnz	r1, 8004442 <_realloc_r+0x16>
 8004438:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800443c:	4611      	mov	r1, r2
 800443e:	f7ff b9d3 	b.w	80037e8 <_malloc_r>
 8004442:	b92a      	cbnz	r2, 8004450 <_realloc_r+0x24>
 8004444:	f7ff f964 	bl	8003710 <_free_r>
 8004448:	4625      	mov	r5, r4
 800444a:	4628      	mov	r0, r5
 800444c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004450:	f000 f81b 	bl	800448a <_malloc_usable_size_r>
 8004454:	4284      	cmp	r4, r0
 8004456:	4607      	mov	r7, r0
 8004458:	d802      	bhi.n	8004460 <_realloc_r+0x34>
 800445a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800445e:	d812      	bhi.n	8004486 <_realloc_r+0x5a>
 8004460:	4621      	mov	r1, r4
 8004462:	4640      	mov	r0, r8
 8004464:	f7ff f9c0 	bl	80037e8 <_malloc_r>
 8004468:	4605      	mov	r5, r0
 800446a:	2800      	cmp	r0, #0
 800446c:	d0ed      	beq.n	800444a <_realloc_r+0x1e>
 800446e:	42bc      	cmp	r4, r7
 8004470:	4622      	mov	r2, r4
 8004472:	4631      	mov	r1, r6
 8004474:	bf28      	it	cs
 8004476:	463a      	movcs	r2, r7
 8004478:	f7ff ffca 	bl	8004410 <memcpy>
 800447c:	4631      	mov	r1, r6
 800447e:	4640      	mov	r0, r8
 8004480:	f7ff f946 	bl	8003710 <_free_r>
 8004484:	e7e1      	b.n	800444a <_realloc_r+0x1e>
 8004486:	4635      	mov	r5, r6
 8004488:	e7df      	b.n	800444a <_realloc_r+0x1e>

0800448a <_malloc_usable_size_r>:
 800448a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800448e:	1f18      	subs	r0, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	bfbc      	itt	lt
 8004494:	580b      	ldrlt	r3, [r1, r0]
 8004496:	18c0      	addlt	r0, r0, r3
 8004498:	4770      	bx	lr
	...

0800449c <_init>:
 800449c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800449e:	bf00      	nop
 80044a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044a2:	bc08      	pop	{r3}
 80044a4:	469e      	mov	lr, r3
 80044a6:	4770      	bx	lr

080044a8 <_fini>:
 80044a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044aa:	bf00      	nop
 80044ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ae:	bc08      	pop	{r3}
 80044b0:	469e      	mov	lr, r3
 80044b2:	4770      	bx	lr
