0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.srcs/sim_1/new/tb_fixedmulti.sv,1732534338,systemVerilog,,,,tb_fixedmulti,,,,,,,,
/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.srcs/sources_1/new/fixedmulti.sv,1732533951,systemVerilog,,/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.srcs/sim_1/new/tb_fixedmulti.sv,,fixedmulti,,,,,,,,
