{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2014.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.61"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "70", "@dc": "70", "@oc": "70", "@id": "40438892", "text": ":facetid:toc:db/conf/fpga/fpga2014.bht"}}, "hits": {"@total": "70", "@computed": "70", "@sent": "70", "@first": "0", "hit": [{"@score": "1", "@id": "3463999", "info": {"authors": {"author": [{"@pid": "17/8110", "text": "Ameer Abdelhadi"}, {"@pid": "93/6343", "text": "Guy G. F. Lemieux"}]}, "title": "Modular multi-ported SRAM-based memories.", "venue": "FPGA", "pages": "35-44", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdelhadiL14", "doi": "10.1145/2554688.2554773", "ee": "https://doi.org/10.1145/2554688.2554773", "url": "https://dblp.org/rec/conf/fpga/AbdelhadiL14"}, "url": "URL#3463999"}, {"@score": "1", "@id": "3464000", "info": {"authors": {"author": [{"@pid": "125/2466", "text": "Karim M. Abdellatif"}, {"@pid": "32/128", "text": "Roselyne Chotin-Avot"}, {"@pid": "14/3824", "text": "Zied Marrakchi"}, {"@pid": "56/2953", "text": "Habib Mehrez"}, {"@pid": "123/2311", "text": "Qingshan Tang"}]}, "title": "Towards high performance GHASH for pipelined AES-GCM using FPGAs (abstract only).", "venue": "FPGA", "pages": "242", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdellatifCMMT14", "doi": "10.1145/2554688.2554709", "ee": "https://doi.org/10.1145/2554688.2554709", "url": "https://dblp.org/rec/conf/fpga/AbdellatifCMMT14"}, "url": "URL#3464000"}, {"@score": "1", "@id": "3464001", "info": {"authors": {"author": [{"@pid": "141/9288", "text": "Monther Abusultan"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "FPGA LUT design for wide-band dynamic voltage and frequency scaled operation (abstract only).", "venue": "FPGA", "pages": "241", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbusultanK14", "doi": "10.1145/2554688.2554708", "ee": "https://doi.org/10.1145/2554688.2554708", "url": "https://dblp.org/rec/conf/fpga/AbusultanK14"}, "url": "URL#3464001"}, {"@score": "1", "@id": "3464002", "info": {"authors": {"author": [{"@pid": "121/0521", "text": "Tao Ai"}, {"@pid": "49/5734", "text": "Mir Adnan Ali"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}, {"@pid": "121/0473", "text": "Kalin Ovtcharov"}, {"@pid": "141/9274", "text": "Sarmad Zulfiqar"}, {"@pid": "m/SteveMann", "text": "Steve Mann"}]}, "title": "Producing high-quality real-time HDR video system with FPGA (abstract only).", "venue": "FPGA", "pages": "253", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AiASOZM14", "doi": "10.1145/2554688.2554738", "ee": "https://doi.org/10.1145/2554688.2554738", "url": "https://dblp.org/rec/conf/fpga/AiASOZM14"}, "url": "URL#3464002"}, {"@score": "1", "@id": "3464003", "info": {"authors": {"author": [{"@pid": "131/4987", "text": "Mohammed Alawad"}, {"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "d/RonaldFDeMara", "text": "Ronald F. DeMara"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Energy-efficient multiplier-less discrete convolver through probabilistic domain transformation.", "venue": "FPGA", "pages": "185-188", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlawadYDL14", "doi": "10.1145/2554688.2554769", "ee": "https://doi.org/10.1145/2554688.2554769", "url": "https://dblp.org/rec/conf/fpga/AlawadYDL14"}, "url": "URL#3464003"}, {"@score": "1", "@id": "3464004", "info": {"authors": {"author": [{"@pid": "128/1123-1", "text": "Ahmad Alzahrani 0001"}, {"@pid": "d/RonaldFDeMara", "text": "Ronald F. DeMara"}]}, "title": "Non-adaptive sparse recovery and fault evasion using disjunct design configurations (abstract only).", "venue": "FPGA", "pages": "251", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlzahraniD14", "doi": "10.1145/2554688.2554758", "ee": "https://doi.org/10.1145/2554688.2554758", "url": "https://dblp.org/rec/conf/fpga/AlzahraniD14"}, "url": "URL#3464004"}, {"@score": "1", "@id": "3464005", "info": {"authors": {"author": [{"@pid": "127/6206", "text": "Yuhui Bai"}, {"@pid": "76/7357", "text": "Syed Zahid Ahmed"}, {"@pid": "45/4048", "text": "Bertrand Granado"}]}, "title": "A power-efficient adaptive heapsort for fpga-based image coding application (abstract only).", "venue": "FPGA", "pages": "247", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaiAG14", "doi": "10.1145/2554688.2554746", "ee": "https://doi.org/10.1145/2554688.2554746", "url": "https://dblp.org/rec/conf/fpga/BaiAG14"}, "url": "URL#3464005"}, {"@score": "1", "@id": "3464006", "info": {"authors": {"author": [{"@pid": "b/YBenAsher", "text": "Yosi Ben-Asher"}, {"@pid": "141/9270", "text": "Jacob Gendel"}, {"@pid": "28/299", "text": "Gadi Haber"}, {"@pid": "141/9239", "text": "Oren Segal"}, {"@pid": "31/1124", "text": "Yousef Shajrawi"}]}, "title": "1K manycore FPGA shared memory architecture for SOC (abstract only).", "venue": "FPGA", "pages": "251", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Ben-AsherGHSS14", "doi": "10.1145/2554688.2554699", "ee": "https://doi.org/10.1145/2554688.2554699", "url": "https://dblp.org/rec/conf/fpga/Ben-AsherGHSS14"}, "url": "URL#3464006"}, {"@score": "1", "@id": "3464007", "info": {"authors": {"author": [{"@pid": "23/6529", "text": "Jared Casper"}, {"@pid": "o/KunleOlukotun", "text": "Kunle Olukotun"}]}, "title": "Hardware acceleration of database operations.", "venue": "FPGA", "pages": "151-160", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CasperO14", "doi": "10.1145/2554688.2554787", "ee": "https://doi.org/10.1145/2554688.2554787", "url": "https://dblp.org/rec/conf/fpga/CasperO14"}, "url": "URL#3464007"}, {"@score": "1", "@id": "3464008", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "47/10313", "text": "Muhuan Huang"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}]}, "title": "Combining computation and communication optimizations in system synthesis for streaming applications.", "venue": "FPGA", "pages": "213-222", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongHZ14", "doi": "10.1145/2554688.2554771", "ee": "https://doi.org/10.1145/2554688.2554771", "url": "https://dblp.org/rec/conf/fpga/CongHZ14"}, "url": "URL#3464008"}, {"@score": "1", "@id": "3464009", "info": {"authors": {"author": {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}}, "title": "Wordwidth, instructions, looping, and virtualization: the role of sharing in absolute energy minimization.", "venue": "FPGA", "pages": "189-198", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeHon14", "doi": "10.1145/2554688.2554781", "ee": "https://doi.org/10.1145/2554688.2554781", "url": "https://dblp.org/rec/conf/fpga/DeHon14"}, "url": "URL#3464009"}, {"@score": "1", "@id": "3464010", "info": {"authors": {"author": [{"@pid": "98/11241", "text": "Richard Dorrance"}, {"@pid": "23/11242", "text": "Fengbo Ren"}, {"@pid": "17/1368", "text": "Dejan Markovic"}]}, "title": "A scalable sparse matrix-vector multiplication kernel for energy-efficient sparse-blas on FPGAs.", "venue": "FPGA", "pages": "161-170", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DorranceRM14", "doi": "10.1145/2554688.2554785", "ee": "https://doi.org/10.1145/2554688.2554785", "url": "https://dblp.org/rec/conf/fpga/DorranceRM14"}, "url": "URL#3464010"}, {"@score": "1", "@id": "3464011", "info": {"authors": {"author": [{"@pid": "121/1650", "text": "Rui Policarpo Duarte"}, {"@pid": "74/5762", "text": "Christos-Savvas Bouganis"}]}, "title": "Pushing the performance boundary of linear projection designs through device specific optimisations (abstract only).", "venue": "FPGA", "pages": "245", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuarteB14", "doi": "10.1145/2554688.2554717", "ee": "https://doi.org/10.1145/2554688.2554717", "url": "https://dblp.org/rec/conf/fpga/DuarteB14"}, "url": "URL#3464011"}, {"@score": "1", "@id": "3464012", "info": {"authors": {"author": [{"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "45/4481", "text": "Jonathan W. Greene"}, {"@pid": "33/3628", "text": "Kristofer Vorwerk"}, {"@pid": "81/507", "text": "Val Pevzner"}, {"@pid": "61/6474", "text": "Arun Kundu"}]}, "title": "Rent&apos;s rule based FPGA packing for routability optimization.", "venue": "FPGA", "pages": "31-34", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FengGVPK14", "doi": "10.1145/2554688.2554763", "ee": "https://doi.org/10.1145/2554688.2554763", "url": "https://dblp.org/rec/conf/fpga/FengGVPK14"}, "url": "URL#3464012"}, {"@score": "1", "@id": "3464013", "info": {"authors": {"author": [{"@pid": "137/9179", "text": "Antonio Filgueras"}, {"@pid": "137/9182", "text": "Eduard Gil"}, {"@pid": "59/1032", "text": "Daniel Jim\u00e9nez-Gonz\u00e1lez"}, {"@pid": "72/4572", "text": "Carlos \u00c1lvarez 0001"}, {"@pid": "04/3016", "text": "Xavier Martorell"}, {"@pid": "54/1173", "text": "Jan Langer"}, {"@pid": "24/6502", "text": "Juanjo Noguera"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "OmpSs@Zynq all-programmable SoC ecosystem.", "venue": "FPGA", "pages": "137-146", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FilguerasGJAMLNV14", "doi": "10.1145/2554688.2554777", "ee": "https://doi.org/10.1145/2554688.2554777", "url": "https://dblp.org/rec/conf/fpga/FilguerasGJAMLNV14"}, "url": "URL#3464013"}, {"@score": "1", "@id": "3464014", "info": {"authors": {"author": [{"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}, {"@pid": "129/7719", "text": "Luca Gaetano Amar\u00f9"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "A new basic logic structure for data-path computation (abstract only).", "venue": "FPGA", "pages": "241", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaillardonAM14", "doi": "10.1145/2554688.2554701", "ee": "https://doi.org/10.1145/2554688.2554701", "url": "https://dblp.org/rec/conf/fpga/GaillardonAM14"}, "url": "URL#3464014"}, {"@score": "1", "@id": "3464015", "info": {"authors": {"author": [{"@pid": "57/3550", "text": "Farnaz Gharibian"}, {"@pid": "42/1149", "text": "Lesley Shannon"}, {"@pid": "62/4735", "text": "Peter Jamieson"}]}, "title": "A methodology for identifying and placing heterogeneous cluster groups based on placement proximity data (abstract only).", "venue": "FPGA", "pages": "242", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GharibianSJ14", "doi": "10.1145/2554688.2554726", "ee": "https://doi.org/10.1145/2554688.2554726", "url": "https://dblp.org/rec/conf/fpga/GharibianSJ14"}, "url": "URL#3464015"}, {"@score": "1", "@id": "3464016", "info": {"authors": {"author": [{"@pid": "67/3825", "text": "Jian Gong"}, {"@pid": "47/3640", "text": "Jiahua Chen"}, {"@pid": "64/1935", "text": "Haoyang Wu"}, {"@pid": "41/4923-3", "text": "Fan Ye 0003"}, {"@pid": "55/758", "text": "Songwu Lu"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "12/5838-4", "text": "Tao Wang 0004"}]}, "title": "EPEE: an efficient PCIe communication library with easy-host-integration property for FPGA accelerators (abstract only).", "venue": "FPGA", "pages": "255", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GongCWYLCW14", "doi": "10.1145/2554688.2554723", "ee": "https://doi.org/10.1145/2554688.2554723", "url": "https://dblp.org/rec/conf/fpga/GongCWYLCW14"}, "url": "URL#3464016"}, {"@score": "1", "@id": "3464017", "info": {"authors": {"author": [{"@pid": "40/11061", "text": "Artjom Grudnitsky"}, {"@pid": "55/2100", "text": "Lars Bauer"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "MORP: makespan optimization for processors with an embedded reconfigurable fabric.", "venue": "FPGA", "pages": "127-136", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrudnitskyBH14", "doi": "10.1145/2554688.2554782", "ee": "https://doi.org/10.1145/2554688.2554782", "url": "https://dblp.org/rec/conf/fpga/GrudnitskyBH14"}, "url": "URL#3464017"}, {"@score": "1", "@id": "3464018", "info": {"authors": {"author": [{"@pid": "21/8636", "text": "Ce Guo"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Accelerating parameter estimation for multivariate self-exciting point processes.", "venue": "FPGA", "pages": "181-184", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoL14", "doi": "10.1145/2554688.2554765", "ee": "https://doi.org/10.1145/2554688.2554765", "url": "https://dblp.org/rec/conf/fpga/GuoL14"}, "url": "URL#3464018"}, {"@score": "1", "@id": "3464019", "info": {"authors": {"author": [{"@pid": "93/10926", "text": "Matthias Hinkfoth"}, {"@pid": "61/1785", "text": "Ralf Joost"}, {"@pid": "12/5104", "text": "Ralf Salomon"}]}, "title": "Exploring duty cycle distortions along signal paths in FPGAs (abstract only).", "venue": "FPGA", "pages": "257", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HinkfothJS14", "doi": "10.1145/2554688.2554737", "ee": "https://doi.org/10.1145/2554688.2554737", "url": "https://dblp.org/rec/conf/fpga/HinkfothJS14"}, "url": "URL#3464019"}, {"@score": "1", "@id": "3464020", "info": {"authors": {"author": [{"@pid": "47/8122", "text": "Safeen Huda"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "22/4418", "text": "Hirotaka Tamura"}]}, "title": "Optimizing effective interconnect capacitance for FPGA power reduction.", "venue": "FPGA", "pages": "11-20", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HudaAT14", "doi": "10.1145/2554688.2554788", "ee": "https://doi.org/10.1145/2554688.2554788", "url": "https://dblp.org/rec/conf/fpga/HudaAT14"}, "url": "URL#3464020"}, {"@score": "1", "@id": "3464021", "info": {"authors": {"author": [{"@pid": "93/10802", "text": "Tassadaq Hussain"}, {"@pid": "59/11209", "text": "Oscar Palomar"}, {"@pid": "79/1809", "text": "Osman S. Unsal"}, {"@pid": "41/1128", "text": "Adri\u00e1n Cristal"}, {"@pid": "62/6835", "text": "Eduard Ayguad\u00e9"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}, {"@pid": "39/10504", "text": "Santhosh Kumar Rethinagiri"}]}, "title": "APMC: advanced pattern based memory controller (abstract only).", "venue": "FPGA", "pages": "252", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HussainPUCAVR14", "doi": "10.1145/2554688.2554732", "ee": "https://doi.org/10.1145/2554688.2554732", "url": "https://dblp.org/rec/conf/fpga/HussainPUCAVR14"}, "url": "URL#3464021"}, {"@score": "1", "@id": "3464022", "info": {"authors": {"author": [{"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}, {"@pid": "65/7955", "text": "Joshua S. Monson"}, {"@pid": "141/9269", "text": "Danny Savory"}, {"@pid": "141/9217", "text": "Jared Keeley"}]}, "title": "A power side-channel-based digital to analog converterfor Xilinx FPGAs.", "venue": "FPGA", "pages": "113-116", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HutchingsMSK14", "doi": "10.1145/2554688.2554770", "ee": "https://doi.org/10.1145/2554688.2554770", "url": "https://dblp.org/rec/conf/fpga/HutchingsMSK14"}, "url": "URL#3464022"}, {"@score": "1", "@id": "3464023", "info": {"authors": {"author": [{"@pid": "43/8975", "text": "Keita Ito"}, {"@pid": "56/1496", "text": "Tomokazu Yoneda"}, {"@pid": "64/5610", "text": "Yuta Yamato"}, {"@pid": "65/4053", "text": "Kazumi Hatayama"}, {"@pid": "68/4231", "text": "Michiko Inoue"}]}, "title": "Memory block based scan-BIST architecture for application-dependent FPGA testing.", "venue": "FPGA", "pages": "85-88", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ItoYYHI14", "doi": "10.1145/2554688.2554764", "ee": "https://doi.org/10.1145/2554688.2554764", "url": "https://dblp.org/rec/conf/fpga/ItoYYHI14"}, "url": "URL#3464023"}, {"@score": "1", "@id": "3464024", "info": {"authors": {"author": [{"@pid": "124/7201", "text": "Sang Woo Jun"}, {"@pid": "20/2039", "text": "Ming Liu"}, {"@pid": "24/4815", "text": "Kermin Elliott Fleming"}, {"@pid": "a/Arvind", "text": "Arvind"}]}, "title": "Scalable multi-access flash store for big data analytics.", "venue": "FPGA", "pages": "55-64", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JunLFA14", "doi": "10.1145/2554688.2554789", "ee": "https://doi.org/10.1145/2554688.2554789", "url": "https://dblp.org/rec/conf/fpga/JunLFA14"}, "url": "URL#3464024"}, {"@score": "1", "@id": "3464025", "info": {"authors": {"author": [{"@pid": "k/ChristoforosKachris", "text": "Christoforos Kachris"}, {"@pid": "07/6238", "text": "Georgios Ch. Sirakoulis"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}]}, "title": "A configurable mapreduce accelerator for multi-core FPGAs (abstract only).", "venue": "FPGA", "pages": "241", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KachrisSS14", "doi": "10.1145/2554688.2554700", "ee": "https://doi.org/10.1145/2554688.2554700", "url": "https://dblp.org/rec/conf/fpga/KachrisSS14"}, "url": "URL#3464025"}, {"@score": "1", "@id": "3464026", "info": {"authors": {"author": [{"@pid": "130/1343", "text": "Ka-Chun Lam"}, {"@pid": "85/6096", "text": "Wai-Chung Tang"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "A scalable routability-driven analytical placer with global router integration for FPGAs (abstract only).", "venue": "FPGA", "pages": "242", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LamTY14", "doi": "10.1145/2554688.2554711", "ee": "https://doi.org/10.1145/2554688.2554711", "url": "https://dblp.org/rec/conf/fpga/LamTY14"}, "url": "URL#3464026"}, {"@score": "1", "@id": "3464027", "info": {"authors": {"author": [{"@pid": "141/9266", "text": "James Lamberti"}, {"@pid": "00/5146", "text": "Devu Manikantan Shila"}, {"@pid": "125/3287", "text": "Vivek Venugopal"}]}, "title": "xDEFENSE: an extended DEFENSE for mitigating next generation intrusions (abstract only).", "venue": "FPGA", "pages": "253", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LambertiSV14", "doi": "10.1145/2554688.2554714", "ee": "https://doi.org/10.1145/2554688.2554714", "url": "https://dblp.org/rec/conf/fpga/LambertiSV14"}, "url": "URL#3464027"}, {"@score": "1", "@id": "3464028", "info": {"authors": {"author": [{"@pid": "33/10313", "text": "Lee W. Lerner"}, {"@pid": "141/9237", "text": "Zane R. Franklin"}, {"@pid": "12/351", "text": "William T. Baumann"}, {"@pid": "47/2161", "text": "Cameron D. Patterson"}]}, "title": "Using high-level synthesis and formal analysis to predict and preempt attacks on industrial control systems.", "venue": "FPGA", "pages": "209-212", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LernerFBP14", "doi": "10.1145/2554688.2554759", "ee": "https://doi.org/10.1145/2554688.2554759", "url": "https://dblp.org/rec/conf/fpga/LernerFBP14"}, "url": "URL#3464028"}, {"@score": "1", "@id": "3464029", "info": {"authors": {"author": [{"@pid": "42/9240", "text": "Joshua M. Levine"}, {"@pid": "88/1019", "text": "Edward A. Stott"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Dynamic voltage &amp; frequency scaling with online slack measurement.", "venue": "FPGA", "pages": "65-74", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LevineSC14", "doi": "10.1145/2554688.2554784", "ee": "https://doi.org/10.1145/2554688.2554784", "url": "https://dblp.org/rec/conf/fpga/LevineSC14"}, "url": "URL#3464029"}, {"@score": "1", "@id": "3464030", "info": {"authors": {"author": [{"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Transformations for throughput optimization in high-level synthesis (abstract only).", "venue": "FPGA", "pages": "245", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiPCC14", "doi": "10.1145/2554688.2554772", "ee": "https://doi.org/10.1145/2554688.2554772", "url": "https://dblp.org/rec/conf/fpga/LiPCC14"}, "url": "URL#3464030"}, {"@score": "1", "@id": "3464031", "info": {"authors": {"author": [{"@pid": "13/7007", "text": "Lei Li"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "Novel FPGA clock network with low latency and skew (abstract only).", "venue": "FPGA", "pages": "252", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiWL14", "doi": "10.1145/2554688.2554722", "ee": "https://doi.org/10.1145/2554688.2554722", "url": "https://dblp.org/rec/conf/fpga/LiWL14"}, "url": "URL#3464031"}, {"@score": "1", "@id": "3464032", "info": {"authors": {"author": [{"@pid": "62/5181-3", "text": "Hao Liang 0003"}, {"@pid": "02/448", "text": "Yi-Chung Chen"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "30/5330-1", "text": "Hai Li 0001"}]}, "title": "Hierarchical library-based power estimator for versatile FPGAs (abstract only).", "venue": "FPGA", "pages": "243", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiangCZL14", "doi": "10.1145/2554688.2554693", "ee": "https://doi.org/10.1145/2554688.2554693", "url": "https://dblp.org/rec/conf/fpga/LiangCZL14"}, "url": "URL#3464032"}, {"@score": "1", "@id": "3464033", "info": {"authors": {"author": [{"@pid": "39/4982", "text": "Jason Luu"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Towards interconnect-adaptive packing for FPGAs.", "venue": "FPGA", "pages": "21-30", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuuRA14", "doi": "10.1145/2554688.2554783", "ee": "https://doi.org/10.1145/2554688.2554783", "url": "https://dblp.org/rec/conf/fpga/LuuRA14"}, "url": "URL#3464033"}, {"@score": "1", "@id": "3464034", "info": {"authors": {"author": [{"@pid": "84/7485", "text": "Sen Ma"}, {"@pid": "25/4212-1", "text": "David Andrews 0001"}]}, "title": "On energy efficiency and amdahl&apos;s law in FPGA based chip heterogeneous multiprocessor systems (abstract only).", "venue": "FPGA", "pages": "253", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaA14", "doi": "10.1145/2554688.2554719", "ee": "https://doi.org/10.1145/2554688.2554719", "url": "https://dblp.org/rec/conf/fpga/MaA14"}, "url": "URL#3464034"}, {"@score": "1", "@id": "3464035", "info": {"authors": {"author": [{"@pid": "86/7815", "text": "Fubing Mao"}, {"@pid": "02/448", "text": "Yi-Chung Chen"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "30/5330-1", "text": "Hai Li 0001"}]}, "title": "BMP: a fast B*-tree based modular placer for FPGAs (abstract only).", "venue": "FPGA", "pages": "248", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaoCZL14", "doi": "10.1145/2554688.2554755", "ee": "https://doi.org/10.1145/2554688.2554755", "url": "https://dblp.org/rec/conf/fpga/MaoCZL14"}, "url": "URL#3464035"}, {"@score": "1", "@id": "3464036", "info": {"authors": {"author": [{"@pid": "67/3925", "text": "Lin Meng"}, {"@pid": "67/5213", "text": "Keisuke Matsuyama"}, {"@pid": "141/9359", "text": "Naoto Nojiri"}, {"@pid": "31/2663", "text": "Tomonori Izumi"}, {"@pid": "46/886", "text": "Katsuhiro Yamazaki"}]}, "title": "Pipelining FPPGA-based defect detction in FPDs (abstract only).", "venue": "FPGA", "pages": "254", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MengMNIY14", "doi": "10.1145/2554688.2554729", "ee": "https://doi.org/10.1145/2554688.2554729", "url": "https://dblp.org/rec/conf/fpga/MengMNIY14"}, "url": "URL#3464036"}, {"@score": "1", "@id": "3464037", "info": {"authors": {"author": [{"@pid": "136/3817", "text": "Kevin E. Murray"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Quantifying the cost and benefit of latency insensitive communication on FPGAs.", "venue": "FPGA", "pages": "223-232", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MurrayB14", "doi": "10.1145/2554688.2554786", "ee": "https://doi.org/10.1145/2554688.2554786", "url": "https://dblp.org/rec/conf/fpga/MurrayB14"}, "url": "URL#3464037"}, {"@score": "1", "@id": "3464038", "info": {"authors": {"author": [{"@pid": "86/10050", "text": "Alessandro Antonio Nacci"}, {"@pid": "95/4642", "text": "Vincenzo Rana"}, {"@pid": "94/5486", "text": "Marco D. Santambrogio"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "Improving the security and the scalability of the AES algorithm (abstract only).", "venue": "FPGA", "pages": "256", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NacciRSS14", "doi": "10.1145/2554688.2554735", "ee": "https://doi.org/10.1145/2554688.2554735", "url": "https://dblp.org/rec/conf/fpga/NacciRSS14"}, "url": "URL#3464038"}, {"@score": "1", "@id": "3464039", "info": {"authors": {"author": {"@pid": "60/7863", "text": "Nick Ni"}}, "title": "Methodology to generate multi-dimensional systolic arrays for FPGAs using openCL (abstract only).", "venue": "FPGA", "pages": "255", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Ni14", "doi": "10.1145/2554688.2554750", "ee": "https://doi.org/10.1145/2554688.2554750", "url": "https://dblp.org/rec/conf/fpga/Ni14"}, "url": "URL#3464039"}, {"@score": "1", "@id": "3464040", "info": {"authors": {"author": [{"@pid": "124/2950", "text": "Andr\u00e9 Hahn Pereira"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Cad and routing architecture for interposer-based multi-FPGA systems.", "venue": "FPGA", "pages": "75-84", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PereiraB14", "doi": "10.1145/2554688.2554776", "ee": "https://doi.org/10.1145/2554688.2554776", "url": "https://dblp.org/rec/conf/fpga/PereiraB14"}, "url": "URL#3464040"}, {"@score": "1", "@id": "3464041", "info": {"authors": {"author": [{"@pid": "38/6903", "text": "Viktor Pus"}, {"@pid": "141/9380", "text": "Pavel Ben\u00e1cek"}]}, "title": "Application specific processor with high level synthesized instructions (abstract only).", "venue": "FPGA", "pages": "246", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PusB14", "doi": "10.1145/2554688.2554754", "ee": "https://doi.org/10.1145/2554688.2554754", "url": "https://dblp.org/rec/conf/fpga/PusB14"}, "url": "URL#3464041"}, {"@score": "1", "@id": "3464042", "info": {"authors": {"author": [{"@pid": "38/6903", "text": "Viktor Pus"}, {"@pid": "121/2762", "text": "Lukas Kekely"}, {"@pid": "141/9241", "text": "Tom\u00e1s Z\u00e1vodn\u00edk"}]}, "title": "Using DSP blocks to compute CRC hash in FPGA (abstract only).", "venue": "FPGA", "pages": "256", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PusKZ14", "doi": "10.1145/2554688.2554689", "ee": "https://doi.org/10.1145/2554688.2554689", "url": "https://dblp.org/rec/conf/fpga/PusKZ14"}, "url": "URL#3464042"}, {"@score": "1", "@id": "3464043", "info": {"authors": {"author": [{"@pid": "39/10504", "text": "Santhosh Kumar Rethinagiri"}, {"@pid": "59/11209", "text": "Oscar Palomar"}, {"@pid": "41/1128", "text": "Adri\u00e1n Cristal"}, {"@pid": "79/1809", "text": "Osman S. Unsal"}]}, "title": "Power estimation tool for system on programmable chip based platforms (abstract only).", "venue": "FPGA", "pages": "256", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RethinagiriPCU14", "doi": "10.1145/2554688.2554718", "ee": "https://doi.org/10.1145/2554688.2554718", "url": "https://dblp.org/rec/conf/fpga/RethinagiriPCU14"}, "url": "URL#3464043"}, {"@score": "1", "@id": "3464044", "info": {"authors": {"author": [{"@pid": "08/10803", "text": "Aitzan Sari"}, {"@pid": "141/9335", "text": "Dimitris Agiakatsikas"}, {"@pid": "80/1382", "text": "Mihalis Psarakis"}]}, "title": "A soft error vulnerability analysis framework for Xilinx FPGAs.", "venue": "FPGA", "pages": "237-240", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SariAP14", "doi": "10.1145/2554688.2554767", "ee": "https://doi.org/10.1145/2554688.2554767", "url": "https://dblp.org/rec/conf/fpga/SariAP14"}, "url": "URL#3464044"}, {"@score": "1", "@id": "3464045", "info": {"authors": {"author": [{"@pid": "31/4889", "text": "Bernhard Schmidt"}, {"@pid": "88/3006", "text": "Daniel Ziener"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "An automatic netlist and floorplanning approach to improve the MTTR of scrubbing techniques (abstract only).", "venue": "FPGA", "pages": "257", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchmidtZT14", "doi": "10.1145/2554688.2554730", "ee": "https://doi.org/10.1145/2554688.2554730", "url": "https://dblp.org/rec/conf/fpga/SchmidtZT14"}, "url": "URL#3464045"}, {"@score": "1", "@id": "3464046", "info": {"authors": {"author": [{"@pid": "15/9240", "text": "Aaron Severance"}, {"@pid": "141/9220", "text": "Joe Edwards"}, {"@pid": "141/9280", "text": "Hossein Omidian"}, {"@pid": "93/6343", "text": "Guy Lemieux"}]}, "title": "Soft vector processors with streaming pipelines.", "venue": "FPGA", "pages": "117-126", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SeveranceEOL14", "doi": "10.1145/2554688.2554774", "ee": "https://doi.org/10.1145/2554688.2554774", "url": "https://dblp.org/rec/conf/fpga/SeveranceEOL14"}, "url": "URL#3464046"}, {"@score": "1", "@id": "3464047", "info": {"authors": {"author": [{"@pid": "00/5146", "text": "Devu Manikantan Shila"}, {"@pid": "125/3287", "text": "Vivek Venugopal"}]}, "title": "Design, implementation and security analysis of hardware trojan threats in FPGA (abstract only).", "venue": "FPGA", "pages": "247", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShilaV14", "doi": "10.1145/2554688.2554713", "ee": "https://doi.org/10.1145/2554688.2554713", "url": "https://dblp.org/rec/conf/fpga/ShilaV14"}, "url": "URL#3464047"}, {"@score": "1", "@id": "3464048", "info": {"authors": {"author": [{"@pid": "141/9261", "text": "Roshan Silwal"}, {"@pid": "19/3558", "text": "Mohammed Y. Niamat"}]}, "title": "Asynchronous physical unclonable function using FPGA-based self-timed ring oscillator (abstract only).", "venue": "FPGA", "pages": "252", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SilwalN14", "doi": "10.1145/2554688.2554745", "ee": "https://doi.org/10.1145/2554688.2554745", "url": "https://dblp.org/rec/conf/fpga/SilwalN14"}, "url": "URL#3464048"}, {"@score": "1", "@id": "3464049", "info": {"authors": {"author": [{"@pid": "131/7131", "text": "Georgios Smaragdos"}, {"@pid": "58/4264", "text": "Sebasti\u00e1n Isaza"}, {"@pid": "141/9301", "text": "Martijn F. van Eijk"}, {"@pid": "18/150", "text": "Ioannis Sourdis"}, {"@pid": "23/1111", "text": "Christos Strydis"}]}, "title": "FPGA-based biophysically-meaningful modeling of olivocerebellar neurons.", "venue": "FPGA", "pages": "89-98", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SmaragdosIESS14", "doi": "10.1145/2554688.2554790", "ee": "https://doi.org/10.1145/2554688.2554790", "url": "https://dblp.org/rec/conf/fpga/SmaragdosIESS14"}, "url": "URL#3464049"}, {"@score": "1", "@id": "3464050", "info": {"authors": {"author": [{"@pid": "141/9406", "text": "Yuliang Sun"}, {"@pid": "42/898", "text": "Zilong Wang"}, {"@pid": "126/3480", "text": "Sitao Huang"}, {"@pid": "79/10976", "text": "Lanjun Wang"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "82/1107", "text": "Rong Luo"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Accelerating frequent item counting with FPGA.", "venue": "FPGA", "pages": "109-112", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunWHWWLY14", "doi": "10.1145/2554688.2554766", "ee": "https://doi.org/10.1145/2554688.2554766", "url": "https://dblp.org/rec/conf/fpga/SunWHWWLY14"}, "url": "URL#3464050"}, {"@score": "1", "@id": "3464051", "info": {"authors": {"author": [{"@pid": "123/2311", "text": "Qingshan Tang"}, {"@pid": "21/5455", "text": "Matthieu Tuna"}, {"@pid": "56/2953", "text": "Habib Mehrez"}]}, "title": "Future inter-FPGA communication architecture for multi-FPGA based prototyping (abstract only).", "venue": "FPGA", "pages": "251", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TangTM14", "doi": "10.1145/2554688.2554747", "ee": "https://doi.org/10.1145/2554688.2554747", "url": "https://dblp.org/rec/conf/fpga/TangTM14"}, "url": "URL#3464051"}, {"@score": "1", "@id": "3464052", "info": {"authors": {"author": [{"@pid": "95/10575", "text": "Jasmina Vasiljevic"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "MPack: global memory optimization for stream applications in high-level synthesis.", "venue": "FPGA", "pages": "233-236", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VasiljevicC14", "doi": "10.1145/2554688.2554761", "ee": "https://doi.org/10.1145/2554688.2554761", "url": "https://dblp.org/rec/conf/fpga/VasiljevicC14"}, "url": "URL#3464052"}, {"@score": "1", "@id": "3464053", "info": {"authors": {"author": [{"@pid": "72/10802", "text": "Venkatasubramanian Viswanathan"}, {"@pid": "68/4605", "text": "Rabie Ben Atitallah"}, {"@pid": "d/JeanLucDekeyser", "text": "Jean-Luc Dekeyser"}, {"@pid": "125/2488", "text": "Benjamin Nakache"}, {"@pid": "125/2471", "text": "Maurice Nakache"}]}, "title": "Redefining the role of FPGAs in the next generation avionic systems (abstract only).", "venue": "FPGA", "pages": "248", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ViswanathanADNN14", "doi": "10.1145/2554688.2554744", "ee": "https://doi.org/10.1145/2554688.2554744", "url": "https://dblp.org/rec/conf/fpga/ViswanathanADNN14"}, "url": "URL#3464053"}, {"@score": "1", "@id": "3464054", "info": {"authors": {"author": [{"@pid": "68/1041", "text": "Yuxin Wang"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Theory and algorithm for generalized memory partitioning in high-level synthesis.", "venue": "FPGA", "pages": "199-208", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLC14", "doi": "10.1145/2554688.2554780", "ee": "https://doi.org/10.1145/2554688.2554780", "url": "https://dblp.org/rec/conf/fpga/WangLC14"}, "url": "URL#3464054"}, {"@score": "1", "@id": "3464055", "info": {"authors": {"author": [{"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}, {"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "84/2198", "text": "Koen Bertels"}]}, "title": "Co-processing with dynamic reconfiguration on heterogeneous MPSoC: practices and design tradeoffs (abstract only).", "venue": "FPGA", "pages": "248", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZCB14", "doi": "10.1145/2554688.2554695", "ee": "https://doi.org/10.1145/2554688.2554695", "url": "https://dblp.org/rec/conf/fpga/WangLZCB14"}, "url": "URL#3464055"}, {"@score": "1", "@id": "3464056", "info": {"authors": {"author": [{"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}, {"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "96/2421", "text": "Ray C. C. Cheung"}]}, "title": "Big data genome sequencing on Zynq based clusters (abstract only).", "venue": "FPGA", "pages": "247", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZCC14", "doi": "10.1145/2554688.2554694", "ee": "https://doi.org/10.1145/2554688.2554694", "url": "https://dblp.org/rec/conf/fpga/WangLZCC14"}, "url": "URL#3464056"}, {"@score": "1", "@id": "3464057", "info": {"authors": {"author": [{"@pid": "02/5889-136", "text": "Yu Wang 0136"}, {"@pid": "141/9212", "text": "Donghoon Yeo"}, {"@pid": "53/7218-3", "text": "Muhammad Sohail 0003"}, {"@pid": "89/4896", "text": "Hyunchul Shin"}]}, "title": "Control signal aware slice-level window based legalization method for FPGA placement (abstract only).", "venue": "FPGA", "pages": "249", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangYSS14", "doi": "10.1145/2554688.2554727", "ee": "https://doi.org/10.1145/2554688.2554727", "url": "https://dblp.org/rec/conf/fpga/WangYSS14"}, "url": "URL#3464057"}, {"@score": "1", "@id": "3464058", "info": {"authors": {"author": [{"@pid": "67/1237", "text": "Zhibin Wang"}, {"@pid": "141/9267", "text": "Wenmin Yang"}, {"@pid": "03/5102", "text": "Jin Yu"}, {"@pid": "43/2840", "text": "Zhilei Chai"}]}, "title": "Implementing FPGA-based energy-efficient dense optical flow computation with high portability in C (abstract only).", "venue": "FPGA", "pages": "255", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangYYC14", "doi": "10.1145/2554688.2554733", "ee": "https://doi.org/10.1145/2554688.2554733", "url": "https://dblp.org/rec/conf/fpga/WangYYC14"}, "url": "URL#3464058"}, {"@score": "1", "@id": "3464059", "info": {"authors": {"author": [{"@pid": "131/4964", "text": "Simin Xu"}, {"@pid": "83/2660", "text": "Suhaib A. Fahmy"}, {"@pid": "50/170", "text": "Ian Vince McLoughlin"}]}, "title": "Square-rich fixed point polynomial evaluation on FPGAs.", "venue": "FPGA", "pages": "99-108", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuFM14", "doi": "10.1145/2554688.2554779", "ee": "https://doi.org/10.1145/2554688.2554779", "url": "https://dblp.org/rec/conf/fpga/XuFM14"}, "url": "URL#3464059"}, {"@score": "1", "@id": "3464060", "info": {"authors": {"author": [{"@pid": "133/4340", "text": "Hanyang Xu"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "141/9403", "text": "Meilai Jin"}]}, "title": "A FPGA prototype design emphasis on low power technique.", "venue": "FPGA", "pages": "147-150", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuWJ14", "doi": "10.1145/2554688.2554762", "ee": "https://doi.org/10.1145/2554688.2554762", "url": "https://dblp.org/rec/conf/fpga/XuWJ14"}, "url": "URL#3464060"}, {"@score": "1", "@id": "3464061", "info": {"authors": {"author": [{"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "131/4987", "text": "Mohammed Alawad"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Optimally mitigating BTI-induced FPGA device aging with discriminative voltage scaling (abstract only).", "venue": "FPGA", "pages": "246", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuAL14", "doi": "10.1145/2554688.2554752", "ee": "https://doi.org/10.1145/2554688.2554752", "url": "https://dblp.org/rec/conf/fpga/YuAL14"}, "url": "URL#3464061"}, {"@score": "1", "@id": "3464062", "info": {"authors": {"author": [{"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "72/9582", "text": "Liqun Yang"}, {"@pid": "07/7663", "text": "Zhihong Huang"}, {"@pid": "87/4350", "text": "David Novo"}, {"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "08/4681", "text": "Haigang Yang"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Revisiting and-inverter cones.", "venue": "FPGA", "pages": "45-54", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZgheibYHNPYI14", "doi": "10.1145/2554688.2554791", "ee": "https://doi.org/10.1145/2554688.2554791", "url": "https://dblp.org/rec/conf/fpga/ZgheibYHNPYI14"}, "url": "URL#3464062"}, {"@score": "1", "@id": "3464063", "info": {"authors": {"author": [{"@pid": "21/3626", "text": "Fan Zhang"}, {"@pid": "c/LeiChen0010", "text": "Lei Chen 0010"}, {"@pid": "11/6689", "text": "Wenyao Xu"}, {"@pid": "92/5796", "text": "Yuanfu Zhao"}, {"@pid": "11/2432", "text": "Zhiping Wen 0001"}]}, "title": "Coordinating routing resources for hex pips test in island-style FPGAs (abstract only).", "venue": "FPGA", "pages": "254", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangCXZW14", "doi": "10.1145/2554688.2554740", "ee": "https://doi.org/10.1145/2554688.2554740", "url": "https://dblp.org/rec/conf/fpga/ZhangCXZW14"}, "url": "URL#3464063"}, {"@score": "1", "@id": "3464064", "info": {"authors": {"author": [{"@pid": "04/2024-20", "text": "Qian Zhang 0020"}, {"@pid": "141/9295", "text": "Chenfei Ma"}, {"@pid": "43/1230-1", "text": "Qiang Xu 0001"}]}, "title": "On hybrid memory allocation for FPGA behavioral synthesis (abstract only).", "venue": "FPGA", "pages": "245", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangMX14", "doi": "10.1145/2554688.2554697", "ee": "https://doi.org/10.1145/2554688.2554697", "url": "https://dblp.org/rec/conf/fpga/ZhangMX14"}, "url": "URL#3464064"}, {"@score": "1", "@id": "3464065", "info": {"authors": {"author": [{"@pid": "16/5395", "text": "Chunming Zhang"}, {"@pid": "21/2041", "text": "Wen Tang"}, {"@pid": "80/2272", "text": "Guangming Tan"}]}, "title": "Accelerating massive short reads mapping for next generation sequencing (abstract only).", "venue": "FPGA", "pages": "246", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangTT14", "doi": "10.1145/2554688.2554707", "ee": "https://doi.org/10.1145/2554688.2554707", "url": "https://dblp.org/rec/conf/fpga/ZhangTT14"}, "url": "URL#3464065"}, {"@score": "1", "@id": "3464066", "info": {"authors": {"author": [{"@pid": "05/10512", "text": "Hongbin Zheng"}, {"@pid": "31/7601", "text": "Swathi T. Gurumani"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Fast and effective placement and routing directed high-level synthesis for FPGAs.", "venue": "FPGA", "pages": "1-10", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhengGRC14", "doi": "10.1145/2554688.2554775", "ee": "https://doi.org/10.1145/2554688.2554775", "url": "https://dblp.org/rec/conf/fpga/ZhengGRC14"}, "url": "URL#3464066"}, {"@score": "1", "@id": "3464067", "info": {"authors": {"author": [{"@pid": "141/9370", "text": "Yanzi Zhu"}, {"@pid": "141/9366", "text": "Peiran Suo"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Binary stochastic implementation of digital logic.", "venue": "FPGA", "pages": "171-180", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhuSB14", "doi": "10.1145/2554688.2554778", "ee": "https://doi.org/10.1145/2554688.2554778", "url": "https://dblp.org/rec/conf/fpga/ZhuSB14"}, "url": "URL#3464067"}, {"@score": "1", "@id": "3572126", "info": {"authors": {"author": [{"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "The 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA &apos;14, Monterey, CA, USA - February 26 - 28, 2014", "venue": "FPGA", "publisher": "ACM", "year": "2014", "type": "Editorship", "key": "conf/fpga/2014", "doi": "10.1145/2554688", "ee": "https://doi.org/10.1145/2554688", "url": "https://dblp.org/rec/conf/fpga/2014"}, "url": "URL#3572126"}]}}}