CHIP_CAYMAN,VAR_0
PACKET3,FUNC_0
PACKET3_SET_CONFIG_REG,VAR_1
PACKET3_SET_CONFIG_REG_START,VAR_2
PACKET3_SURFACE_SYNC,VAR_3
RADEON_RING_TYPE_GFX_INDEX,VAR_4
radeon_ring_write,FUNC_1
cp_set_surface_sync,FUNC_2
rdev,VAR_5
sync_type,VAR_6
size,VAR_7
mc_addr,VAR_8
ring,VAR_9
cp_coher_size,VAR_10
