-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DoCompute is
port (
    m_axi_in_V_AWVALID : OUT STD_LOGIC;
    m_axi_in_V_AWREADY : IN STD_LOGIC;
    m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WVALID : OUT STD_LOGIC;
    m_axi_in_V_WREADY : IN STD_LOGIC;
    m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in_V_WLAST : OUT STD_LOGIC;
    m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARVALID : OUT STD_LOGIC;
    m_axi_in_V_ARREADY : IN STD_LOGIC;
    m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RVALID : IN STD_LOGIC;
    m_axi_in_V_RREADY : OUT STD_LOGIC;
    m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_in_V_RLAST : IN STD_LOGIC;
    m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BVALID : IN STD_LOGIC;
    m_axi_in_V_BREADY : OUT STD_LOGIC;
    m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
    out_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
    weightMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_0_ce0 : OUT STD_LOGIC;
    weightMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_0_we0 : OUT STD_LOGIC;
    weightMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_0_ce1 : OUT STD_LOGIC;
    weightMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_0_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_0_we1 : OUT STD_LOGIC;
    weightMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_1_ce0 : OUT STD_LOGIC;
    weightMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_1_we0 : OUT STD_LOGIC;
    weightMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_1_ce1 : OUT STD_LOGIC;
    weightMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_1_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_1_we1 : OUT STD_LOGIC;
    weightMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_2_ce0 : OUT STD_LOGIC;
    weightMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_2_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_2_we0 : OUT STD_LOGIC;
    weightMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_2_ce1 : OUT STD_LOGIC;
    weightMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_2_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_2_we1 : OUT STD_LOGIC;
    weightMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_3_ce0 : OUT STD_LOGIC;
    weightMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_3_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_3_we0 : OUT STD_LOGIC;
    weightMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_3_ce1 : OUT STD_LOGIC;
    weightMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_3_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_3_we1 : OUT STD_LOGIC;
    weightMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_4_ce0 : OUT STD_LOGIC;
    weightMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_4_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_4_we0 : OUT STD_LOGIC;
    weightMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_4_ce1 : OUT STD_LOGIC;
    weightMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_4_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_4_we1 : OUT STD_LOGIC;
    weightMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_5_ce0 : OUT STD_LOGIC;
    weightMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_5_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_5_we0 : OUT STD_LOGIC;
    weightMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_5_ce1 : OUT STD_LOGIC;
    weightMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_5_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_5_we1 : OUT STD_LOGIC;
    weightMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_6_ce0 : OUT STD_LOGIC;
    weightMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_6_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_6_we0 : OUT STD_LOGIC;
    weightMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_6_ce1 : OUT STD_LOGIC;
    weightMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_6_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_6_we1 : OUT STD_LOGIC;
    weightMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_7_ce0 : OUT STD_LOGIC;
    weightMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_7_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_7_we0 : OUT STD_LOGIC;
    weightMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_7_ce1 : OUT STD_LOGIC;
    weightMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_7_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_7_we1 : OUT STD_LOGIC;
    weightMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_8_ce0 : OUT STD_LOGIC;
    weightMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_8_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_8_we0 : OUT STD_LOGIC;
    weightMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_8_ce1 : OUT STD_LOGIC;
    weightMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_8_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_8_we1 : OUT STD_LOGIC;
    weightMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_9_ce0 : OUT STD_LOGIC;
    weightMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_9_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_9_we0 : OUT STD_LOGIC;
    weightMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_9_ce1 : OUT STD_LOGIC;
    weightMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_9_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_9_we1 : OUT STD_LOGIC;
    weightMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_10_ce0 : OUT STD_LOGIC;
    weightMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_10_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_10_we0 : OUT STD_LOGIC;
    weightMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_10_ce1 : OUT STD_LOGIC;
    weightMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_10_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_10_we1 : OUT STD_LOGIC;
    weightMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_11_ce0 : OUT STD_LOGIC;
    weightMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_11_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_11_we0 : OUT STD_LOGIC;
    weightMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_11_ce1 : OUT STD_LOGIC;
    weightMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_11_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_11_we1 : OUT STD_LOGIC;
    weightMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_12_ce0 : OUT STD_LOGIC;
    weightMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_12_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_12_we0 : OUT STD_LOGIC;
    weightMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_12_ce1 : OUT STD_LOGIC;
    weightMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_12_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_12_we1 : OUT STD_LOGIC;
    weightMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_13_ce0 : OUT STD_LOGIC;
    weightMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_13_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_13_we0 : OUT STD_LOGIC;
    weightMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_13_ce1 : OUT STD_LOGIC;
    weightMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_13_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_13_we1 : OUT STD_LOGIC;
    weightMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_14_ce0 : OUT STD_LOGIC;
    weightMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_14_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_14_we0 : OUT STD_LOGIC;
    weightMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_14_ce1 : OUT STD_LOGIC;
    weightMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_14_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_14_we1 : OUT STD_LOGIC;
    weightMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_15_ce0 : OUT STD_LOGIC;
    weightMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_15_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_15_we0 : OUT STD_LOGIC;
    weightMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem0_V_15_ce1 : OUT STD_LOGIC;
    weightMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_15_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
    weightMem0_V_15_we1 : OUT STD_LOGIC;
    thresMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_0_ce0 : OUT STD_LOGIC;
    thresMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_0_we0 : OUT STD_LOGIC;
    thresMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_0_ce1 : OUT STD_LOGIC;
    thresMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_0_we1 : OUT STD_LOGIC;
    thresMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_1_ce0 : OUT STD_LOGIC;
    thresMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_1_we0 : OUT STD_LOGIC;
    thresMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_1_ce1 : OUT STD_LOGIC;
    thresMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_1_we1 : OUT STD_LOGIC;
    thresMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_2_ce0 : OUT STD_LOGIC;
    thresMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_2_we0 : OUT STD_LOGIC;
    thresMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_2_ce1 : OUT STD_LOGIC;
    thresMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_2_we1 : OUT STD_LOGIC;
    thresMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_3_ce0 : OUT STD_LOGIC;
    thresMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_3_we0 : OUT STD_LOGIC;
    thresMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_3_ce1 : OUT STD_LOGIC;
    thresMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_3_we1 : OUT STD_LOGIC;
    thresMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_4_ce0 : OUT STD_LOGIC;
    thresMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_4_we0 : OUT STD_LOGIC;
    thresMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_4_ce1 : OUT STD_LOGIC;
    thresMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_4_we1 : OUT STD_LOGIC;
    thresMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_5_ce0 : OUT STD_LOGIC;
    thresMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_5_we0 : OUT STD_LOGIC;
    thresMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_5_ce1 : OUT STD_LOGIC;
    thresMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_5_we1 : OUT STD_LOGIC;
    thresMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_6_ce0 : OUT STD_LOGIC;
    thresMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_6_we0 : OUT STD_LOGIC;
    thresMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_6_ce1 : OUT STD_LOGIC;
    thresMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_6_we1 : OUT STD_LOGIC;
    thresMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_7_ce0 : OUT STD_LOGIC;
    thresMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_7_we0 : OUT STD_LOGIC;
    thresMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_7_ce1 : OUT STD_LOGIC;
    thresMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_7_we1 : OUT STD_LOGIC;
    thresMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_8_ce0 : OUT STD_LOGIC;
    thresMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_8_we0 : OUT STD_LOGIC;
    thresMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_8_ce1 : OUT STD_LOGIC;
    thresMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_8_we1 : OUT STD_LOGIC;
    thresMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_9_ce0 : OUT STD_LOGIC;
    thresMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_9_we0 : OUT STD_LOGIC;
    thresMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_9_ce1 : OUT STD_LOGIC;
    thresMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_9_we1 : OUT STD_LOGIC;
    thresMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_10_ce0 : OUT STD_LOGIC;
    thresMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_10_we0 : OUT STD_LOGIC;
    thresMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_10_ce1 : OUT STD_LOGIC;
    thresMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_10_we1 : OUT STD_LOGIC;
    thresMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_11_ce0 : OUT STD_LOGIC;
    thresMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_11_we0 : OUT STD_LOGIC;
    thresMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_11_ce1 : OUT STD_LOGIC;
    thresMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_11_we1 : OUT STD_LOGIC;
    thresMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_12_ce0 : OUT STD_LOGIC;
    thresMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_12_we0 : OUT STD_LOGIC;
    thresMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_12_ce1 : OUT STD_LOGIC;
    thresMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_12_we1 : OUT STD_LOGIC;
    thresMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_13_ce0 : OUT STD_LOGIC;
    thresMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_13_we0 : OUT STD_LOGIC;
    thresMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_13_ce1 : OUT STD_LOGIC;
    thresMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_13_we1 : OUT STD_LOGIC;
    thresMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_14_ce0 : OUT STD_LOGIC;
    thresMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_14_we0 : OUT STD_LOGIC;
    thresMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_14_ce1 : OUT STD_LOGIC;
    thresMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_14_we1 : OUT STD_LOGIC;
    thresMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_15_ce0 : OUT STD_LOGIC;
    thresMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_15_we0 : OUT STD_LOGIC;
    thresMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    thresMem0_V_15_ce1 : OUT STD_LOGIC;
    thresMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem0_V_15_we1 : OUT STD_LOGIC;
    alphaMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_0_ce0 : OUT STD_LOGIC;
    alphaMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_0_we0 : OUT STD_LOGIC;
    alphaMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_0_ce1 : OUT STD_LOGIC;
    alphaMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_0_we1 : OUT STD_LOGIC;
    alphaMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_1_ce0 : OUT STD_LOGIC;
    alphaMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_1_we0 : OUT STD_LOGIC;
    alphaMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_1_ce1 : OUT STD_LOGIC;
    alphaMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_1_we1 : OUT STD_LOGIC;
    alphaMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_2_ce0 : OUT STD_LOGIC;
    alphaMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_2_we0 : OUT STD_LOGIC;
    alphaMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_2_ce1 : OUT STD_LOGIC;
    alphaMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_2_we1 : OUT STD_LOGIC;
    alphaMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_3_ce0 : OUT STD_LOGIC;
    alphaMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_3_we0 : OUT STD_LOGIC;
    alphaMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_3_ce1 : OUT STD_LOGIC;
    alphaMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_3_we1 : OUT STD_LOGIC;
    alphaMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_4_ce0 : OUT STD_LOGIC;
    alphaMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_4_we0 : OUT STD_LOGIC;
    alphaMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_4_ce1 : OUT STD_LOGIC;
    alphaMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_4_we1 : OUT STD_LOGIC;
    alphaMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_5_ce0 : OUT STD_LOGIC;
    alphaMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_5_we0 : OUT STD_LOGIC;
    alphaMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_5_ce1 : OUT STD_LOGIC;
    alphaMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_5_we1 : OUT STD_LOGIC;
    alphaMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_6_ce0 : OUT STD_LOGIC;
    alphaMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_6_we0 : OUT STD_LOGIC;
    alphaMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_6_ce1 : OUT STD_LOGIC;
    alphaMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_6_we1 : OUT STD_LOGIC;
    alphaMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_7_ce0 : OUT STD_LOGIC;
    alphaMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_7_we0 : OUT STD_LOGIC;
    alphaMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_7_ce1 : OUT STD_LOGIC;
    alphaMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_7_we1 : OUT STD_LOGIC;
    alphaMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_8_ce0 : OUT STD_LOGIC;
    alphaMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_8_we0 : OUT STD_LOGIC;
    alphaMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_8_ce1 : OUT STD_LOGIC;
    alphaMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_8_we1 : OUT STD_LOGIC;
    alphaMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_9_ce0 : OUT STD_LOGIC;
    alphaMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_9_we0 : OUT STD_LOGIC;
    alphaMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_9_ce1 : OUT STD_LOGIC;
    alphaMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_9_we1 : OUT STD_LOGIC;
    alphaMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_10_ce0 : OUT STD_LOGIC;
    alphaMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_10_we0 : OUT STD_LOGIC;
    alphaMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_10_ce1 : OUT STD_LOGIC;
    alphaMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_10_we1 : OUT STD_LOGIC;
    alphaMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_11_ce0 : OUT STD_LOGIC;
    alphaMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_11_we0 : OUT STD_LOGIC;
    alphaMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_11_ce1 : OUT STD_LOGIC;
    alphaMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_11_we1 : OUT STD_LOGIC;
    alphaMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_12_ce0 : OUT STD_LOGIC;
    alphaMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_12_we0 : OUT STD_LOGIC;
    alphaMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_12_ce1 : OUT STD_LOGIC;
    alphaMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_12_we1 : OUT STD_LOGIC;
    alphaMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_13_ce0 : OUT STD_LOGIC;
    alphaMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_13_we0 : OUT STD_LOGIC;
    alphaMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_13_ce1 : OUT STD_LOGIC;
    alphaMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_13_we1 : OUT STD_LOGIC;
    alphaMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_14_ce0 : OUT STD_LOGIC;
    alphaMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_14_we0 : OUT STD_LOGIC;
    alphaMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_14_ce1 : OUT STD_LOGIC;
    alphaMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_14_we1 : OUT STD_LOGIC;
    alphaMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_15_ce0 : OUT STD_LOGIC;
    alphaMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_15_we0 : OUT STD_LOGIC;
    alphaMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    alphaMem0_V_15_ce1 : OUT STD_LOGIC;
    alphaMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem0_V_15_we1 : OUT STD_LOGIC;
    means_in1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in1_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_0_ce0 : OUT STD_LOGIC;
    weightMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_0_we0 : OUT STD_LOGIC;
    weightMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_0_ce1 : OUT STD_LOGIC;
    weightMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_0_we1 : OUT STD_LOGIC;
    weightMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_1_ce0 : OUT STD_LOGIC;
    weightMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_1_we0 : OUT STD_LOGIC;
    weightMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_1_ce1 : OUT STD_LOGIC;
    weightMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_1_we1 : OUT STD_LOGIC;
    weightMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_2_ce0 : OUT STD_LOGIC;
    weightMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_2_we0 : OUT STD_LOGIC;
    weightMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_2_ce1 : OUT STD_LOGIC;
    weightMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_2_we1 : OUT STD_LOGIC;
    weightMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_3_ce0 : OUT STD_LOGIC;
    weightMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_3_we0 : OUT STD_LOGIC;
    weightMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_3_ce1 : OUT STD_LOGIC;
    weightMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_3_we1 : OUT STD_LOGIC;
    weightMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_4_ce0 : OUT STD_LOGIC;
    weightMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_4_we0 : OUT STD_LOGIC;
    weightMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_4_ce1 : OUT STD_LOGIC;
    weightMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_4_we1 : OUT STD_LOGIC;
    weightMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_5_ce0 : OUT STD_LOGIC;
    weightMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_5_we0 : OUT STD_LOGIC;
    weightMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_5_ce1 : OUT STD_LOGIC;
    weightMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_5_we1 : OUT STD_LOGIC;
    weightMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_6_ce0 : OUT STD_LOGIC;
    weightMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_6_we0 : OUT STD_LOGIC;
    weightMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_6_ce1 : OUT STD_LOGIC;
    weightMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_6_we1 : OUT STD_LOGIC;
    weightMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_7_ce0 : OUT STD_LOGIC;
    weightMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_7_we0 : OUT STD_LOGIC;
    weightMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_7_ce1 : OUT STD_LOGIC;
    weightMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_7_we1 : OUT STD_LOGIC;
    weightMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_8_ce0 : OUT STD_LOGIC;
    weightMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_8_we0 : OUT STD_LOGIC;
    weightMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_8_ce1 : OUT STD_LOGIC;
    weightMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_8_we1 : OUT STD_LOGIC;
    weightMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_9_ce0 : OUT STD_LOGIC;
    weightMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_9_we0 : OUT STD_LOGIC;
    weightMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_9_ce1 : OUT STD_LOGIC;
    weightMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_9_we1 : OUT STD_LOGIC;
    weightMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_10_ce0 : OUT STD_LOGIC;
    weightMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_10_we0 : OUT STD_LOGIC;
    weightMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_10_ce1 : OUT STD_LOGIC;
    weightMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_10_we1 : OUT STD_LOGIC;
    weightMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_11_ce0 : OUT STD_LOGIC;
    weightMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_11_we0 : OUT STD_LOGIC;
    weightMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_11_ce1 : OUT STD_LOGIC;
    weightMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_11_we1 : OUT STD_LOGIC;
    weightMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_12_ce0 : OUT STD_LOGIC;
    weightMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_12_we0 : OUT STD_LOGIC;
    weightMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_12_ce1 : OUT STD_LOGIC;
    weightMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_12_we1 : OUT STD_LOGIC;
    weightMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_13_ce0 : OUT STD_LOGIC;
    weightMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_13_we0 : OUT STD_LOGIC;
    weightMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_13_ce1 : OUT STD_LOGIC;
    weightMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_13_we1 : OUT STD_LOGIC;
    weightMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_14_ce0 : OUT STD_LOGIC;
    weightMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_14_we0 : OUT STD_LOGIC;
    weightMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_14_ce1 : OUT STD_LOGIC;
    weightMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_14_we1 : OUT STD_LOGIC;
    weightMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_15_ce0 : OUT STD_LOGIC;
    weightMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_15_we0 : OUT STD_LOGIC;
    weightMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_15_ce1 : OUT STD_LOGIC;
    weightMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_15_we1 : OUT STD_LOGIC;
    weightMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_16_ce0 : OUT STD_LOGIC;
    weightMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_16_we0 : OUT STD_LOGIC;
    weightMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_16_ce1 : OUT STD_LOGIC;
    weightMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_16_we1 : OUT STD_LOGIC;
    weightMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_17_ce0 : OUT STD_LOGIC;
    weightMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_17_we0 : OUT STD_LOGIC;
    weightMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_17_ce1 : OUT STD_LOGIC;
    weightMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_17_we1 : OUT STD_LOGIC;
    weightMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_18_ce0 : OUT STD_LOGIC;
    weightMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_18_we0 : OUT STD_LOGIC;
    weightMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_18_ce1 : OUT STD_LOGIC;
    weightMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_18_we1 : OUT STD_LOGIC;
    weightMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_19_ce0 : OUT STD_LOGIC;
    weightMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_19_we0 : OUT STD_LOGIC;
    weightMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_19_ce1 : OUT STD_LOGIC;
    weightMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_19_we1 : OUT STD_LOGIC;
    weightMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_20_ce0 : OUT STD_LOGIC;
    weightMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_20_we0 : OUT STD_LOGIC;
    weightMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_20_ce1 : OUT STD_LOGIC;
    weightMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_20_we1 : OUT STD_LOGIC;
    weightMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_21_ce0 : OUT STD_LOGIC;
    weightMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_21_we0 : OUT STD_LOGIC;
    weightMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_21_ce1 : OUT STD_LOGIC;
    weightMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_21_we1 : OUT STD_LOGIC;
    weightMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_22_ce0 : OUT STD_LOGIC;
    weightMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_22_we0 : OUT STD_LOGIC;
    weightMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_22_ce1 : OUT STD_LOGIC;
    weightMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_22_we1 : OUT STD_LOGIC;
    weightMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_23_ce0 : OUT STD_LOGIC;
    weightMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_23_we0 : OUT STD_LOGIC;
    weightMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_23_ce1 : OUT STD_LOGIC;
    weightMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_23_we1 : OUT STD_LOGIC;
    weightMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_24_ce0 : OUT STD_LOGIC;
    weightMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_24_we0 : OUT STD_LOGIC;
    weightMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_24_ce1 : OUT STD_LOGIC;
    weightMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_24_we1 : OUT STD_LOGIC;
    weightMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_25_ce0 : OUT STD_LOGIC;
    weightMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_25_we0 : OUT STD_LOGIC;
    weightMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_25_ce1 : OUT STD_LOGIC;
    weightMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_25_we1 : OUT STD_LOGIC;
    weightMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_26_ce0 : OUT STD_LOGIC;
    weightMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_26_we0 : OUT STD_LOGIC;
    weightMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_26_ce1 : OUT STD_LOGIC;
    weightMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_26_we1 : OUT STD_LOGIC;
    weightMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_27_ce0 : OUT STD_LOGIC;
    weightMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_27_we0 : OUT STD_LOGIC;
    weightMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_27_ce1 : OUT STD_LOGIC;
    weightMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_27_we1 : OUT STD_LOGIC;
    weightMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_28_ce0 : OUT STD_LOGIC;
    weightMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_28_we0 : OUT STD_LOGIC;
    weightMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_28_ce1 : OUT STD_LOGIC;
    weightMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_28_we1 : OUT STD_LOGIC;
    weightMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_29_ce0 : OUT STD_LOGIC;
    weightMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_29_we0 : OUT STD_LOGIC;
    weightMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_29_ce1 : OUT STD_LOGIC;
    weightMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_29_we1 : OUT STD_LOGIC;
    weightMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_30_ce0 : OUT STD_LOGIC;
    weightMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_30_we0 : OUT STD_LOGIC;
    weightMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_30_ce1 : OUT STD_LOGIC;
    weightMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_30_we1 : OUT STD_LOGIC;
    weightMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_31_ce0 : OUT STD_LOGIC;
    weightMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_31_we0 : OUT STD_LOGIC;
    weightMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weightMem1_V_31_ce1 : OUT STD_LOGIC;
    weightMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem1_V_31_we1 : OUT STD_LOGIC;
    thresMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_0_ce0 : OUT STD_LOGIC;
    thresMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_0_we0 : OUT STD_LOGIC;
    thresMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_0_ce1 : OUT STD_LOGIC;
    thresMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_0_we1 : OUT STD_LOGIC;
    thresMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_1_ce0 : OUT STD_LOGIC;
    thresMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_1_we0 : OUT STD_LOGIC;
    thresMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_1_ce1 : OUT STD_LOGIC;
    thresMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_1_we1 : OUT STD_LOGIC;
    thresMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_2_ce0 : OUT STD_LOGIC;
    thresMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_2_we0 : OUT STD_LOGIC;
    thresMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_2_ce1 : OUT STD_LOGIC;
    thresMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_2_we1 : OUT STD_LOGIC;
    thresMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_3_ce0 : OUT STD_LOGIC;
    thresMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_3_we0 : OUT STD_LOGIC;
    thresMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_3_ce1 : OUT STD_LOGIC;
    thresMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_3_we1 : OUT STD_LOGIC;
    thresMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_4_ce0 : OUT STD_LOGIC;
    thresMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_4_we0 : OUT STD_LOGIC;
    thresMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_4_ce1 : OUT STD_LOGIC;
    thresMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_4_we1 : OUT STD_LOGIC;
    thresMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_5_ce0 : OUT STD_LOGIC;
    thresMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_5_we0 : OUT STD_LOGIC;
    thresMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_5_ce1 : OUT STD_LOGIC;
    thresMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_5_we1 : OUT STD_LOGIC;
    thresMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_6_ce0 : OUT STD_LOGIC;
    thresMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_6_we0 : OUT STD_LOGIC;
    thresMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_6_ce1 : OUT STD_LOGIC;
    thresMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_6_we1 : OUT STD_LOGIC;
    thresMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_7_ce0 : OUT STD_LOGIC;
    thresMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_7_we0 : OUT STD_LOGIC;
    thresMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_7_ce1 : OUT STD_LOGIC;
    thresMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_7_we1 : OUT STD_LOGIC;
    thresMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_8_ce0 : OUT STD_LOGIC;
    thresMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_8_we0 : OUT STD_LOGIC;
    thresMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_8_ce1 : OUT STD_LOGIC;
    thresMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_8_we1 : OUT STD_LOGIC;
    thresMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_9_ce0 : OUT STD_LOGIC;
    thresMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_9_we0 : OUT STD_LOGIC;
    thresMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_9_ce1 : OUT STD_LOGIC;
    thresMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_9_we1 : OUT STD_LOGIC;
    thresMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_10_ce0 : OUT STD_LOGIC;
    thresMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_10_we0 : OUT STD_LOGIC;
    thresMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_10_ce1 : OUT STD_LOGIC;
    thresMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_10_we1 : OUT STD_LOGIC;
    thresMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_11_ce0 : OUT STD_LOGIC;
    thresMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_11_we0 : OUT STD_LOGIC;
    thresMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_11_ce1 : OUT STD_LOGIC;
    thresMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_11_we1 : OUT STD_LOGIC;
    thresMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_12_ce0 : OUT STD_LOGIC;
    thresMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_12_we0 : OUT STD_LOGIC;
    thresMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_12_ce1 : OUT STD_LOGIC;
    thresMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_12_we1 : OUT STD_LOGIC;
    thresMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_13_ce0 : OUT STD_LOGIC;
    thresMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_13_we0 : OUT STD_LOGIC;
    thresMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_13_ce1 : OUT STD_LOGIC;
    thresMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_13_we1 : OUT STD_LOGIC;
    thresMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_14_ce0 : OUT STD_LOGIC;
    thresMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_14_we0 : OUT STD_LOGIC;
    thresMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_14_ce1 : OUT STD_LOGIC;
    thresMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_14_we1 : OUT STD_LOGIC;
    thresMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_15_ce0 : OUT STD_LOGIC;
    thresMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_15_we0 : OUT STD_LOGIC;
    thresMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_15_ce1 : OUT STD_LOGIC;
    thresMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_15_we1 : OUT STD_LOGIC;
    thresMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_16_ce0 : OUT STD_LOGIC;
    thresMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_16_we0 : OUT STD_LOGIC;
    thresMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_16_ce1 : OUT STD_LOGIC;
    thresMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_16_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_16_we1 : OUT STD_LOGIC;
    thresMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_17_ce0 : OUT STD_LOGIC;
    thresMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_17_we0 : OUT STD_LOGIC;
    thresMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_17_ce1 : OUT STD_LOGIC;
    thresMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_17_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_17_we1 : OUT STD_LOGIC;
    thresMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_18_ce0 : OUT STD_LOGIC;
    thresMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_18_we0 : OUT STD_LOGIC;
    thresMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_18_ce1 : OUT STD_LOGIC;
    thresMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_18_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_18_we1 : OUT STD_LOGIC;
    thresMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_19_ce0 : OUT STD_LOGIC;
    thresMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_19_we0 : OUT STD_LOGIC;
    thresMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_19_ce1 : OUT STD_LOGIC;
    thresMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_19_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_19_we1 : OUT STD_LOGIC;
    thresMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_20_ce0 : OUT STD_LOGIC;
    thresMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_20_we0 : OUT STD_LOGIC;
    thresMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_20_ce1 : OUT STD_LOGIC;
    thresMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_20_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_20_we1 : OUT STD_LOGIC;
    thresMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_21_ce0 : OUT STD_LOGIC;
    thresMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_21_we0 : OUT STD_LOGIC;
    thresMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_21_ce1 : OUT STD_LOGIC;
    thresMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_21_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_21_we1 : OUT STD_LOGIC;
    thresMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_22_ce0 : OUT STD_LOGIC;
    thresMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_22_we0 : OUT STD_LOGIC;
    thresMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_22_ce1 : OUT STD_LOGIC;
    thresMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_22_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_22_we1 : OUT STD_LOGIC;
    thresMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_23_ce0 : OUT STD_LOGIC;
    thresMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_23_we0 : OUT STD_LOGIC;
    thresMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_23_ce1 : OUT STD_LOGIC;
    thresMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_23_we1 : OUT STD_LOGIC;
    thresMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_24_ce0 : OUT STD_LOGIC;
    thresMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_24_we0 : OUT STD_LOGIC;
    thresMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_24_ce1 : OUT STD_LOGIC;
    thresMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_24_we1 : OUT STD_LOGIC;
    thresMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_25_ce0 : OUT STD_LOGIC;
    thresMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_25_we0 : OUT STD_LOGIC;
    thresMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_25_ce1 : OUT STD_LOGIC;
    thresMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_25_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_25_we1 : OUT STD_LOGIC;
    thresMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_26_ce0 : OUT STD_LOGIC;
    thresMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_26_we0 : OUT STD_LOGIC;
    thresMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_26_ce1 : OUT STD_LOGIC;
    thresMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_26_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_26_we1 : OUT STD_LOGIC;
    thresMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_27_ce0 : OUT STD_LOGIC;
    thresMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_27_we0 : OUT STD_LOGIC;
    thresMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_27_ce1 : OUT STD_LOGIC;
    thresMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_27_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_27_we1 : OUT STD_LOGIC;
    thresMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_28_ce0 : OUT STD_LOGIC;
    thresMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_28_we0 : OUT STD_LOGIC;
    thresMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_28_ce1 : OUT STD_LOGIC;
    thresMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_28_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_28_we1 : OUT STD_LOGIC;
    thresMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_29_ce0 : OUT STD_LOGIC;
    thresMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_29_we0 : OUT STD_LOGIC;
    thresMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_29_ce1 : OUT STD_LOGIC;
    thresMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_29_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_29_we1 : OUT STD_LOGIC;
    thresMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_30_ce0 : OUT STD_LOGIC;
    thresMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_30_we0 : OUT STD_LOGIC;
    thresMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_30_ce1 : OUT STD_LOGIC;
    thresMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_30_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_30_we1 : OUT STD_LOGIC;
    thresMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_31_ce0 : OUT STD_LOGIC;
    thresMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_31_we0 : OUT STD_LOGIC;
    thresMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    thresMem1_V_31_ce1 : OUT STD_LOGIC;
    thresMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_31_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem1_V_31_we1 : OUT STD_LOGIC;
    alphaMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_0_ce0 : OUT STD_LOGIC;
    alphaMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_0_we0 : OUT STD_LOGIC;
    alphaMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_0_ce1 : OUT STD_LOGIC;
    alphaMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_0_we1 : OUT STD_LOGIC;
    alphaMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_1_ce0 : OUT STD_LOGIC;
    alphaMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_1_we0 : OUT STD_LOGIC;
    alphaMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_1_ce1 : OUT STD_LOGIC;
    alphaMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_1_we1 : OUT STD_LOGIC;
    alphaMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_2_ce0 : OUT STD_LOGIC;
    alphaMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_2_we0 : OUT STD_LOGIC;
    alphaMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_2_ce1 : OUT STD_LOGIC;
    alphaMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_2_we1 : OUT STD_LOGIC;
    alphaMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_3_ce0 : OUT STD_LOGIC;
    alphaMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_3_we0 : OUT STD_LOGIC;
    alphaMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_3_ce1 : OUT STD_LOGIC;
    alphaMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_3_we1 : OUT STD_LOGIC;
    alphaMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_4_ce0 : OUT STD_LOGIC;
    alphaMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_4_we0 : OUT STD_LOGIC;
    alphaMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_4_ce1 : OUT STD_LOGIC;
    alphaMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_4_we1 : OUT STD_LOGIC;
    alphaMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_5_ce0 : OUT STD_LOGIC;
    alphaMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_5_we0 : OUT STD_LOGIC;
    alphaMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_5_ce1 : OUT STD_LOGIC;
    alphaMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_5_we1 : OUT STD_LOGIC;
    alphaMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_6_ce0 : OUT STD_LOGIC;
    alphaMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_6_we0 : OUT STD_LOGIC;
    alphaMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_6_ce1 : OUT STD_LOGIC;
    alphaMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_6_we1 : OUT STD_LOGIC;
    alphaMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_7_ce0 : OUT STD_LOGIC;
    alphaMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_7_we0 : OUT STD_LOGIC;
    alphaMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_7_ce1 : OUT STD_LOGIC;
    alphaMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_7_we1 : OUT STD_LOGIC;
    alphaMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_8_ce0 : OUT STD_LOGIC;
    alphaMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_8_we0 : OUT STD_LOGIC;
    alphaMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_8_ce1 : OUT STD_LOGIC;
    alphaMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_8_we1 : OUT STD_LOGIC;
    alphaMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_9_ce0 : OUT STD_LOGIC;
    alphaMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_9_we0 : OUT STD_LOGIC;
    alphaMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_9_ce1 : OUT STD_LOGIC;
    alphaMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_9_we1 : OUT STD_LOGIC;
    alphaMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_10_ce0 : OUT STD_LOGIC;
    alphaMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_10_we0 : OUT STD_LOGIC;
    alphaMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_10_ce1 : OUT STD_LOGIC;
    alphaMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_10_we1 : OUT STD_LOGIC;
    alphaMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_11_ce0 : OUT STD_LOGIC;
    alphaMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_11_we0 : OUT STD_LOGIC;
    alphaMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_11_ce1 : OUT STD_LOGIC;
    alphaMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_11_we1 : OUT STD_LOGIC;
    alphaMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_12_ce0 : OUT STD_LOGIC;
    alphaMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_12_we0 : OUT STD_LOGIC;
    alphaMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_12_ce1 : OUT STD_LOGIC;
    alphaMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_12_we1 : OUT STD_LOGIC;
    alphaMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_13_ce0 : OUT STD_LOGIC;
    alphaMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_13_we0 : OUT STD_LOGIC;
    alphaMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_13_ce1 : OUT STD_LOGIC;
    alphaMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_13_we1 : OUT STD_LOGIC;
    alphaMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_14_ce0 : OUT STD_LOGIC;
    alphaMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_14_we0 : OUT STD_LOGIC;
    alphaMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_14_ce1 : OUT STD_LOGIC;
    alphaMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_14_we1 : OUT STD_LOGIC;
    alphaMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_15_ce0 : OUT STD_LOGIC;
    alphaMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_15_we0 : OUT STD_LOGIC;
    alphaMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_15_ce1 : OUT STD_LOGIC;
    alphaMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_15_we1 : OUT STD_LOGIC;
    alphaMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_16_ce0 : OUT STD_LOGIC;
    alphaMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_16_we0 : OUT STD_LOGIC;
    alphaMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_16_ce1 : OUT STD_LOGIC;
    alphaMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_16_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_16_we1 : OUT STD_LOGIC;
    alphaMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_17_ce0 : OUT STD_LOGIC;
    alphaMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_17_we0 : OUT STD_LOGIC;
    alphaMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_17_ce1 : OUT STD_LOGIC;
    alphaMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_17_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_17_we1 : OUT STD_LOGIC;
    alphaMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_18_ce0 : OUT STD_LOGIC;
    alphaMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_18_we0 : OUT STD_LOGIC;
    alphaMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_18_ce1 : OUT STD_LOGIC;
    alphaMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_18_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_18_we1 : OUT STD_LOGIC;
    alphaMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_19_ce0 : OUT STD_LOGIC;
    alphaMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_19_we0 : OUT STD_LOGIC;
    alphaMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_19_ce1 : OUT STD_LOGIC;
    alphaMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_19_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_19_we1 : OUT STD_LOGIC;
    alphaMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_20_ce0 : OUT STD_LOGIC;
    alphaMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_20_we0 : OUT STD_LOGIC;
    alphaMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_20_ce1 : OUT STD_LOGIC;
    alphaMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_20_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_20_we1 : OUT STD_LOGIC;
    alphaMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_21_ce0 : OUT STD_LOGIC;
    alphaMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_21_we0 : OUT STD_LOGIC;
    alphaMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_21_ce1 : OUT STD_LOGIC;
    alphaMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_21_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_21_we1 : OUT STD_LOGIC;
    alphaMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_22_ce0 : OUT STD_LOGIC;
    alphaMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_22_we0 : OUT STD_LOGIC;
    alphaMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_22_ce1 : OUT STD_LOGIC;
    alphaMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_22_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_22_we1 : OUT STD_LOGIC;
    alphaMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_23_ce0 : OUT STD_LOGIC;
    alphaMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_23_we0 : OUT STD_LOGIC;
    alphaMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_23_ce1 : OUT STD_LOGIC;
    alphaMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_23_we1 : OUT STD_LOGIC;
    alphaMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_24_ce0 : OUT STD_LOGIC;
    alphaMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_24_we0 : OUT STD_LOGIC;
    alphaMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_24_ce1 : OUT STD_LOGIC;
    alphaMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_24_we1 : OUT STD_LOGIC;
    alphaMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_25_ce0 : OUT STD_LOGIC;
    alphaMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_25_we0 : OUT STD_LOGIC;
    alphaMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_25_ce1 : OUT STD_LOGIC;
    alphaMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_25_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_25_we1 : OUT STD_LOGIC;
    alphaMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_26_ce0 : OUT STD_LOGIC;
    alphaMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_26_we0 : OUT STD_LOGIC;
    alphaMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_26_ce1 : OUT STD_LOGIC;
    alphaMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_26_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_26_we1 : OUT STD_LOGIC;
    alphaMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_27_ce0 : OUT STD_LOGIC;
    alphaMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_27_we0 : OUT STD_LOGIC;
    alphaMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_27_ce1 : OUT STD_LOGIC;
    alphaMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_27_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_27_we1 : OUT STD_LOGIC;
    alphaMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_28_ce0 : OUT STD_LOGIC;
    alphaMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_28_we0 : OUT STD_LOGIC;
    alphaMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_28_ce1 : OUT STD_LOGIC;
    alphaMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_28_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_28_we1 : OUT STD_LOGIC;
    alphaMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_29_ce0 : OUT STD_LOGIC;
    alphaMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_29_we0 : OUT STD_LOGIC;
    alphaMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_29_ce1 : OUT STD_LOGIC;
    alphaMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_29_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_29_we1 : OUT STD_LOGIC;
    alphaMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_30_ce0 : OUT STD_LOGIC;
    alphaMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_30_we0 : OUT STD_LOGIC;
    alphaMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_30_ce1 : OUT STD_LOGIC;
    alphaMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_30_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_30_we1 : OUT STD_LOGIC;
    alphaMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_31_ce0 : OUT STD_LOGIC;
    alphaMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_31_we0 : OUT STD_LOGIC;
    alphaMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    alphaMem1_V_31_ce1 : OUT STD_LOGIC;
    alphaMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_31_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem1_V_31_we1 : OUT STD_LOGIC;
    means_in2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in2_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_0_ce0 : OUT STD_LOGIC;
    weightMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_0_we0 : OUT STD_LOGIC;
    weightMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_0_ce1 : OUT STD_LOGIC;
    weightMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_0_we1 : OUT STD_LOGIC;
    weightMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_1_ce0 : OUT STD_LOGIC;
    weightMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_1_we0 : OUT STD_LOGIC;
    weightMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_1_ce1 : OUT STD_LOGIC;
    weightMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_1_we1 : OUT STD_LOGIC;
    weightMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_2_ce0 : OUT STD_LOGIC;
    weightMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_2_we0 : OUT STD_LOGIC;
    weightMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_2_ce1 : OUT STD_LOGIC;
    weightMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_2_we1 : OUT STD_LOGIC;
    weightMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_3_ce0 : OUT STD_LOGIC;
    weightMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_3_we0 : OUT STD_LOGIC;
    weightMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_3_ce1 : OUT STD_LOGIC;
    weightMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_3_we1 : OUT STD_LOGIC;
    weightMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_4_ce0 : OUT STD_LOGIC;
    weightMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_4_we0 : OUT STD_LOGIC;
    weightMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_4_ce1 : OUT STD_LOGIC;
    weightMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_4_we1 : OUT STD_LOGIC;
    weightMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_5_ce0 : OUT STD_LOGIC;
    weightMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_5_we0 : OUT STD_LOGIC;
    weightMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_5_ce1 : OUT STD_LOGIC;
    weightMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_5_we1 : OUT STD_LOGIC;
    weightMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_6_ce0 : OUT STD_LOGIC;
    weightMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_6_we0 : OUT STD_LOGIC;
    weightMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_6_ce1 : OUT STD_LOGIC;
    weightMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_6_we1 : OUT STD_LOGIC;
    weightMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_7_ce0 : OUT STD_LOGIC;
    weightMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_7_we0 : OUT STD_LOGIC;
    weightMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_7_ce1 : OUT STD_LOGIC;
    weightMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_7_we1 : OUT STD_LOGIC;
    weightMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_8_ce0 : OUT STD_LOGIC;
    weightMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_8_we0 : OUT STD_LOGIC;
    weightMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_8_ce1 : OUT STD_LOGIC;
    weightMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_8_we1 : OUT STD_LOGIC;
    weightMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_9_ce0 : OUT STD_LOGIC;
    weightMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_9_we0 : OUT STD_LOGIC;
    weightMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_9_ce1 : OUT STD_LOGIC;
    weightMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_9_we1 : OUT STD_LOGIC;
    weightMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_10_ce0 : OUT STD_LOGIC;
    weightMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_10_we0 : OUT STD_LOGIC;
    weightMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_10_ce1 : OUT STD_LOGIC;
    weightMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_10_we1 : OUT STD_LOGIC;
    weightMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_11_ce0 : OUT STD_LOGIC;
    weightMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_11_we0 : OUT STD_LOGIC;
    weightMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_11_ce1 : OUT STD_LOGIC;
    weightMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_11_we1 : OUT STD_LOGIC;
    weightMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_12_ce0 : OUT STD_LOGIC;
    weightMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_12_we0 : OUT STD_LOGIC;
    weightMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_12_ce1 : OUT STD_LOGIC;
    weightMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_12_we1 : OUT STD_LOGIC;
    weightMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_13_ce0 : OUT STD_LOGIC;
    weightMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_13_we0 : OUT STD_LOGIC;
    weightMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_13_ce1 : OUT STD_LOGIC;
    weightMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_13_we1 : OUT STD_LOGIC;
    weightMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_14_ce0 : OUT STD_LOGIC;
    weightMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_14_we0 : OUT STD_LOGIC;
    weightMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_14_ce1 : OUT STD_LOGIC;
    weightMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_14_we1 : OUT STD_LOGIC;
    weightMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_15_ce0 : OUT STD_LOGIC;
    weightMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_15_we0 : OUT STD_LOGIC;
    weightMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem2_V_15_ce1 : OUT STD_LOGIC;
    weightMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem2_V_15_we1 : OUT STD_LOGIC;
    thresMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_0_ce0 : OUT STD_LOGIC;
    thresMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_0_we0 : OUT STD_LOGIC;
    thresMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_0_ce1 : OUT STD_LOGIC;
    thresMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_0_we1 : OUT STD_LOGIC;
    thresMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_1_ce0 : OUT STD_LOGIC;
    thresMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_1_we0 : OUT STD_LOGIC;
    thresMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_1_ce1 : OUT STD_LOGIC;
    thresMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_1_we1 : OUT STD_LOGIC;
    thresMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_2_ce0 : OUT STD_LOGIC;
    thresMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_2_we0 : OUT STD_LOGIC;
    thresMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_2_ce1 : OUT STD_LOGIC;
    thresMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_2_we1 : OUT STD_LOGIC;
    thresMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_3_ce0 : OUT STD_LOGIC;
    thresMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_3_we0 : OUT STD_LOGIC;
    thresMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_3_ce1 : OUT STD_LOGIC;
    thresMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_3_we1 : OUT STD_LOGIC;
    thresMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_4_ce0 : OUT STD_LOGIC;
    thresMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_4_we0 : OUT STD_LOGIC;
    thresMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_4_ce1 : OUT STD_LOGIC;
    thresMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_4_we1 : OUT STD_LOGIC;
    thresMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_5_ce0 : OUT STD_LOGIC;
    thresMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_5_we0 : OUT STD_LOGIC;
    thresMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_5_ce1 : OUT STD_LOGIC;
    thresMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_5_we1 : OUT STD_LOGIC;
    thresMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_6_ce0 : OUT STD_LOGIC;
    thresMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_6_we0 : OUT STD_LOGIC;
    thresMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_6_ce1 : OUT STD_LOGIC;
    thresMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_6_we1 : OUT STD_LOGIC;
    thresMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_7_ce0 : OUT STD_LOGIC;
    thresMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_7_we0 : OUT STD_LOGIC;
    thresMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_7_ce1 : OUT STD_LOGIC;
    thresMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_7_we1 : OUT STD_LOGIC;
    thresMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_8_ce0 : OUT STD_LOGIC;
    thresMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_8_we0 : OUT STD_LOGIC;
    thresMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_8_ce1 : OUT STD_LOGIC;
    thresMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_8_we1 : OUT STD_LOGIC;
    thresMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_9_ce0 : OUT STD_LOGIC;
    thresMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_9_we0 : OUT STD_LOGIC;
    thresMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_9_ce1 : OUT STD_LOGIC;
    thresMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_9_we1 : OUT STD_LOGIC;
    thresMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_10_ce0 : OUT STD_LOGIC;
    thresMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_10_we0 : OUT STD_LOGIC;
    thresMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_10_ce1 : OUT STD_LOGIC;
    thresMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_10_we1 : OUT STD_LOGIC;
    thresMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_11_ce0 : OUT STD_LOGIC;
    thresMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_11_we0 : OUT STD_LOGIC;
    thresMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_11_ce1 : OUT STD_LOGIC;
    thresMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_11_we1 : OUT STD_LOGIC;
    thresMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_12_ce0 : OUT STD_LOGIC;
    thresMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_12_we0 : OUT STD_LOGIC;
    thresMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_12_ce1 : OUT STD_LOGIC;
    thresMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_12_we1 : OUT STD_LOGIC;
    thresMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_13_ce0 : OUT STD_LOGIC;
    thresMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_13_we0 : OUT STD_LOGIC;
    thresMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_13_ce1 : OUT STD_LOGIC;
    thresMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_13_we1 : OUT STD_LOGIC;
    thresMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_14_ce0 : OUT STD_LOGIC;
    thresMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_14_we0 : OUT STD_LOGIC;
    thresMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_14_ce1 : OUT STD_LOGIC;
    thresMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_14_we1 : OUT STD_LOGIC;
    thresMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_15_ce0 : OUT STD_LOGIC;
    thresMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_15_we0 : OUT STD_LOGIC;
    thresMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem2_V_15_ce1 : OUT STD_LOGIC;
    thresMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem2_V_15_we1 : OUT STD_LOGIC;
    alphaMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_0_ce0 : OUT STD_LOGIC;
    alphaMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_0_we0 : OUT STD_LOGIC;
    alphaMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_0_ce1 : OUT STD_LOGIC;
    alphaMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_0_we1 : OUT STD_LOGIC;
    alphaMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_1_ce0 : OUT STD_LOGIC;
    alphaMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_1_we0 : OUT STD_LOGIC;
    alphaMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_1_ce1 : OUT STD_LOGIC;
    alphaMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_1_we1 : OUT STD_LOGIC;
    alphaMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_2_ce0 : OUT STD_LOGIC;
    alphaMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_2_we0 : OUT STD_LOGIC;
    alphaMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_2_ce1 : OUT STD_LOGIC;
    alphaMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_2_we1 : OUT STD_LOGIC;
    alphaMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_3_ce0 : OUT STD_LOGIC;
    alphaMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_3_we0 : OUT STD_LOGIC;
    alphaMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_3_ce1 : OUT STD_LOGIC;
    alphaMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_3_we1 : OUT STD_LOGIC;
    alphaMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_4_ce0 : OUT STD_LOGIC;
    alphaMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_4_we0 : OUT STD_LOGIC;
    alphaMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_4_ce1 : OUT STD_LOGIC;
    alphaMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_4_we1 : OUT STD_LOGIC;
    alphaMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_5_ce0 : OUT STD_LOGIC;
    alphaMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_5_we0 : OUT STD_LOGIC;
    alphaMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_5_ce1 : OUT STD_LOGIC;
    alphaMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_5_we1 : OUT STD_LOGIC;
    alphaMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_6_ce0 : OUT STD_LOGIC;
    alphaMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_6_we0 : OUT STD_LOGIC;
    alphaMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_6_ce1 : OUT STD_LOGIC;
    alphaMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_6_we1 : OUT STD_LOGIC;
    alphaMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_7_ce0 : OUT STD_LOGIC;
    alphaMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_7_we0 : OUT STD_LOGIC;
    alphaMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_7_ce1 : OUT STD_LOGIC;
    alphaMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_7_we1 : OUT STD_LOGIC;
    alphaMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_8_ce0 : OUT STD_LOGIC;
    alphaMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_8_we0 : OUT STD_LOGIC;
    alphaMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_8_ce1 : OUT STD_LOGIC;
    alphaMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_8_we1 : OUT STD_LOGIC;
    alphaMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_9_ce0 : OUT STD_LOGIC;
    alphaMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_9_we0 : OUT STD_LOGIC;
    alphaMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_9_ce1 : OUT STD_LOGIC;
    alphaMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_9_we1 : OUT STD_LOGIC;
    alphaMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_10_ce0 : OUT STD_LOGIC;
    alphaMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_10_we0 : OUT STD_LOGIC;
    alphaMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_10_ce1 : OUT STD_LOGIC;
    alphaMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_10_we1 : OUT STD_LOGIC;
    alphaMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_11_ce0 : OUT STD_LOGIC;
    alphaMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_11_we0 : OUT STD_LOGIC;
    alphaMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_11_ce1 : OUT STD_LOGIC;
    alphaMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_11_we1 : OUT STD_LOGIC;
    alphaMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_12_ce0 : OUT STD_LOGIC;
    alphaMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_12_we0 : OUT STD_LOGIC;
    alphaMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_12_ce1 : OUT STD_LOGIC;
    alphaMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_12_we1 : OUT STD_LOGIC;
    alphaMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_13_ce0 : OUT STD_LOGIC;
    alphaMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_13_we0 : OUT STD_LOGIC;
    alphaMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_13_ce1 : OUT STD_LOGIC;
    alphaMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_13_we1 : OUT STD_LOGIC;
    alphaMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_14_ce0 : OUT STD_LOGIC;
    alphaMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_14_we0 : OUT STD_LOGIC;
    alphaMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_14_ce1 : OUT STD_LOGIC;
    alphaMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_14_we1 : OUT STD_LOGIC;
    alphaMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_15_ce0 : OUT STD_LOGIC;
    alphaMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_15_we0 : OUT STD_LOGIC;
    alphaMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem2_V_15_ce1 : OUT STD_LOGIC;
    alphaMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem2_V_15_we1 : OUT STD_LOGIC;
    means_in3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in3_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_0_ce0 : OUT STD_LOGIC;
    weightMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_0_we0 : OUT STD_LOGIC;
    weightMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_0_ce1 : OUT STD_LOGIC;
    weightMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_0_we1 : OUT STD_LOGIC;
    weightMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_1_ce0 : OUT STD_LOGIC;
    weightMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_1_we0 : OUT STD_LOGIC;
    weightMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_1_ce1 : OUT STD_LOGIC;
    weightMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_1_we1 : OUT STD_LOGIC;
    weightMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_2_ce0 : OUT STD_LOGIC;
    weightMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_2_we0 : OUT STD_LOGIC;
    weightMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_2_ce1 : OUT STD_LOGIC;
    weightMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_2_we1 : OUT STD_LOGIC;
    weightMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_3_ce0 : OUT STD_LOGIC;
    weightMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_3_we0 : OUT STD_LOGIC;
    weightMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_3_ce1 : OUT STD_LOGIC;
    weightMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_3_we1 : OUT STD_LOGIC;
    weightMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_4_ce0 : OUT STD_LOGIC;
    weightMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_4_we0 : OUT STD_LOGIC;
    weightMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_4_ce1 : OUT STD_LOGIC;
    weightMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_4_we1 : OUT STD_LOGIC;
    weightMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_5_ce0 : OUT STD_LOGIC;
    weightMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_5_we0 : OUT STD_LOGIC;
    weightMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_5_ce1 : OUT STD_LOGIC;
    weightMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_5_we1 : OUT STD_LOGIC;
    weightMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_6_ce0 : OUT STD_LOGIC;
    weightMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_6_we0 : OUT STD_LOGIC;
    weightMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_6_ce1 : OUT STD_LOGIC;
    weightMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_6_we1 : OUT STD_LOGIC;
    weightMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_7_ce0 : OUT STD_LOGIC;
    weightMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_7_we0 : OUT STD_LOGIC;
    weightMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_7_ce1 : OUT STD_LOGIC;
    weightMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_7_we1 : OUT STD_LOGIC;
    weightMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_8_ce0 : OUT STD_LOGIC;
    weightMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_8_we0 : OUT STD_LOGIC;
    weightMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_8_ce1 : OUT STD_LOGIC;
    weightMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_8_we1 : OUT STD_LOGIC;
    weightMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_9_ce0 : OUT STD_LOGIC;
    weightMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_9_we0 : OUT STD_LOGIC;
    weightMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_9_ce1 : OUT STD_LOGIC;
    weightMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_9_we1 : OUT STD_LOGIC;
    weightMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_10_ce0 : OUT STD_LOGIC;
    weightMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_10_we0 : OUT STD_LOGIC;
    weightMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_10_ce1 : OUT STD_LOGIC;
    weightMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_10_we1 : OUT STD_LOGIC;
    weightMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_11_ce0 : OUT STD_LOGIC;
    weightMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_11_we0 : OUT STD_LOGIC;
    weightMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_11_ce1 : OUT STD_LOGIC;
    weightMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_11_we1 : OUT STD_LOGIC;
    weightMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_12_ce0 : OUT STD_LOGIC;
    weightMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_12_we0 : OUT STD_LOGIC;
    weightMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_12_ce1 : OUT STD_LOGIC;
    weightMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_12_we1 : OUT STD_LOGIC;
    weightMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_13_ce0 : OUT STD_LOGIC;
    weightMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_13_we0 : OUT STD_LOGIC;
    weightMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_13_ce1 : OUT STD_LOGIC;
    weightMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_13_we1 : OUT STD_LOGIC;
    weightMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_14_ce0 : OUT STD_LOGIC;
    weightMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_14_we0 : OUT STD_LOGIC;
    weightMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_14_ce1 : OUT STD_LOGIC;
    weightMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_14_we1 : OUT STD_LOGIC;
    weightMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_15_ce0 : OUT STD_LOGIC;
    weightMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_15_we0 : OUT STD_LOGIC;
    weightMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weightMem3_V_15_ce1 : OUT STD_LOGIC;
    weightMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem3_V_15_we1 : OUT STD_LOGIC;
    thresMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_0_ce0 : OUT STD_LOGIC;
    thresMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_0_we0 : OUT STD_LOGIC;
    thresMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_0_ce1 : OUT STD_LOGIC;
    thresMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_0_we1 : OUT STD_LOGIC;
    thresMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_1_ce0 : OUT STD_LOGIC;
    thresMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_1_we0 : OUT STD_LOGIC;
    thresMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_1_ce1 : OUT STD_LOGIC;
    thresMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_1_we1 : OUT STD_LOGIC;
    thresMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_2_ce0 : OUT STD_LOGIC;
    thresMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_2_we0 : OUT STD_LOGIC;
    thresMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_2_ce1 : OUT STD_LOGIC;
    thresMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_2_we1 : OUT STD_LOGIC;
    thresMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_3_ce0 : OUT STD_LOGIC;
    thresMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_3_we0 : OUT STD_LOGIC;
    thresMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_3_ce1 : OUT STD_LOGIC;
    thresMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_3_we1 : OUT STD_LOGIC;
    thresMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_4_ce0 : OUT STD_LOGIC;
    thresMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_4_we0 : OUT STD_LOGIC;
    thresMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_4_ce1 : OUT STD_LOGIC;
    thresMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_4_we1 : OUT STD_LOGIC;
    thresMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_5_ce0 : OUT STD_LOGIC;
    thresMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_5_we0 : OUT STD_LOGIC;
    thresMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_5_ce1 : OUT STD_LOGIC;
    thresMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_5_we1 : OUT STD_LOGIC;
    thresMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_6_ce0 : OUT STD_LOGIC;
    thresMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_6_we0 : OUT STD_LOGIC;
    thresMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_6_ce1 : OUT STD_LOGIC;
    thresMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_6_we1 : OUT STD_LOGIC;
    thresMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_7_ce0 : OUT STD_LOGIC;
    thresMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_7_we0 : OUT STD_LOGIC;
    thresMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_7_ce1 : OUT STD_LOGIC;
    thresMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_7_we1 : OUT STD_LOGIC;
    thresMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_8_ce0 : OUT STD_LOGIC;
    thresMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_8_we0 : OUT STD_LOGIC;
    thresMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_8_ce1 : OUT STD_LOGIC;
    thresMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_8_we1 : OUT STD_LOGIC;
    thresMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_9_ce0 : OUT STD_LOGIC;
    thresMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_9_we0 : OUT STD_LOGIC;
    thresMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_9_ce1 : OUT STD_LOGIC;
    thresMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_9_we1 : OUT STD_LOGIC;
    thresMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_10_ce0 : OUT STD_LOGIC;
    thresMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_10_we0 : OUT STD_LOGIC;
    thresMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_10_ce1 : OUT STD_LOGIC;
    thresMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_10_we1 : OUT STD_LOGIC;
    thresMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_11_ce0 : OUT STD_LOGIC;
    thresMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_11_we0 : OUT STD_LOGIC;
    thresMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_11_ce1 : OUT STD_LOGIC;
    thresMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_11_we1 : OUT STD_LOGIC;
    thresMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_12_ce0 : OUT STD_LOGIC;
    thresMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_12_we0 : OUT STD_LOGIC;
    thresMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_12_ce1 : OUT STD_LOGIC;
    thresMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_12_we1 : OUT STD_LOGIC;
    thresMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_13_ce0 : OUT STD_LOGIC;
    thresMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_13_we0 : OUT STD_LOGIC;
    thresMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_13_ce1 : OUT STD_LOGIC;
    thresMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_13_we1 : OUT STD_LOGIC;
    thresMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_14_ce0 : OUT STD_LOGIC;
    thresMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_14_we0 : OUT STD_LOGIC;
    thresMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_14_ce1 : OUT STD_LOGIC;
    thresMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_14_we1 : OUT STD_LOGIC;
    thresMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_15_ce0 : OUT STD_LOGIC;
    thresMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_15_we0 : OUT STD_LOGIC;
    thresMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    thresMem3_V_15_ce1 : OUT STD_LOGIC;
    thresMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem3_V_15_we1 : OUT STD_LOGIC;
    alphaMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_0_ce0 : OUT STD_LOGIC;
    alphaMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_0_we0 : OUT STD_LOGIC;
    alphaMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_0_ce1 : OUT STD_LOGIC;
    alphaMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_0_we1 : OUT STD_LOGIC;
    alphaMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_1_ce0 : OUT STD_LOGIC;
    alphaMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_1_we0 : OUT STD_LOGIC;
    alphaMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_1_ce1 : OUT STD_LOGIC;
    alphaMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_1_we1 : OUT STD_LOGIC;
    alphaMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_2_ce0 : OUT STD_LOGIC;
    alphaMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_2_we0 : OUT STD_LOGIC;
    alphaMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_2_ce1 : OUT STD_LOGIC;
    alphaMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_2_we1 : OUT STD_LOGIC;
    alphaMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_3_ce0 : OUT STD_LOGIC;
    alphaMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_3_we0 : OUT STD_LOGIC;
    alphaMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_3_ce1 : OUT STD_LOGIC;
    alphaMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_3_we1 : OUT STD_LOGIC;
    alphaMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_4_ce0 : OUT STD_LOGIC;
    alphaMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_4_we0 : OUT STD_LOGIC;
    alphaMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_4_ce1 : OUT STD_LOGIC;
    alphaMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_4_we1 : OUT STD_LOGIC;
    alphaMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_5_ce0 : OUT STD_LOGIC;
    alphaMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_5_we0 : OUT STD_LOGIC;
    alphaMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_5_ce1 : OUT STD_LOGIC;
    alphaMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_5_we1 : OUT STD_LOGIC;
    alphaMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_6_ce0 : OUT STD_LOGIC;
    alphaMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_6_we0 : OUT STD_LOGIC;
    alphaMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_6_ce1 : OUT STD_LOGIC;
    alphaMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_6_we1 : OUT STD_LOGIC;
    alphaMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_7_ce0 : OUT STD_LOGIC;
    alphaMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_7_we0 : OUT STD_LOGIC;
    alphaMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_7_ce1 : OUT STD_LOGIC;
    alphaMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_7_we1 : OUT STD_LOGIC;
    alphaMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_8_ce0 : OUT STD_LOGIC;
    alphaMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_8_we0 : OUT STD_LOGIC;
    alphaMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_8_ce1 : OUT STD_LOGIC;
    alphaMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_8_we1 : OUT STD_LOGIC;
    alphaMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_9_ce0 : OUT STD_LOGIC;
    alphaMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_9_we0 : OUT STD_LOGIC;
    alphaMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_9_ce1 : OUT STD_LOGIC;
    alphaMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_9_we1 : OUT STD_LOGIC;
    alphaMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_10_ce0 : OUT STD_LOGIC;
    alphaMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_10_we0 : OUT STD_LOGIC;
    alphaMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_10_ce1 : OUT STD_LOGIC;
    alphaMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_10_we1 : OUT STD_LOGIC;
    alphaMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_11_ce0 : OUT STD_LOGIC;
    alphaMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_11_we0 : OUT STD_LOGIC;
    alphaMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_11_ce1 : OUT STD_LOGIC;
    alphaMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_11_we1 : OUT STD_LOGIC;
    alphaMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_12_ce0 : OUT STD_LOGIC;
    alphaMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_12_we0 : OUT STD_LOGIC;
    alphaMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_12_ce1 : OUT STD_LOGIC;
    alphaMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_12_we1 : OUT STD_LOGIC;
    alphaMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_13_ce0 : OUT STD_LOGIC;
    alphaMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_13_we0 : OUT STD_LOGIC;
    alphaMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_13_ce1 : OUT STD_LOGIC;
    alphaMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_13_we1 : OUT STD_LOGIC;
    alphaMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_14_ce0 : OUT STD_LOGIC;
    alphaMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_14_we0 : OUT STD_LOGIC;
    alphaMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_14_ce1 : OUT STD_LOGIC;
    alphaMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_14_we1 : OUT STD_LOGIC;
    alphaMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_15_ce0 : OUT STD_LOGIC;
    alphaMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_15_we0 : OUT STD_LOGIC;
    alphaMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    alphaMem3_V_15_ce1 : OUT STD_LOGIC;
    alphaMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem3_V_15_we1 : OUT STD_LOGIC;
    means_in4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in4_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_0_ce0 : OUT STD_LOGIC;
    weightMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_0_we0 : OUT STD_LOGIC;
    weightMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_0_ce1 : OUT STD_LOGIC;
    weightMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_0_we1 : OUT STD_LOGIC;
    weightMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_1_ce0 : OUT STD_LOGIC;
    weightMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_1_we0 : OUT STD_LOGIC;
    weightMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_1_ce1 : OUT STD_LOGIC;
    weightMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_1_we1 : OUT STD_LOGIC;
    weightMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_2_ce0 : OUT STD_LOGIC;
    weightMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_2_we0 : OUT STD_LOGIC;
    weightMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_2_ce1 : OUT STD_LOGIC;
    weightMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_2_we1 : OUT STD_LOGIC;
    weightMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_3_ce0 : OUT STD_LOGIC;
    weightMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_3_we0 : OUT STD_LOGIC;
    weightMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weightMem4_V_3_ce1 : OUT STD_LOGIC;
    weightMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem4_V_3_we1 : OUT STD_LOGIC;
    thresMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_0_ce0 : OUT STD_LOGIC;
    thresMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_0_we0 : OUT STD_LOGIC;
    thresMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_0_ce1 : OUT STD_LOGIC;
    thresMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_0_we1 : OUT STD_LOGIC;
    thresMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_1_ce0 : OUT STD_LOGIC;
    thresMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_1_we0 : OUT STD_LOGIC;
    thresMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_1_ce1 : OUT STD_LOGIC;
    thresMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_1_we1 : OUT STD_LOGIC;
    thresMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_2_ce0 : OUT STD_LOGIC;
    thresMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_2_we0 : OUT STD_LOGIC;
    thresMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_2_ce1 : OUT STD_LOGIC;
    thresMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_2_we1 : OUT STD_LOGIC;
    thresMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_3_ce0 : OUT STD_LOGIC;
    thresMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_3_we0 : OUT STD_LOGIC;
    thresMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    thresMem4_V_3_ce1 : OUT STD_LOGIC;
    thresMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem4_V_3_we1 : OUT STD_LOGIC;
    alphaMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_0_ce0 : OUT STD_LOGIC;
    alphaMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_0_we0 : OUT STD_LOGIC;
    alphaMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_0_ce1 : OUT STD_LOGIC;
    alphaMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_0_we1 : OUT STD_LOGIC;
    alphaMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_1_ce0 : OUT STD_LOGIC;
    alphaMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_1_we0 : OUT STD_LOGIC;
    alphaMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_1_ce1 : OUT STD_LOGIC;
    alphaMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_1_we1 : OUT STD_LOGIC;
    alphaMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_2_ce0 : OUT STD_LOGIC;
    alphaMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_2_we0 : OUT STD_LOGIC;
    alphaMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_2_ce1 : OUT STD_LOGIC;
    alphaMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_2_we1 : OUT STD_LOGIC;
    alphaMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_3_ce0 : OUT STD_LOGIC;
    alphaMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_3_we0 : OUT STD_LOGIC;
    alphaMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    alphaMem4_V_3_ce1 : OUT STD_LOGIC;
    alphaMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem4_V_3_we1 : OUT STD_LOGIC;
    means_in5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in5_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem5_V_0_ce0 : OUT STD_LOGIC;
    weightMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem5_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem5_V_0_we0 : OUT STD_LOGIC;
    weightMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem5_V_0_ce1 : OUT STD_LOGIC;
    weightMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weightMem5_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weightMem5_V_0_we1 : OUT STD_LOGIC;
    thresMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    thresMem5_V_0_ce0 : OUT STD_LOGIC;
    thresMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem5_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem5_V_0_we0 : OUT STD_LOGIC;
    thresMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    thresMem5_V_0_ce1 : OUT STD_LOGIC;
    thresMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem5_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem5_V_0_we1 : OUT STD_LOGIC;
    alphaMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alphaMem5_V_0_ce0 : OUT STD_LOGIC;
    alphaMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem5_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem5_V_0_we0 : OUT STD_LOGIC;
    alphaMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alphaMem5_V_0_ce1 : OUT STD_LOGIC;
    alphaMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem5_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem5_V_0_we1 : OUT STD_LOGIC;
    means_in6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in6_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem6_V_0_ce0 : OUT STD_LOGIC;
    weightMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightMem6_V_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    weightMem6_V_0_we0 : OUT STD_LOGIC;
    weightMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem6_V_0_ce1 : OUT STD_LOGIC;
    weightMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weightMem6_V_0_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    weightMem6_V_0_we1 : OUT STD_LOGIC;
    thresMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    thresMem6_V_0_ce0 : OUT STD_LOGIC;
    thresMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem6_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem6_V_0_we0 : OUT STD_LOGIC;
    thresMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    thresMem6_V_0_ce1 : OUT STD_LOGIC;
    thresMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem6_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem6_V_0_we1 : OUT STD_LOGIC;
    alphaMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    alphaMem6_V_0_ce0 : OUT STD_LOGIC;
    alphaMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem6_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem6_V_0_we0 : OUT STD_LOGIC;
    alphaMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    alphaMem6_V_0_ce1 : OUT STD_LOGIC;
    alphaMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem6_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem6_V_0_we1 : OUT STD_LOGIC;
    means_in7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in7_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_out7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem7_V_0_ce0 : OUT STD_LOGIC;
    weightMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem7_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weightMem7_V_0_we0 : OUT STD_LOGIC;
    weightMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    weightMem7_V_0_ce1 : OUT STD_LOGIC;
    weightMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weightMem7_V_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    weightMem7_V_0_we1 : OUT STD_LOGIC;
    thresMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    thresMem7_V_0_ce0 : OUT STD_LOGIC;
    thresMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem7_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem7_V_0_we0 : OUT STD_LOGIC;
    thresMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    thresMem7_V_0_ce1 : OUT STD_LOGIC;
    thresMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    thresMem7_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    thresMem7_V_0_we1 : OUT STD_LOGIC;
    alphaMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    alphaMem7_V_0_ce0 : OUT STD_LOGIC;
    alphaMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem7_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem7_V_0_we0 : OUT STD_LOGIC;
    alphaMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    alphaMem7_V_0_ce1 : OUT STD_LOGIC;
    alphaMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    alphaMem7_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    alphaMem7_V_0_we1 : OUT STD_LOGIC;
    means_in8_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in8_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    weightMem8_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_0_ce0 : OUT STD_LOGIC;
    weightMem8_V_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_0_we0 : OUT STD_LOGIC;
    weightMem8_V_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_0_ce1 : OUT STD_LOGIC;
    weightMem8_V_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_0_we1 : OUT STD_LOGIC;
    weightMem8_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_1_ce0 : OUT STD_LOGIC;
    weightMem8_V_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_1_we0 : OUT STD_LOGIC;
    weightMem8_V_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_1_ce1 : OUT STD_LOGIC;
    weightMem8_V_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_1_we1 : OUT STD_LOGIC;
    weightMem8_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_2_ce0 : OUT STD_LOGIC;
    weightMem8_V_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_2_we0 : OUT STD_LOGIC;
    weightMem8_V_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_2_ce1 : OUT STD_LOGIC;
    weightMem8_V_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_2_we1 : OUT STD_LOGIC;
    weightMem8_V_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_3_ce0 : OUT STD_LOGIC;
    weightMem8_V_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_3_we0 : OUT STD_LOGIC;
    weightMem8_V_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem8_V_3_ce1 : OUT STD_LOGIC;
    weightMem8_V_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem8_V_3_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_V_offset_ap_vld : IN STD_LOGIC;
    out_V_offset_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    means_in1_V_0_ap_vld : IN STD_LOGIC;
    means_in1_V_1_ap_vld : IN STD_LOGIC;
    means_out1_V_0_ap_vld : IN STD_LOGIC;
    means_in2_V_0_ap_vld : IN STD_LOGIC;
    means_in2_V_1_ap_vld : IN STD_LOGIC;
    means_out2_V_0_ap_vld : IN STD_LOGIC;
    means_in3_V_0_ap_vld : IN STD_LOGIC;
    means_in3_V_1_ap_vld : IN STD_LOGIC;
    means_out3_V_0_ap_vld : IN STD_LOGIC;
    means_in4_V_0_ap_vld : IN STD_LOGIC;
    means_in4_V_1_ap_vld : IN STD_LOGIC;
    means_out4_V_0_ap_vld : IN STD_LOGIC;
    means_in5_V_0_ap_vld : IN STD_LOGIC;
    means_in5_V_1_ap_vld : IN STD_LOGIC;
    means_out5_V_0_ap_vld : IN STD_LOGIC;
    means_in6_V_0_ap_vld : IN STD_LOGIC;
    means_in6_V_1_ap_vld : IN STD_LOGIC;
    means_out6_V_0_ap_vld : IN STD_LOGIC;
    means_in7_V_0_ap_vld : IN STD_LOGIC;
    means_in7_V_1_ap_vld : IN STD_LOGIC;
    means_out7_V_0_ap_vld : IN STD_LOGIC;
    means_in8_V_0_ap_vld : IN STD_LOGIC;
    means_in8_V_1_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of DoCompute is 
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal Mem2Stream_Batch10_U0_ap_start : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_start_full_n : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_ap_done : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_ap_continue : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_ap_idle : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_ap_ready : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_start_out : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_start_write : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWVALID : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WVALID : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WLAST : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARVALID : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mem2Stream_Batch10_U0_m_axi_in_V_RREADY : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_m_axi_in_V_BREADY : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_inter0_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Mem2Stream_Batch10_U0_inter0_V_V_write : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_out_V_offset_out_din : STD_LOGIC_VECTOR (60 downto 0);
    signal Mem2Stream_Batch10_U0_out_V_offset_out_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_1_U0_out_V_V_din : STD_LOGIC_VECTOR (191 downto 0);
    signal StreamingDataWidthCo_1_U0_out_V_V_write : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_start_out : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_start_write : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_2_U0_out_V_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal StreamingDataWidthCo_2_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_2_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_2_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_2_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_2_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_2_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_2_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_2_U0_out_V_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal StreamingConvolution_2_U0_out_V_V_write : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_start : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_done : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_continue : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_idle : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_ready : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_start_out : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_start_write : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_in_V_V_read : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal StreamingFxdMatrixVe_U0_out_V_V_write : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_4_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_4_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_5_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_5_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_6_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_6_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_7_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_7_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_8_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_8_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_9_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_9_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_10_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_10_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_11_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_11_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_12_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_12_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_13_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_13_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_14_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_14_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_weightMem_15_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingFxdMatrixVe_U0_weightMem_15_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_0_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_1_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_2_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_3_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_4_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_5_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_6_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_7_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_8_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_9_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_10_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_11_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_12_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_13_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_14_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_thresMem_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_thresMem_15_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_0_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_1_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_2_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_2_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_3_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_3_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_4_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_4_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_5_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_5_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_6_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_6_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_7_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_7_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_8_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_8_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_9_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_9_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_10_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_10_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_11_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_11_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_12_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_12_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_13_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_13_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_14_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_14_V_ce0 : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_alphaMem_15_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StreamingFxdMatrixVe_U0_alphaMem_15_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_11_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Resid_StreamingDataW_11_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_U0_start_out : STD_LOGIC;
    signal StreamingConvolution_U0_start_write : STD_LOGIC;
    signal StreamingConvolution_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingConvolution_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Resid_StreamingDataW_1_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal StreamingMatrixVecto_4_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_4_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_5_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_6_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_7_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_8_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_9_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_10_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_11_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_12_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_13_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_14_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_15_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_16_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_16_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_17_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_17_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_18_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_18_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_19_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_19_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_20_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_20_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_21_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_21_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_22_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_22_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_23_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_23_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_24_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_24_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_25_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_25_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_26_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_26_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_27_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_27_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_28_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_28_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_29_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_29_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_30_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_30_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_weightMem_31_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_4_U0_weightMem_31_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_1_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_2_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_3_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_4_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_5_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_6_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_7_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_8_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_9_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_10_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_11_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_12_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_13_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_14_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_15_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_16_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_16_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_17_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_17_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_18_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_18_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_19_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_19_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_20_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_20_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_21_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_21_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_22_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_22_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_23_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_23_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_24_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_24_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_25_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_25_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_26_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_26_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_27_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_27_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_28_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_28_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_29_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_29_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_30_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_30_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_thresMem_31_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_thresMem_31_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_1_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_2_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_3_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_4_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_5_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_6_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_7_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_8_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_9_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_10_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_11_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_12_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_13_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_14_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_15_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_16_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_16_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_17_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_17_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_18_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_18_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_19_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_19_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_20_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_20_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_21_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_21_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_22_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_22_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_23_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_23_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_24_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_24_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_25_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_25_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_26_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_26_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_27_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_27_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_28_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_28_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_29_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_29_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_30_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_30_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_alphaMem_31_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_4_U0_alphaMem_31_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_5_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Resid_StreamingDataW_5_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_ap_start : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_ap_done : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_ap_continue : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_ap_idle : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_ap_ready : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_start_out : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_start_write : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMaxPool_Bat_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingMaxPool_Bat_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_1_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_1_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_1_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_1_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_1_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_1_U0_start_out : STD_LOGIC;
    signal StreamingConvolution_1_U0_start_write : STD_LOGIC;
    signal StreamingConvolution_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_1_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingConvolution_1_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Resid_StreamingDataW_2_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal StreamingMatrixVecto_6_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_12_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_13_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_14_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_weightMem_15_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_6_U0_weightMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_1_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_2_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_3_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_4_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_5_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_6_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_7_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_8_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_9_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_10_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_11_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_12_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_13_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_14_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_thresMem_15_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_thresMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_1_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_2_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_3_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_4_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_5_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_6_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_7_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_8_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_9_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_10_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_11_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_12_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_13_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_14_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_alphaMem_15_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_6_U0_alphaMem_15_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_13_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal Resid_StreamingDataW_13_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_5_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_5_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_5_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_5_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_5_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_5_U0_start_out : STD_LOGIC;
    signal StreamingConvolution_5_U0_start_write : STD_LOGIC;
    signal StreamingConvolution_5_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_5_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingConvolution_5_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Resid_StreamingDataW_14_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal StreamingMatrixVecto_7_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_4_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_6_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_7_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_8_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_9_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_10_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_11_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_12_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_13_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_14_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_weightMem_15_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_7_U0_weightMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_1_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_2_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_3_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_4_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_5_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_6_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_7_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_8_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_9_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_10_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_11_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_12_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_13_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_14_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_thresMem_15_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_thresMem_15_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_1_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_2_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_3_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_4_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_4_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_5_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_5_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_6_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_6_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_7_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_7_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_8_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_8_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_9_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_9_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_10_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_10_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_11_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_11_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_12_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_12_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_13_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_13_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_14_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_14_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_alphaMem_15_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StreamingMatrixVecto_7_U0_alphaMem_15_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_12_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal Resid_StreamingDataW_12_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_ap_start : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_ap_done : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_ap_continue : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_ap_idle : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_ap_ready : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_start_out : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_start_write : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMaxPool_Bat_1_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingMaxPool_Bat_1_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_4_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_4_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_4_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_4_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_4_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_4_U0_start_out : STD_LOGIC;
    signal StreamingConvolution_4_U0_start_write : STD_LOGIC;
    signal StreamingConvolution_4_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_4_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal StreamingConvolution_4_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Resid_StreamingDataW_15_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_out_V_V_din : STD_LOGIC_VECTOR (3 downto 0);
    signal StreamingMatrixVecto_3_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StreamingMatrixVecto_3_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StreamingMatrixVecto_3_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StreamingMatrixVecto_3_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StreamingMatrixVecto_3_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_thresMem_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_thresMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_thresMem_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_thresMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_thresMem_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_thresMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_thresMem_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_thresMem_3_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_alphaMem_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_alphaMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_alphaMem_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_alphaMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_alphaMem_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_alphaMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_alphaMem_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StreamingMatrixVecto_3_U0_alphaMem_3_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_4_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal Resid_StreamingDataW_4_U0_out_V_V_write : STD_LOGIC;
    signal StreamingConvolution_3_U0_ap_start : STD_LOGIC;
    signal StreamingConvolution_3_U0_ap_done : STD_LOGIC;
    signal StreamingConvolution_3_U0_ap_continue : STD_LOGIC;
    signal StreamingConvolution_3_U0_ap_idle : STD_LOGIC;
    signal StreamingConvolution_3_U0_ap_ready : STD_LOGIC;
    signal StreamingConvolution_3_U0_start_out : STD_LOGIC;
    signal StreamingConvolution_3_U0_start_write : STD_LOGIC;
    signal StreamingConvolution_3_U0_in_V_V_read : STD_LOGIC;
    signal StreamingConvolution_3_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal StreamingConvolution_3_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Resid_StreamingDataW_7_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_out_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_5_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_weightMem_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StreamingMatrixVecto_5_U0_weightMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_thresMem_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_5_U0_thresMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_alphaMem_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StreamingMatrixVecto_5_U0_alphaMem_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_10_U0_out_V_V_din : STD_LOGIC_VECTOR (255 downto 0);
    signal Resid_StreamingDataW_10_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_out_V_V_din : STD_LOGIC_VECTOR (3 downto 0);
    signal Resid_StreamingDataW_6_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_out_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_2_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_weightMem_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StreamingMatrixVecto_2_U0_weightMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_thresMem_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_2_U0_thresMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_alphaMem_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_2_U0_alphaMem_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_9_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Resid_StreamingDataW_9_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_U0_out_V_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Resid_StreamingDataW_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_out_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal StreamingMatrixVecto_1_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_weightMem_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StreamingMatrixVecto_1_U0_weightMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_thresMem_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_1_U0_thresMem_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_alphaMem_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StreamingMatrixVecto_1_U0_alphaMem_V_ce0 : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_start_out : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_start_write : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_8_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Resid_StreamingDataW_8_U0_out_V_V_write : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_ap_start : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_ap_done : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_ap_continue : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_ap_idle : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_ap_ready : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_in_V_V_read : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_out_V_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal Resid_StreamingDataW_3_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_start : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_done : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_continue : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_idle : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_U0_start_out : STD_LOGIC;
    signal StreamingMatrixVecto_U0_start_write : STD_LOGIC;
    signal StreamingMatrixVecto_U0_in_V_V_read : STD_LOGIC;
    signal StreamingMatrixVecto_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingMatrixVecto_U0_out_V_V_write : STD_LOGIC;
    signal StreamingMatrixVecto_U0_weightMem_0_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StreamingMatrixVecto_U0_weightMem_0_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_U0_weightMem_1_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StreamingMatrixVecto_U0_weightMem_1_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_U0_weightMem_2_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StreamingMatrixVecto_U0_weightMem_2_V_ce0 : STD_LOGIC;
    signal StreamingMatrixVecto_U0_weightMem_3_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StreamingMatrixVecto_U0_weightMem_3_V_ce0 : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_start : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_done : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_continue : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_idle : STD_LOGIC;
    signal StreamingDataWidthCo_U0_ap_ready : STD_LOGIC;
    signal StreamingDataWidthCo_U0_in_V_V_read : STD_LOGIC;
    signal StreamingDataWidthCo_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal StreamingDataWidthCo_U0_out_V_V_write : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_start : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_done : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_continue : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_idle : STD_LOGIC;
    signal Stream2Mem_Batch_U0_ap_ready : STD_LOGIC;
    signal Stream2Mem_Batch_U0_memOutStrm_V_V_read : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WLAST : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARVALID : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Stream2Mem_Batch_U0_m_axi_in_V_RREADY : STD_LOGIC;
    signal Stream2Mem_Batch_U0_m_axi_in_V_BREADY : STD_LOGIC;
    signal Stream2Mem_Batch_U0_out_V_offset_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal inter0_V_V_full_n : STD_LOGIC;
    signal inter0_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter0_V_V_empty_n : STD_LOGIC;
    signal out_V_offset_c_full_n : STD_LOGIC;
    signal out_V_offset_c_dout : STD_LOGIC_VECTOR (60 downto 0);
    signal out_V_offset_c_empty_n : STD_LOGIC;
    signal inter0_1_V_V_full_n : STD_LOGIC;
    signal inter0_1_V_V_dout : STD_LOGIC_VECTOR (191 downto 0);
    signal inter0_1_V_V_empty_n : STD_LOGIC;
    signal inter0_2_V_V_full_n : STD_LOGIC;
    signal inter0_2_V_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal inter0_2_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_6_full_n : STD_LOGIC;
    signal convInp_V_V_6_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal convInp_V_V_6_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_empty_n : STD_LOGIC;
    signal inter1_V_V_full_n : STD_LOGIC;
    signal inter1_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter1_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_full_n : STD_LOGIC;
    signal convInp_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal convInp_V_V_empty_n : STD_LOGIC;
    signal mvIn_m_target_V_V_full_n : STD_LOGIC;
    signal mvIn_m_target_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvIn_m_target_V_V_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_1_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvOut_m_buffer_V_V_1_empty_n : STD_LOGIC;
    signal inter2_V_V_full_n : STD_LOGIC;
    signal inter2_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter2_V_V_empty_n : STD_LOGIC;
    signal inter3_V_V_full_n : STD_LOGIC;
    signal inter3_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter3_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_1_full_n : STD_LOGIC;
    signal convInp_V_V_1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal convInp_V_V_1_empty_n : STD_LOGIC;
    signal mvIn_m_target_V_V_1_full_n : STD_LOGIC;
    signal mvIn_m_target_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvIn_m_target_V_V_1_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_2_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_2_empty_n : STD_LOGIC;
    signal inter4_V_V_full_n : STD_LOGIC;
    signal inter4_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter4_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_2_full_n : STD_LOGIC;
    signal convInp_V_V_2_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal convInp_V_V_2_empty_n : STD_LOGIC;
    signal mvIn_m_target_V_V_2_full_n : STD_LOGIC;
    signal mvIn_m_target_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvIn_m_target_V_V_2_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_3_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal mvOut_m_buffer_V_V_3_empty_n : STD_LOGIC;
    signal inter5_V_V_full_n : STD_LOGIC;
    signal inter5_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter5_V_V_empty_n : STD_LOGIC;
    signal inter6_V_V_full_n : STD_LOGIC;
    signal inter6_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal inter6_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_3_full_n : STD_LOGIC;
    signal convInp_V_V_3_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal convInp_V_V_3_empty_n : STD_LOGIC;
    signal mvIn_m_target_V_V_3_full_n : STD_LOGIC;
    signal mvIn_m_target_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvIn_m_target_V_V_3_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_4_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_4_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal mvOut_m_buffer_V_V_4_empty_n : STD_LOGIC;
    signal inter7_V_V_full_n : STD_LOGIC;
    signal inter7_V_V_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter7_V_V_empty_n : STD_LOGIC;
    signal convInp_V_V_4_full_n : STD_LOGIC;
    signal convInp_V_V_4_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal convInp_V_V_4_empty_n : STD_LOGIC;
    signal mvIn_m_target_V_V_4_full_n : STD_LOGIC;
    signal mvIn_m_target_V_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mvIn_m_target_V_V_4_empty_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_5_full_n : STD_LOGIC;
    signal mvOut_m_buffer_V_V_5_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mvOut_m_buffer_V_V_5_empty_n : STD_LOGIC;
    signal inter8_V_V_full_n : STD_LOGIC;
    signal inter8_V_V_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal inter8_V_V_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal wa_in_m_target_V_V_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal wa_out_m_buffer_V_V_empty_n : STD_LOGIC;
    signal inter9_V_V_full_n : STD_LOGIC;
    signal inter9_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter9_V_V_empty_n : STD_LOGIC;
    signal wa_in_m_target_V_V_1_full_n : STD_LOGIC;
    signal wa_in_m_target_V_V_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal wa_in_m_target_V_V_1_empty_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_1_full_n : STD_LOGIC;
    signal wa_out_m_buffer_V_V_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal wa_out_m_buffer_V_V_1_empty_n : STD_LOGIC;
    signal inter10_V_V_full_n : STD_LOGIC;
    signal inter10_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inter10_V_V_empty_n : STD_LOGIC;
    signal in2mvu_V_V_full_n : STD_LOGIC;
    signal in2mvu_V_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal in2mvu_V_V_empty_n : STD_LOGIC;
    signal mvu2out_V_V_full_n : STD_LOGIC;
    signal mvu2out_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mvu2out_V_V_empty_n : STD_LOGIC;
    signal memOutStrm_V_V_full_n : STD_LOGIC;
    signal memOutStrm_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal memOutStrm_V_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Mem2Stream_Batch10_U0_ap_ready : STD_LOGIC;
    signal Mem2Stream_Batch10_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingFxdMatrixVe_U0_ap_ready : STD_LOGIC;
    signal StreamingFxdMatrixVe_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_4_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_4_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_6_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_6_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_7_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_7_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_3_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_3_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_5_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_5_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_2_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_2_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_1_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_StreamingMatrixVecto_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_StreamingMatrixVecto_U0_ap_ready : STD_LOGIC;
    signal StreamingMatrixVecto_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_StreamingDataWidthCo_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_1_U0_empty_n : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_U0_full_n : STD_LOGIC;
    signal start_for_Stream2Mem_Batch_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Stream2Mem_Batch_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_2_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_2_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_2_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_2_U0_empty_n : STD_LOGIC;
    signal StreamingConvolution_2_U0_start_full_n : STD_LOGIC;
    signal StreamingConvolution_2_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_11_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_11_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_1_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_1_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_1_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_5_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_5_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Bat_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Bat_U0_full_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Bat_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Bat_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_1_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_1_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_2_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_2_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_2_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_13_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_13_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_5_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_5_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_14_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_14_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_14_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_12_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_12_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Bat_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Bat_1_U0_full_n : STD_LOGIC;
    signal start_for_StreamingMaxPool_Bat_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingMaxPool_Bat_1_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_4_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_4_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_15_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_15_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_15_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_4_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_4_U0_empty_n : STD_LOGIC;
    signal start_for_StreamingConvolution_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_3_U0_full_n : STD_LOGIC;
    signal start_for_StreamingConvolution_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingConvolution_3_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_7_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_7_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_7_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_10_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_10_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_6_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_6_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_6_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_9_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_9_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_U0_start_write : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_8_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_8_U0_empty_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_3_U0_full_n : STD_LOGIC;
    signal start_for_Resid_StreamingDataW_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resid_StreamingDataW_3_U0_empty_n : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_start_full_n : STD_LOGIC;
    signal Resid_StreamingDataW_3_U0_start_write : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_full_n : STD_LOGIC;
    signal start_for_StreamingDataWidthCo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_StreamingDataWidthCo_U0_empty_n : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_full_n : STD_LOGIC;
    signal StreamingDataWidthCo_U0_start_write : STD_LOGIC;
    signal Stream2Mem_Batch_U0_start_full_n : STD_LOGIC;
    signal Stream2Mem_Batch_U0_start_write : STD_LOGIC;

    component Mem2Stream_Batch10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        inter0_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inter0_V_V_full_n : IN STD_LOGIC;
        inter0_V_V_write : OUT STD_LOGIC;
        out_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset_out_din : OUT STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset_out_full_n : IN STD_LOGIC;
        out_V_offset_out_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (191 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingDataWidthCo_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingFxdMatrixVe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_4_V_ce0 : OUT STD_LOGIC;
        weightMem_4_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_5_V_ce0 : OUT STD_LOGIC;
        weightMem_5_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_6_V_ce0 : OUT STD_LOGIC;
        weightMem_6_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_7_V_ce0 : OUT STD_LOGIC;
        weightMem_7_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_8_V_ce0 : OUT STD_LOGIC;
        weightMem_8_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_9_V_ce0 : OUT STD_LOGIC;
        weightMem_9_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_10_V_ce0 : OUT STD_LOGIC;
        weightMem_10_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_11_V_ce0 : OUT STD_LOGIC;
        weightMem_11_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_12_V_ce0 : OUT STD_LOGIC;
        weightMem_12_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_13_V_ce0 : OUT STD_LOGIC;
        weightMem_13_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_14_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_14_V_ce0 : OUT STD_LOGIC;
        weightMem_14_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem_15_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_15_V_ce0 : OUT STD_LOGIC;
        weightMem_15_V_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        thresMem_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_0_V_ce0 : OUT STD_LOGIC;
        thresMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_1_V_ce0 : OUT STD_LOGIC;
        thresMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_2_V_ce0 : OUT STD_LOGIC;
        thresMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_3_V_ce0 : OUT STD_LOGIC;
        thresMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_4_V_ce0 : OUT STD_LOGIC;
        thresMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_5_V_ce0 : OUT STD_LOGIC;
        thresMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_6_V_ce0 : OUT STD_LOGIC;
        thresMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_7_V_ce0 : OUT STD_LOGIC;
        thresMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_8_V_ce0 : OUT STD_LOGIC;
        thresMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_9_V_ce0 : OUT STD_LOGIC;
        thresMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_10_V_ce0 : OUT STD_LOGIC;
        thresMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_11_V_ce0 : OUT STD_LOGIC;
        thresMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_12_V_ce0 : OUT STD_LOGIC;
        thresMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_13_V_ce0 : OUT STD_LOGIC;
        thresMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_14_V_ce0 : OUT STD_LOGIC;
        thresMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem_15_V_ce0 : OUT STD_LOGIC;
        thresMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_0_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_0_V_ce0 : OUT STD_LOGIC;
        alphaMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_1_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_1_V_ce0 : OUT STD_LOGIC;
        alphaMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_2_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_2_V_ce0 : OUT STD_LOGIC;
        alphaMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_3_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_3_V_ce0 : OUT STD_LOGIC;
        alphaMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_4_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_4_V_ce0 : OUT STD_LOGIC;
        alphaMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_5_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_5_V_ce0 : OUT STD_LOGIC;
        alphaMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_6_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_6_V_ce0 : OUT STD_LOGIC;
        alphaMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_7_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_7_V_ce0 : OUT STD_LOGIC;
        alphaMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_8_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_8_V_ce0 : OUT STD_LOGIC;
        alphaMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_9_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_9_V_ce0 : OUT STD_LOGIC;
        alphaMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_10_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_10_V_ce0 : OUT STD_LOGIC;
        alphaMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_11_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_11_V_ce0 : OUT STD_LOGIC;
        alphaMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_12_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_12_V_ce0 : OUT STD_LOGIC;
        alphaMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_13_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_13_V_ce0 : OUT STD_LOGIC;
        alphaMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_14_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_14_V_ce0 : OUT STD_LOGIC;
        alphaMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_15_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem_15_V_ce0 : OUT STD_LOGIC;
        alphaMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_4_V_ce0 : OUT STD_LOGIC;
        weightMem_4_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_5_V_ce0 : OUT STD_LOGIC;
        weightMem_5_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_6_V_ce0 : OUT STD_LOGIC;
        weightMem_6_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_7_V_ce0 : OUT STD_LOGIC;
        weightMem_7_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_8_V_ce0 : OUT STD_LOGIC;
        weightMem_8_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_9_V_ce0 : OUT STD_LOGIC;
        weightMem_9_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_10_V_ce0 : OUT STD_LOGIC;
        weightMem_10_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_11_V_ce0 : OUT STD_LOGIC;
        weightMem_11_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_12_V_ce0 : OUT STD_LOGIC;
        weightMem_12_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_13_V_ce0 : OUT STD_LOGIC;
        weightMem_13_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_14_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_14_V_ce0 : OUT STD_LOGIC;
        weightMem_14_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_15_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_15_V_ce0 : OUT STD_LOGIC;
        weightMem_15_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_16_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_16_V_ce0 : OUT STD_LOGIC;
        weightMem_16_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_17_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_17_V_ce0 : OUT STD_LOGIC;
        weightMem_17_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_18_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_18_V_ce0 : OUT STD_LOGIC;
        weightMem_18_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_19_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_19_V_ce0 : OUT STD_LOGIC;
        weightMem_19_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_20_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_20_V_ce0 : OUT STD_LOGIC;
        weightMem_20_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_21_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_21_V_ce0 : OUT STD_LOGIC;
        weightMem_21_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_22_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_22_V_ce0 : OUT STD_LOGIC;
        weightMem_22_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_23_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_23_V_ce0 : OUT STD_LOGIC;
        weightMem_23_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_24_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_24_V_ce0 : OUT STD_LOGIC;
        weightMem_24_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_25_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_25_V_ce0 : OUT STD_LOGIC;
        weightMem_25_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_26_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_26_V_ce0 : OUT STD_LOGIC;
        weightMem_26_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_27_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_27_V_ce0 : OUT STD_LOGIC;
        weightMem_27_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_28_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_28_V_ce0 : OUT STD_LOGIC;
        weightMem_28_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_29_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_29_V_ce0 : OUT STD_LOGIC;
        weightMem_29_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_30_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_30_V_ce0 : OUT STD_LOGIC;
        weightMem_30_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_31_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem_31_V_ce0 : OUT STD_LOGIC;
        weightMem_31_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        thresMem_0_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_0_V_ce0 : OUT STD_LOGIC;
        thresMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_1_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_1_V_ce0 : OUT STD_LOGIC;
        thresMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_2_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_2_V_ce0 : OUT STD_LOGIC;
        thresMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_3_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_3_V_ce0 : OUT STD_LOGIC;
        thresMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_4_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_4_V_ce0 : OUT STD_LOGIC;
        thresMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_5_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_5_V_ce0 : OUT STD_LOGIC;
        thresMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_6_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_6_V_ce0 : OUT STD_LOGIC;
        thresMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_7_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_7_V_ce0 : OUT STD_LOGIC;
        thresMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_8_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_8_V_ce0 : OUT STD_LOGIC;
        thresMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_9_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_9_V_ce0 : OUT STD_LOGIC;
        thresMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_10_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_10_V_ce0 : OUT STD_LOGIC;
        thresMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_11_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_11_V_ce0 : OUT STD_LOGIC;
        thresMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_12_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_12_V_ce0 : OUT STD_LOGIC;
        thresMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_13_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_13_V_ce0 : OUT STD_LOGIC;
        thresMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_14_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_14_V_ce0 : OUT STD_LOGIC;
        thresMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_15_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_15_V_ce0 : OUT STD_LOGIC;
        thresMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_16_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_16_V_ce0 : OUT STD_LOGIC;
        thresMem_16_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_17_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_17_V_ce0 : OUT STD_LOGIC;
        thresMem_17_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_18_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_18_V_ce0 : OUT STD_LOGIC;
        thresMem_18_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_19_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_19_V_ce0 : OUT STD_LOGIC;
        thresMem_19_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_20_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_20_V_ce0 : OUT STD_LOGIC;
        thresMem_20_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_21_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_21_V_ce0 : OUT STD_LOGIC;
        thresMem_21_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_22_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_22_V_ce0 : OUT STD_LOGIC;
        thresMem_22_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_23_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_23_V_ce0 : OUT STD_LOGIC;
        thresMem_23_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_24_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_24_V_ce0 : OUT STD_LOGIC;
        thresMem_24_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_25_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_25_V_ce0 : OUT STD_LOGIC;
        thresMem_25_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_26_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_26_V_ce0 : OUT STD_LOGIC;
        thresMem_26_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_27_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_27_V_ce0 : OUT STD_LOGIC;
        thresMem_27_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_28_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_28_V_ce0 : OUT STD_LOGIC;
        thresMem_28_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_29_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_29_V_ce0 : OUT STD_LOGIC;
        thresMem_29_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_30_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_30_V_ce0 : OUT STD_LOGIC;
        thresMem_30_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_31_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem_31_V_ce0 : OUT STD_LOGIC;
        thresMem_31_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_0_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_0_V_ce0 : OUT STD_LOGIC;
        alphaMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_1_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_1_V_ce0 : OUT STD_LOGIC;
        alphaMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_2_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_2_V_ce0 : OUT STD_LOGIC;
        alphaMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_3_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_3_V_ce0 : OUT STD_LOGIC;
        alphaMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_4_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_4_V_ce0 : OUT STD_LOGIC;
        alphaMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_5_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_5_V_ce0 : OUT STD_LOGIC;
        alphaMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_6_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_6_V_ce0 : OUT STD_LOGIC;
        alphaMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_7_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_7_V_ce0 : OUT STD_LOGIC;
        alphaMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_8_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_8_V_ce0 : OUT STD_LOGIC;
        alphaMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_9_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_9_V_ce0 : OUT STD_LOGIC;
        alphaMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_10_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_10_V_ce0 : OUT STD_LOGIC;
        alphaMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_11_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_11_V_ce0 : OUT STD_LOGIC;
        alphaMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_12_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_12_V_ce0 : OUT STD_LOGIC;
        alphaMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_13_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_13_V_ce0 : OUT STD_LOGIC;
        alphaMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_14_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_14_V_ce0 : OUT STD_LOGIC;
        alphaMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_15_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_15_V_ce0 : OUT STD_LOGIC;
        alphaMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_16_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_16_V_ce0 : OUT STD_LOGIC;
        alphaMem_16_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_17_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_17_V_ce0 : OUT STD_LOGIC;
        alphaMem_17_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_18_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_18_V_ce0 : OUT STD_LOGIC;
        alphaMem_18_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_19_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_19_V_ce0 : OUT STD_LOGIC;
        alphaMem_19_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_20_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_20_V_ce0 : OUT STD_LOGIC;
        alphaMem_20_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_21_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_21_V_ce0 : OUT STD_LOGIC;
        alphaMem_21_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_22_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_22_V_ce0 : OUT STD_LOGIC;
        alphaMem_22_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_23_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_23_V_ce0 : OUT STD_LOGIC;
        alphaMem_23_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_24_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_24_V_ce0 : OUT STD_LOGIC;
        alphaMem_24_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_25_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_25_V_ce0 : OUT STD_LOGIC;
        alphaMem_25_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_26_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_26_V_ce0 : OUT STD_LOGIC;
        alphaMem_26_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_27_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_27_V_ce0 : OUT STD_LOGIC;
        alphaMem_27_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_28_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_28_V_ce0 : OUT STD_LOGIC;
        alphaMem_28_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_29_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_29_V_ce0 : OUT STD_LOGIC;
        alphaMem_29_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_30_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_30_V_ce0 : OUT STD_LOGIC;
        alphaMem_30_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_31_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem_31_V_ce0 : OUT STD_LOGIC;
        alphaMem_31_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_Bat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_4_V_ce0 : OUT STD_LOGIC;
        weightMem_4_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_5_V_ce0 : OUT STD_LOGIC;
        weightMem_5_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_6_V_ce0 : OUT STD_LOGIC;
        weightMem_6_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_7_V_ce0 : OUT STD_LOGIC;
        weightMem_7_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_8_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_8_V_ce0 : OUT STD_LOGIC;
        weightMem_8_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_9_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_9_V_ce0 : OUT STD_LOGIC;
        weightMem_9_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_10_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_10_V_ce0 : OUT STD_LOGIC;
        weightMem_10_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_11_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_11_V_ce0 : OUT STD_LOGIC;
        weightMem_11_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_12_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_12_V_ce0 : OUT STD_LOGIC;
        weightMem_12_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_13_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_13_V_ce0 : OUT STD_LOGIC;
        weightMem_13_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_14_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_14_V_ce0 : OUT STD_LOGIC;
        weightMem_14_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_15_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem_15_V_ce0 : OUT STD_LOGIC;
        weightMem_15_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        thresMem_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_0_V_ce0 : OUT STD_LOGIC;
        thresMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_1_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_1_V_ce0 : OUT STD_LOGIC;
        thresMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_2_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_2_V_ce0 : OUT STD_LOGIC;
        thresMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_3_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_3_V_ce0 : OUT STD_LOGIC;
        thresMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_4_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_4_V_ce0 : OUT STD_LOGIC;
        thresMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_5_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_5_V_ce0 : OUT STD_LOGIC;
        thresMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_6_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_6_V_ce0 : OUT STD_LOGIC;
        thresMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_7_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_7_V_ce0 : OUT STD_LOGIC;
        thresMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_8_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_8_V_ce0 : OUT STD_LOGIC;
        thresMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_9_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_9_V_ce0 : OUT STD_LOGIC;
        thresMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_10_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_10_V_ce0 : OUT STD_LOGIC;
        thresMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_11_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_11_V_ce0 : OUT STD_LOGIC;
        thresMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_12_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_12_V_ce0 : OUT STD_LOGIC;
        thresMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_13_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_13_V_ce0 : OUT STD_LOGIC;
        thresMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_14_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_14_V_ce0 : OUT STD_LOGIC;
        thresMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_15_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_15_V_ce0 : OUT STD_LOGIC;
        thresMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_0_V_ce0 : OUT STD_LOGIC;
        alphaMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_1_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_1_V_ce0 : OUT STD_LOGIC;
        alphaMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_2_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_2_V_ce0 : OUT STD_LOGIC;
        alphaMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_3_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_3_V_ce0 : OUT STD_LOGIC;
        alphaMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_4_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_4_V_ce0 : OUT STD_LOGIC;
        alphaMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_5_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_5_V_ce0 : OUT STD_LOGIC;
        alphaMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_6_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_6_V_ce0 : OUT STD_LOGIC;
        alphaMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_7_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_7_V_ce0 : OUT STD_LOGIC;
        alphaMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_8_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_8_V_ce0 : OUT STD_LOGIC;
        alphaMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_9_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_9_V_ce0 : OUT STD_LOGIC;
        alphaMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_10_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_10_V_ce0 : OUT STD_LOGIC;
        alphaMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_11_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_11_V_ce0 : OUT STD_LOGIC;
        alphaMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_12_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_12_V_ce0 : OUT STD_LOGIC;
        alphaMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_13_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_13_V_ce0 : OUT STD_LOGIC;
        alphaMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_14_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_14_V_ce0 : OUT STD_LOGIC;
        alphaMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_15_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_15_V_ce0 : OUT STD_LOGIC;
        alphaMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_4_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_4_V_ce0 : OUT STD_LOGIC;
        weightMem_4_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_5_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_5_V_ce0 : OUT STD_LOGIC;
        weightMem_5_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_6_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_6_V_ce0 : OUT STD_LOGIC;
        weightMem_6_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_7_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_7_V_ce0 : OUT STD_LOGIC;
        weightMem_7_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_8_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_8_V_ce0 : OUT STD_LOGIC;
        weightMem_8_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_9_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_9_V_ce0 : OUT STD_LOGIC;
        weightMem_9_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_10_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_10_V_ce0 : OUT STD_LOGIC;
        weightMem_10_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_11_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_11_V_ce0 : OUT STD_LOGIC;
        weightMem_11_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_12_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_12_V_ce0 : OUT STD_LOGIC;
        weightMem_12_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_13_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_13_V_ce0 : OUT STD_LOGIC;
        weightMem_13_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_14_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_14_V_ce0 : OUT STD_LOGIC;
        weightMem_14_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_15_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem_15_V_ce0 : OUT STD_LOGIC;
        weightMem_15_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        thresMem_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_0_V_ce0 : OUT STD_LOGIC;
        thresMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_1_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_1_V_ce0 : OUT STD_LOGIC;
        thresMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_2_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_2_V_ce0 : OUT STD_LOGIC;
        thresMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_3_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_3_V_ce0 : OUT STD_LOGIC;
        thresMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_4_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_4_V_ce0 : OUT STD_LOGIC;
        thresMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_5_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_5_V_ce0 : OUT STD_LOGIC;
        thresMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_6_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_6_V_ce0 : OUT STD_LOGIC;
        thresMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_7_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_7_V_ce0 : OUT STD_LOGIC;
        thresMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_8_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_8_V_ce0 : OUT STD_LOGIC;
        thresMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_9_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_9_V_ce0 : OUT STD_LOGIC;
        thresMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_10_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_10_V_ce0 : OUT STD_LOGIC;
        thresMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_11_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_11_V_ce0 : OUT STD_LOGIC;
        thresMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_12_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_12_V_ce0 : OUT STD_LOGIC;
        thresMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_13_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_13_V_ce0 : OUT STD_LOGIC;
        thresMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_14_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_14_V_ce0 : OUT STD_LOGIC;
        thresMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_15_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem_15_V_ce0 : OUT STD_LOGIC;
        thresMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_0_V_ce0 : OUT STD_LOGIC;
        alphaMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_1_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_1_V_ce0 : OUT STD_LOGIC;
        alphaMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_2_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_2_V_ce0 : OUT STD_LOGIC;
        alphaMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_3_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_3_V_ce0 : OUT STD_LOGIC;
        alphaMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_4_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_4_V_ce0 : OUT STD_LOGIC;
        alphaMem_4_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_5_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_5_V_ce0 : OUT STD_LOGIC;
        alphaMem_5_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_6_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_6_V_ce0 : OUT STD_LOGIC;
        alphaMem_6_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_7_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_7_V_ce0 : OUT STD_LOGIC;
        alphaMem_7_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_8_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_8_V_ce0 : OUT STD_LOGIC;
        alphaMem_8_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_9_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_9_V_ce0 : OUT STD_LOGIC;
        alphaMem_9_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_10_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_10_V_ce0 : OUT STD_LOGIC;
        alphaMem_10_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_11_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_11_V_ce0 : OUT STD_LOGIC;
        alphaMem_11_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_12_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_12_V_ce0 : OUT STD_LOGIC;
        alphaMem_12_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_13_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_13_V_ce0 : OUT STD_LOGIC;
        alphaMem_13_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_14_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_14_V_ce0 : OUT STD_LOGIC;
        alphaMem_14_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_15_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem_15_V_ce0 : OUT STD_LOGIC;
        alphaMem_15_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_Bat_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        thresMem_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem_0_V_ce0 : OUT STD_LOGIC;
        thresMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem_1_V_ce0 : OUT STD_LOGIC;
        thresMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem_2_V_ce0 : OUT STD_LOGIC;
        thresMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem_3_V_ce0 : OUT STD_LOGIC;
        thresMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem_0_V_ce0 : OUT STD_LOGIC;
        alphaMem_0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem_1_V_ce0 : OUT STD_LOGIC;
        alphaMem_1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem_2_V_ce0 : OUT STD_LOGIC;
        alphaMem_2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem_3_V_ce0 : OUT STD_LOGIC;
        alphaMem_3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingConvolution_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem_V_ce0 : OUT STD_LOGIC;
        weightMem_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        thresMem_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        thresMem_V_ce0 : OUT STD_LOGIC;
        thresMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alphaMem_V_ce0 : OUT STD_LOGIC;
        alphaMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem_V_ce0 : OUT STD_LOGIC;
        weightMem_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        thresMem_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem_V_ce0 : OUT STD_LOGIC;
        thresMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem_V_ce0 : OUT STD_LOGIC;
        alphaMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem_V_ce0 : OUT STD_LOGIC;
        weightMem_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        thresMem_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem_V_ce0 : OUT STD_LOGIC;
        thresMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem_V_ce0 : OUT STD_LOGIC;
        alphaMem_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Resid_StreamingDataW_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Resid_StreamingDataW_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component StreamingMatrixVecto IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem_0_V_ce0 : OUT STD_LOGIC;
        weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem_1_V_ce0 : OUT STD_LOGIC;
        weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem_2_V_ce0 : OUT STD_LOGIC;
        weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem_3_V_ce0 : OUT STD_LOGIC;
        weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        means_in8_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component StreamingDataWidthCo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component Stream2Mem_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memOutStrm_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm_V_V_empty_n : IN STD_LOGIC;
        memOutStrm_V_V_read : OUT STD_LOGIC;
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_V_offset_dout : IN STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset_empty_n : IN STD_LOGIC;
        out_V_offset_read : OUT STD_LOGIC );
    end component;


    component fifo_w64_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w61_d38_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (60 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (60 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w192_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (191 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (191 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w24_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w24_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d81_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w4_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w256_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w256_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingDataWidthCo_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Stream2Mem_Batch_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingDataWidthCo_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingMaxPool_Bat_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingMaxPool_Bat_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingConvolution_3_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resid_StreamingDataW_3_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_StreamingDataWidthCo_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Mem2Stream_Batch10_U0 : component Mem2Stream_Batch10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mem2Stream_Batch10_U0_ap_start,
        start_full_n => Mem2Stream_Batch10_U0_start_full_n,
        ap_done => Mem2Stream_Batch10_U0_ap_done,
        ap_continue => Mem2Stream_Batch10_U0_ap_continue,
        ap_idle => Mem2Stream_Batch10_U0_ap_idle,
        ap_ready => Mem2Stream_Batch10_U0_ap_ready,
        start_out => Mem2Stream_Batch10_U0_start_out,
        start_write => Mem2Stream_Batch10_U0_start_write,
        m_axi_in_V_AWVALID => Mem2Stream_Batch10_U0_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => ap_const_logic_0,
        m_axi_in_V_AWADDR => Mem2Stream_Batch10_U0_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => Mem2Stream_Batch10_U0_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => Mem2Stream_Batch10_U0_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => Mem2Stream_Batch10_U0_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => Mem2Stream_Batch10_U0_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => Mem2Stream_Batch10_U0_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => Mem2Stream_Batch10_U0_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => Mem2Stream_Batch10_U0_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => Mem2Stream_Batch10_U0_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => Mem2Stream_Batch10_U0_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => Mem2Stream_Batch10_U0_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => Mem2Stream_Batch10_U0_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => ap_const_logic_0,
        m_axi_in_V_WDATA => Mem2Stream_Batch10_U0_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => Mem2Stream_Batch10_U0_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => Mem2Stream_Batch10_U0_m_axi_in_V_WLAST,
        m_axi_in_V_WID => Mem2Stream_Batch10_U0_m_axi_in_V_WID,
        m_axi_in_V_WUSER => Mem2Stream_Batch10_U0_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => Mem2Stream_Batch10_U0_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => m_axi_in_V_ARREADY,
        m_axi_in_V_ARADDR => Mem2Stream_Batch10_U0_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => Mem2Stream_Batch10_U0_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => Mem2Stream_Batch10_U0_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => Mem2Stream_Batch10_U0_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => Mem2Stream_Batch10_U0_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => Mem2Stream_Batch10_U0_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => Mem2Stream_Batch10_U0_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => Mem2Stream_Batch10_U0_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => Mem2Stream_Batch10_U0_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => Mem2Stream_Batch10_U0_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => Mem2Stream_Batch10_U0_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => m_axi_in_V_RVALID,
        m_axi_in_V_RREADY => Mem2Stream_Batch10_U0_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => m_axi_in_V_RDATA,
        m_axi_in_V_RLAST => m_axi_in_V_RLAST,
        m_axi_in_V_RID => m_axi_in_V_RID,
        m_axi_in_V_RUSER => m_axi_in_V_RUSER,
        m_axi_in_V_RRESP => m_axi_in_V_RRESP,
        m_axi_in_V_BVALID => ap_const_logic_0,
        m_axi_in_V_BREADY => Mem2Stream_Batch10_U0_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => ap_const_lv2_0,
        m_axi_in_V_BID => ap_const_lv1_0,
        m_axi_in_V_BUSER => ap_const_lv1_0,
        in_V_offset => in_V_offset,
        inter0_V_V_din => Mem2Stream_Batch10_U0_inter0_V_V_din,
        inter0_V_V_full_n => inter0_V_V_full_n,
        inter0_V_V_write => Mem2Stream_Batch10_U0_inter0_V_V_write,
        out_V_offset => out_V_offset,
        out_V_offset_out_din => Mem2Stream_Batch10_U0_out_V_offset_out_din,
        out_V_offset_out_full_n => out_V_offset_c_full_n,
        out_V_offset_out_write => Mem2Stream_Batch10_U0_out_V_offset_out_write);

    StreamingDataWidthCo_1_U0 : component StreamingDataWidthCo_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_1_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_2_U0_full_n,
        ap_done => StreamingDataWidthCo_1_U0_ap_done,
        ap_continue => StreamingDataWidthCo_1_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_1_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_1_U0_ap_ready,
        start_out => StreamingDataWidthCo_1_U0_start_out,
        start_write => StreamingDataWidthCo_1_U0_start_write,
        in_V_V_dout => inter0_V_V_dout,
        in_V_V_empty_n => inter0_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_1_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        out_V_V_full_n => inter0_1_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_1_U0_out_V_V_write);

    StreamingDataWidthCo_2_U0 : component StreamingDataWidthCo_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_2_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_2_U0_full_n,
        ap_done => StreamingDataWidthCo_2_U0_ap_done,
        ap_continue => StreamingDataWidthCo_2_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_2_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_2_U0_ap_ready,
        start_out => StreamingDataWidthCo_2_U0_start_out,
        start_write => StreamingDataWidthCo_2_U0_start_write,
        in_V_V_dout => inter0_1_V_V_dout,
        in_V_V_empty_n => inter0_1_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_2_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_2_U0_out_V_V_din,
        out_V_V_full_n => inter0_2_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_2_U0_out_V_V_write);

    StreamingConvolution_2_U0 : component StreamingConvolution_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_2_U0_ap_start,
        ap_done => StreamingConvolution_2_U0_ap_done,
        ap_continue => StreamingConvolution_2_U0_ap_continue,
        ap_idle => StreamingConvolution_2_U0_ap_idle,
        ap_ready => StreamingConvolution_2_U0_ap_ready,
        in_V_V_dout => inter0_2_V_V_dout,
        in_V_V_empty_n => inter0_2_V_V_empty_n,
        in_V_V_read => StreamingConvolution_2_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_2_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_6_full_n,
        out_V_V_write => StreamingConvolution_2_U0_out_V_V_write);

    StreamingFxdMatrixVe_U0 : component StreamingFxdMatrixVe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingFxdMatrixVe_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_11_U0_full_n,
        ap_done => StreamingFxdMatrixVe_U0_ap_done,
        ap_continue => StreamingFxdMatrixVe_U0_ap_continue,
        ap_idle => StreamingFxdMatrixVe_U0_ap_idle,
        ap_ready => StreamingFxdMatrixVe_U0_ap_ready,
        start_out => StreamingFxdMatrixVe_U0_start_out,
        start_write => StreamingFxdMatrixVe_U0_start_write,
        in_V_V_dout => convInp_V_V_6_dout,
        in_V_V_empty_n => convInp_V_V_6_empty_n,
        in_V_V_read => StreamingFxdMatrixVe_U0_in_V_V_read,
        out_V_V_din => StreamingFxdMatrixVe_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_full_n,
        out_V_V_write => StreamingFxdMatrixVe_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingFxdMatrixVe_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem0_V_0_q0,
        weightMem_1_V_address0 => StreamingFxdMatrixVe_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem0_V_1_q0,
        weightMem_2_V_address0 => StreamingFxdMatrixVe_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem0_V_2_q0,
        weightMem_3_V_address0 => StreamingFxdMatrixVe_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem0_V_3_q0,
        weightMem_4_V_address0 => StreamingFxdMatrixVe_U0_weightMem_4_V_address0,
        weightMem_4_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_4_V_ce0,
        weightMem_4_V_q0 => weightMem0_V_4_q0,
        weightMem_5_V_address0 => StreamingFxdMatrixVe_U0_weightMem_5_V_address0,
        weightMem_5_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_5_V_ce0,
        weightMem_5_V_q0 => weightMem0_V_5_q0,
        weightMem_6_V_address0 => StreamingFxdMatrixVe_U0_weightMem_6_V_address0,
        weightMem_6_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_6_V_ce0,
        weightMem_6_V_q0 => weightMem0_V_6_q0,
        weightMem_7_V_address0 => StreamingFxdMatrixVe_U0_weightMem_7_V_address0,
        weightMem_7_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_7_V_ce0,
        weightMem_7_V_q0 => weightMem0_V_7_q0,
        weightMem_8_V_address0 => StreamingFxdMatrixVe_U0_weightMem_8_V_address0,
        weightMem_8_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_8_V_ce0,
        weightMem_8_V_q0 => weightMem0_V_8_q0,
        weightMem_9_V_address0 => StreamingFxdMatrixVe_U0_weightMem_9_V_address0,
        weightMem_9_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_9_V_ce0,
        weightMem_9_V_q0 => weightMem0_V_9_q0,
        weightMem_10_V_address0 => StreamingFxdMatrixVe_U0_weightMem_10_V_address0,
        weightMem_10_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_10_V_ce0,
        weightMem_10_V_q0 => weightMem0_V_10_q0,
        weightMem_11_V_address0 => StreamingFxdMatrixVe_U0_weightMem_11_V_address0,
        weightMem_11_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_11_V_ce0,
        weightMem_11_V_q0 => weightMem0_V_11_q0,
        weightMem_12_V_address0 => StreamingFxdMatrixVe_U0_weightMem_12_V_address0,
        weightMem_12_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_12_V_ce0,
        weightMem_12_V_q0 => weightMem0_V_12_q0,
        weightMem_13_V_address0 => StreamingFxdMatrixVe_U0_weightMem_13_V_address0,
        weightMem_13_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_13_V_ce0,
        weightMem_13_V_q0 => weightMem0_V_13_q0,
        weightMem_14_V_address0 => StreamingFxdMatrixVe_U0_weightMem_14_V_address0,
        weightMem_14_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_14_V_ce0,
        weightMem_14_V_q0 => weightMem0_V_14_q0,
        weightMem_15_V_address0 => StreamingFxdMatrixVe_U0_weightMem_15_V_address0,
        weightMem_15_V_ce0 => StreamingFxdMatrixVe_U0_weightMem_15_V_ce0,
        weightMem_15_V_q0 => weightMem0_V_15_q0,
        thresMem_0_V_address0 => StreamingFxdMatrixVe_U0_thresMem_0_V_address0,
        thresMem_0_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_0_V_ce0,
        thresMem_0_V_q0 => thresMem0_V_0_q0,
        thresMem_1_V_address0 => StreamingFxdMatrixVe_U0_thresMem_1_V_address0,
        thresMem_1_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_1_V_ce0,
        thresMem_1_V_q0 => thresMem0_V_1_q0,
        thresMem_2_V_address0 => StreamingFxdMatrixVe_U0_thresMem_2_V_address0,
        thresMem_2_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_2_V_ce0,
        thresMem_2_V_q0 => thresMem0_V_2_q0,
        thresMem_3_V_address0 => StreamingFxdMatrixVe_U0_thresMem_3_V_address0,
        thresMem_3_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_3_V_ce0,
        thresMem_3_V_q0 => thresMem0_V_3_q0,
        thresMem_4_V_address0 => StreamingFxdMatrixVe_U0_thresMem_4_V_address0,
        thresMem_4_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_4_V_ce0,
        thresMem_4_V_q0 => thresMem0_V_4_q0,
        thresMem_5_V_address0 => StreamingFxdMatrixVe_U0_thresMem_5_V_address0,
        thresMem_5_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_5_V_ce0,
        thresMem_5_V_q0 => thresMem0_V_5_q0,
        thresMem_6_V_address0 => StreamingFxdMatrixVe_U0_thresMem_6_V_address0,
        thresMem_6_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_6_V_ce0,
        thresMem_6_V_q0 => thresMem0_V_6_q0,
        thresMem_7_V_address0 => StreamingFxdMatrixVe_U0_thresMem_7_V_address0,
        thresMem_7_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_7_V_ce0,
        thresMem_7_V_q0 => thresMem0_V_7_q0,
        thresMem_8_V_address0 => StreamingFxdMatrixVe_U0_thresMem_8_V_address0,
        thresMem_8_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_8_V_ce0,
        thresMem_8_V_q0 => thresMem0_V_8_q0,
        thresMem_9_V_address0 => StreamingFxdMatrixVe_U0_thresMem_9_V_address0,
        thresMem_9_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_9_V_ce0,
        thresMem_9_V_q0 => thresMem0_V_9_q0,
        thresMem_10_V_address0 => StreamingFxdMatrixVe_U0_thresMem_10_V_address0,
        thresMem_10_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_10_V_ce0,
        thresMem_10_V_q0 => thresMem0_V_10_q0,
        thresMem_11_V_address0 => StreamingFxdMatrixVe_U0_thresMem_11_V_address0,
        thresMem_11_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_11_V_ce0,
        thresMem_11_V_q0 => thresMem0_V_11_q0,
        thresMem_12_V_address0 => StreamingFxdMatrixVe_U0_thresMem_12_V_address0,
        thresMem_12_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_12_V_ce0,
        thresMem_12_V_q0 => thresMem0_V_12_q0,
        thresMem_13_V_address0 => StreamingFxdMatrixVe_U0_thresMem_13_V_address0,
        thresMem_13_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_13_V_ce0,
        thresMem_13_V_q0 => thresMem0_V_13_q0,
        thresMem_14_V_address0 => StreamingFxdMatrixVe_U0_thresMem_14_V_address0,
        thresMem_14_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_14_V_ce0,
        thresMem_14_V_q0 => thresMem0_V_14_q0,
        thresMem_15_V_address0 => StreamingFxdMatrixVe_U0_thresMem_15_V_address0,
        thresMem_15_V_ce0 => StreamingFxdMatrixVe_U0_thresMem_15_V_ce0,
        thresMem_15_V_q0 => thresMem0_V_15_q0,
        alphaMem_0_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_0_V_address0,
        alphaMem_0_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_0_V_ce0,
        alphaMem_0_V_q0 => alphaMem0_V_0_q0,
        alphaMem_1_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_1_V_address0,
        alphaMem_1_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_1_V_ce0,
        alphaMem_1_V_q0 => alphaMem0_V_1_q0,
        alphaMem_2_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_2_V_address0,
        alphaMem_2_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_2_V_ce0,
        alphaMem_2_V_q0 => alphaMem0_V_2_q0,
        alphaMem_3_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_3_V_address0,
        alphaMem_3_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_3_V_ce0,
        alphaMem_3_V_q0 => alphaMem0_V_3_q0,
        alphaMem_4_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_4_V_address0,
        alphaMem_4_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_4_V_ce0,
        alphaMem_4_V_q0 => alphaMem0_V_4_q0,
        alphaMem_5_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_5_V_address0,
        alphaMem_5_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_5_V_ce0,
        alphaMem_5_V_q0 => alphaMem0_V_5_q0,
        alphaMem_6_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_6_V_address0,
        alphaMem_6_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_6_V_ce0,
        alphaMem_6_V_q0 => alphaMem0_V_6_q0,
        alphaMem_7_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_7_V_address0,
        alphaMem_7_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_7_V_ce0,
        alphaMem_7_V_q0 => alphaMem0_V_7_q0,
        alphaMem_8_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_8_V_address0,
        alphaMem_8_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_8_V_ce0,
        alphaMem_8_V_q0 => alphaMem0_V_8_q0,
        alphaMem_9_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_9_V_address0,
        alphaMem_9_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_9_V_ce0,
        alphaMem_9_V_q0 => alphaMem0_V_9_q0,
        alphaMem_10_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_10_V_address0,
        alphaMem_10_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_10_V_ce0,
        alphaMem_10_V_q0 => alphaMem0_V_10_q0,
        alphaMem_11_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_11_V_address0,
        alphaMem_11_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_11_V_ce0,
        alphaMem_11_V_q0 => alphaMem0_V_11_q0,
        alphaMem_12_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_12_V_address0,
        alphaMem_12_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_12_V_ce0,
        alphaMem_12_V_q0 => alphaMem0_V_12_q0,
        alphaMem_13_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_13_V_address0,
        alphaMem_13_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_13_V_ce0,
        alphaMem_13_V_q0 => alphaMem0_V_13_q0,
        alphaMem_14_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_14_V_address0,
        alphaMem_14_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_14_V_ce0,
        alphaMem_14_V_q0 => alphaMem0_V_14_q0,
        alphaMem_15_V_address0 => StreamingFxdMatrixVe_U0_alphaMem_15_V_address0,
        alphaMem_15_V_ce0 => StreamingFxdMatrixVe_U0_alphaMem_15_V_ce0,
        alphaMem_15_V_q0 => alphaMem0_V_15_q0);

    Resid_StreamingDataW_11_U0 : component Resid_StreamingDataW_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_11_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_U0_full_n,
        ap_done => Resid_StreamingDataW_11_U0_ap_done,
        ap_continue => Resid_StreamingDataW_11_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_11_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_11_U0_ap_ready,
        start_out => Resid_StreamingDataW_11_U0_start_out,
        start_write => Resid_StreamingDataW_11_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_11_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_11_U0_out_V_V_din,
        out_V_V_full_n => inter1_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_11_U0_out_V_V_write);

    StreamingConvolution_U0 : component StreamingConvolution
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_1_U0_full_n,
        ap_done => StreamingConvolution_U0_ap_done,
        ap_continue => StreamingConvolution_U0_ap_continue,
        ap_idle => StreamingConvolution_U0_ap_idle,
        ap_ready => StreamingConvolution_U0_ap_ready,
        start_out => StreamingConvolution_U0_start_out,
        start_write => StreamingConvolution_U0_start_write,
        in_V_V_dout => inter1_V_V_dout,
        in_V_V_empty_n => inter1_V_V_empty_n,
        in_V_V_read => StreamingConvolution_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_full_n,
        out_V_V_write => StreamingConvolution_U0_out_V_V_write);

    Resid_StreamingDataW_1_U0 : component Resid_StreamingDataW_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_1_U0_ap_start,
        ap_done => Resid_StreamingDataW_1_U0_ap_done,
        ap_continue => Resid_StreamingDataW_1_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_1_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_1_U0_ap_ready,
        in_V_V_dout => convInp_V_V_dout,
        in_V_V_empty_n => convInp_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_1_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_1_U0_out_V_V_din,
        out_V_V_full_n => mvIn_m_target_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_1_U0_out_V_V_write);

    StreamingMatrixVecto_4_U0 : component StreamingMatrixVecto_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_4_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_5_U0_full_n,
        ap_done => StreamingMatrixVecto_4_U0_ap_done,
        ap_continue => StreamingMatrixVecto_4_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_4_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_4_U0_ap_ready,
        start_out => StreamingMatrixVecto_4_U0_start_out,
        start_write => StreamingMatrixVecto_4_U0_start_write,
        in_V_V_dout => mvIn_m_target_V_V_dout,
        in_V_V_empty_n => mvIn_m_target_V_V_empty_n,
        in_V_V_read => StreamingMatrixVecto_4_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_4_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_1_full_n,
        out_V_V_write => StreamingMatrixVecto_4_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingMatrixVecto_4_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem1_V_0_q0,
        weightMem_1_V_address0 => StreamingMatrixVecto_4_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem1_V_1_q0,
        weightMem_2_V_address0 => StreamingMatrixVecto_4_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem1_V_2_q0,
        weightMem_3_V_address0 => StreamingMatrixVecto_4_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem1_V_3_q0,
        weightMem_4_V_address0 => StreamingMatrixVecto_4_U0_weightMem_4_V_address0,
        weightMem_4_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_4_V_ce0,
        weightMem_4_V_q0 => weightMem1_V_4_q0,
        weightMem_5_V_address0 => StreamingMatrixVecto_4_U0_weightMem_5_V_address0,
        weightMem_5_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_5_V_ce0,
        weightMem_5_V_q0 => weightMem1_V_5_q0,
        weightMem_6_V_address0 => StreamingMatrixVecto_4_U0_weightMem_6_V_address0,
        weightMem_6_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_6_V_ce0,
        weightMem_6_V_q0 => weightMem1_V_6_q0,
        weightMem_7_V_address0 => StreamingMatrixVecto_4_U0_weightMem_7_V_address0,
        weightMem_7_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_7_V_ce0,
        weightMem_7_V_q0 => weightMem1_V_7_q0,
        weightMem_8_V_address0 => StreamingMatrixVecto_4_U0_weightMem_8_V_address0,
        weightMem_8_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_8_V_ce0,
        weightMem_8_V_q0 => weightMem1_V_8_q0,
        weightMem_9_V_address0 => StreamingMatrixVecto_4_U0_weightMem_9_V_address0,
        weightMem_9_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_9_V_ce0,
        weightMem_9_V_q0 => weightMem1_V_9_q0,
        weightMem_10_V_address0 => StreamingMatrixVecto_4_U0_weightMem_10_V_address0,
        weightMem_10_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_10_V_ce0,
        weightMem_10_V_q0 => weightMem1_V_10_q0,
        weightMem_11_V_address0 => StreamingMatrixVecto_4_U0_weightMem_11_V_address0,
        weightMem_11_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_11_V_ce0,
        weightMem_11_V_q0 => weightMem1_V_11_q0,
        weightMem_12_V_address0 => StreamingMatrixVecto_4_U0_weightMem_12_V_address0,
        weightMem_12_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_12_V_ce0,
        weightMem_12_V_q0 => weightMem1_V_12_q0,
        weightMem_13_V_address0 => StreamingMatrixVecto_4_U0_weightMem_13_V_address0,
        weightMem_13_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_13_V_ce0,
        weightMem_13_V_q0 => weightMem1_V_13_q0,
        weightMem_14_V_address0 => StreamingMatrixVecto_4_U0_weightMem_14_V_address0,
        weightMem_14_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_14_V_ce0,
        weightMem_14_V_q0 => weightMem1_V_14_q0,
        weightMem_15_V_address0 => StreamingMatrixVecto_4_U0_weightMem_15_V_address0,
        weightMem_15_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_15_V_ce0,
        weightMem_15_V_q0 => weightMem1_V_15_q0,
        weightMem_16_V_address0 => StreamingMatrixVecto_4_U0_weightMem_16_V_address0,
        weightMem_16_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_16_V_ce0,
        weightMem_16_V_q0 => weightMem1_V_16_q0,
        weightMem_17_V_address0 => StreamingMatrixVecto_4_U0_weightMem_17_V_address0,
        weightMem_17_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_17_V_ce0,
        weightMem_17_V_q0 => weightMem1_V_17_q0,
        weightMem_18_V_address0 => StreamingMatrixVecto_4_U0_weightMem_18_V_address0,
        weightMem_18_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_18_V_ce0,
        weightMem_18_V_q0 => weightMem1_V_18_q0,
        weightMem_19_V_address0 => StreamingMatrixVecto_4_U0_weightMem_19_V_address0,
        weightMem_19_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_19_V_ce0,
        weightMem_19_V_q0 => weightMem1_V_19_q0,
        weightMem_20_V_address0 => StreamingMatrixVecto_4_U0_weightMem_20_V_address0,
        weightMem_20_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_20_V_ce0,
        weightMem_20_V_q0 => weightMem1_V_20_q0,
        weightMem_21_V_address0 => StreamingMatrixVecto_4_U0_weightMem_21_V_address0,
        weightMem_21_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_21_V_ce0,
        weightMem_21_V_q0 => weightMem1_V_21_q0,
        weightMem_22_V_address0 => StreamingMatrixVecto_4_U0_weightMem_22_V_address0,
        weightMem_22_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_22_V_ce0,
        weightMem_22_V_q0 => weightMem1_V_22_q0,
        weightMem_23_V_address0 => StreamingMatrixVecto_4_U0_weightMem_23_V_address0,
        weightMem_23_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_23_V_ce0,
        weightMem_23_V_q0 => weightMem1_V_23_q0,
        weightMem_24_V_address0 => StreamingMatrixVecto_4_U0_weightMem_24_V_address0,
        weightMem_24_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_24_V_ce0,
        weightMem_24_V_q0 => weightMem1_V_24_q0,
        weightMem_25_V_address0 => StreamingMatrixVecto_4_U0_weightMem_25_V_address0,
        weightMem_25_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_25_V_ce0,
        weightMem_25_V_q0 => weightMem1_V_25_q0,
        weightMem_26_V_address0 => StreamingMatrixVecto_4_U0_weightMem_26_V_address0,
        weightMem_26_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_26_V_ce0,
        weightMem_26_V_q0 => weightMem1_V_26_q0,
        weightMem_27_V_address0 => StreamingMatrixVecto_4_U0_weightMem_27_V_address0,
        weightMem_27_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_27_V_ce0,
        weightMem_27_V_q0 => weightMem1_V_27_q0,
        weightMem_28_V_address0 => StreamingMatrixVecto_4_U0_weightMem_28_V_address0,
        weightMem_28_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_28_V_ce0,
        weightMem_28_V_q0 => weightMem1_V_28_q0,
        weightMem_29_V_address0 => StreamingMatrixVecto_4_U0_weightMem_29_V_address0,
        weightMem_29_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_29_V_ce0,
        weightMem_29_V_q0 => weightMem1_V_29_q0,
        weightMem_30_V_address0 => StreamingMatrixVecto_4_U0_weightMem_30_V_address0,
        weightMem_30_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_30_V_ce0,
        weightMem_30_V_q0 => weightMem1_V_30_q0,
        weightMem_31_V_address0 => StreamingMatrixVecto_4_U0_weightMem_31_V_address0,
        weightMem_31_V_ce0 => StreamingMatrixVecto_4_U0_weightMem_31_V_ce0,
        weightMem_31_V_q0 => weightMem1_V_31_q0,
        thresMem_0_V_address0 => StreamingMatrixVecto_4_U0_thresMem_0_V_address0,
        thresMem_0_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_0_V_ce0,
        thresMem_0_V_q0 => thresMem1_V_0_q0,
        thresMem_1_V_address0 => StreamingMatrixVecto_4_U0_thresMem_1_V_address0,
        thresMem_1_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_1_V_ce0,
        thresMem_1_V_q0 => thresMem1_V_1_q0,
        thresMem_2_V_address0 => StreamingMatrixVecto_4_U0_thresMem_2_V_address0,
        thresMem_2_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_2_V_ce0,
        thresMem_2_V_q0 => thresMem1_V_2_q0,
        thresMem_3_V_address0 => StreamingMatrixVecto_4_U0_thresMem_3_V_address0,
        thresMem_3_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_3_V_ce0,
        thresMem_3_V_q0 => thresMem1_V_3_q0,
        thresMem_4_V_address0 => StreamingMatrixVecto_4_U0_thresMem_4_V_address0,
        thresMem_4_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_4_V_ce0,
        thresMem_4_V_q0 => thresMem1_V_4_q0,
        thresMem_5_V_address0 => StreamingMatrixVecto_4_U0_thresMem_5_V_address0,
        thresMem_5_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_5_V_ce0,
        thresMem_5_V_q0 => thresMem1_V_5_q0,
        thresMem_6_V_address0 => StreamingMatrixVecto_4_U0_thresMem_6_V_address0,
        thresMem_6_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_6_V_ce0,
        thresMem_6_V_q0 => thresMem1_V_6_q0,
        thresMem_7_V_address0 => StreamingMatrixVecto_4_U0_thresMem_7_V_address0,
        thresMem_7_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_7_V_ce0,
        thresMem_7_V_q0 => thresMem1_V_7_q0,
        thresMem_8_V_address0 => StreamingMatrixVecto_4_U0_thresMem_8_V_address0,
        thresMem_8_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_8_V_ce0,
        thresMem_8_V_q0 => thresMem1_V_8_q0,
        thresMem_9_V_address0 => StreamingMatrixVecto_4_U0_thresMem_9_V_address0,
        thresMem_9_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_9_V_ce0,
        thresMem_9_V_q0 => thresMem1_V_9_q0,
        thresMem_10_V_address0 => StreamingMatrixVecto_4_U0_thresMem_10_V_address0,
        thresMem_10_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_10_V_ce0,
        thresMem_10_V_q0 => thresMem1_V_10_q0,
        thresMem_11_V_address0 => StreamingMatrixVecto_4_U0_thresMem_11_V_address0,
        thresMem_11_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_11_V_ce0,
        thresMem_11_V_q0 => thresMem1_V_11_q0,
        thresMem_12_V_address0 => StreamingMatrixVecto_4_U0_thresMem_12_V_address0,
        thresMem_12_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_12_V_ce0,
        thresMem_12_V_q0 => thresMem1_V_12_q0,
        thresMem_13_V_address0 => StreamingMatrixVecto_4_U0_thresMem_13_V_address0,
        thresMem_13_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_13_V_ce0,
        thresMem_13_V_q0 => thresMem1_V_13_q0,
        thresMem_14_V_address0 => StreamingMatrixVecto_4_U0_thresMem_14_V_address0,
        thresMem_14_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_14_V_ce0,
        thresMem_14_V_q0 => thresMem1_V_14_q0,
        thresMem_15_V_address0 => StreamingMatrixVecto_4_U0_thresMem_15_V_address0,
        thresMem_15_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_15_V_ce0,
        thresMem_15_V_q0 => thresMem1_V_15_q0,
        thresMem_16_V_address0 => StreamingMatrixVecto_4_U0_thresMem_16_V_address0,
        thresMem_16_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_16_V_ce0,
        thresMem_16_V_q0 => thresMem1_V_16_q0,
        thresMem_17_V_address0 => StreamingMatrixVecto_4_U0_thresMem_17_V_address0,
        thresMem_17_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_17_V_ce0,
        thresMem_17_V_q0 => thresMem1_V_17_q0,
        thresMem_18_V_address0 => StreamingMatrixVecto_4_U0_thresMem_18_V_address0,
        thresMem_18_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_18_V_ce0,
        thresMem_18_V_q0 => thresMem1_V_18_q0,
        thresMem_19_V_address0 => StreamingMatrixVecto_4_U0_thresMem_19_V_address0,
        thresMem_19_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_19_V_ce0,
        thresMem_19_V_q0 => thresMem1_V_19_q0,
        thresMem_20_V_address0 => StreamingMatrixVecto_4_U0_thresMem_20_V_address0,
        thresMem_20_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_20_V_ce0,
        thresMem_20_V_q0 => thresMem1_V_20_q0,
        thresMem_21_V_address0 => StreamingMatrixVecto_4_U0_thresMem_21_V_address0,
        thresMem_21_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_21_V_ce0,
        thresMem_21_V_q0 => thresMem1_V_21_q0,
        thresMem_22_V_address0 => StreamingMatrixVecto_4_U0_thresMem_22_V_address0,
        thresMem_22_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_22_V_ce0,
        thresMem_22_V_q0 => thresMem1_V_22_q0,
        thresMem_23_V_address0 => StreamingMatrixVecto_4_U0_thresMem_23_V_address0,
        thresMem_23_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_23_V_ce0,
        thresMem_23_V_q0 => thresMem1_V_23_q0,
        thresMem_24_V_address0 => StreamingMatrixVecto_4_U0_thresMem_24_V_address0,
        thresMem_24_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_24_V_ce0,
        thresMem_24_V_q0 => thresMem1_V_24_q0,
        thresMem_25_V_address0 => StreamingMatrixVecto_4_U0_thresMem_25_V_address0,
        thresMem_25_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_25_V_ce0,
        thresMem_25_V_q0 => thresMem1_V_25_q0,
        thresMem_26_V_address0 => StreamingMatrixVecto_4_U0_thresMem_26_V_address0,
        thresMem_26_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_26_V_ce0,
        thresMem_26_V_q0 => thresMem1_V_26_q0,
        thresMem_27_V_address0 => StreamingMatrixVecto_4_U0_thresMem_27_V_address0,
        thresMem_27_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_27_V_ce0,
        thresMem_27_V_q0 => thresMem1_V_27_q0,
        thresMem_28_V_address0 => StreamingMatrixVecto_4_U0_thresMem_28_V_address0,
        thresMem_28_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_28_V_ce0,
        thresMem_28_V_q0 => thresMem1_V_28_q0,
        thresMem_29_V_address0 => StreamingMatrixVecto_4_U0_thresMem_29_V_address0,
        thresMem_29_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_29_V_ce0,
        thresMem_29_V_q0 => thresMem1_V_29_q0,
        thresMem_30_V_address0 => StreamingMatrixVecto_4_U0_thresMem_30_V_address0,
        thresMem_30_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_30_V_ce0,
        thresMem_30_V_q0 => thresMem1_V_30_q0,
        thresMem_31_V_address0 => StreamingMatrixVecto_4_U0_thresMem_31_V_address0,
        thresMem_31_V_ce0 => StreamingMatrixVecto_4_U0_thresMem_31_V_ce0,
        thresMem_31_V_q0 => thresMem1_V_31_q0,
        alphaMem_0_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_0_V_address0,
        alphaMem_0_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_0_V_ce0,
        alphaMem_0_V_q0 => alphaMem1_V_0_q0,
        alphaMem_1_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_1_V_address0,
        alphaMem_1_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_1_V_ce0,
        alphaMem_1_V_q0 => alphaMem1_V_1_q0,
        alphaMem_2_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_2_V_address0,
        alphaMem_2_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_2_V_ce0,
        alphaMem_2_V_q0 => alphaMem1_V_2_q0,
        alphaMem_3_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_3_V_address0,
        alphaMem_3_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_3_V_ce0,
        alphaMem_3_V_q0 => alphaMem1_V_3_q0,
        alphaMem_4_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_4_V_address0,
        alphaMem_4_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_4_V_ce0,
        alphaMem_4_V_q0 => alphaMem1_V_4_q0,
        alphaMem_5_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_5_V_address0,
        alphaMem_5_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_5_V_ce0,
        alphaMem_5_V_q0 => alphaMem1_V_5_q0,
        alphaMem_6_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_6_V_address0,
        alphaMem_6_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_6_V_ce0,
        alphaMem_6_V_q0 => alphaMem1_V_6_q0,
        alphaMem_7_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_7_V_address0,
        alphaMem_7_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_7_V_ce0,
        alphaMem_7_V_q0 => alphaMem1_V_7_q0,
        alphaMem_8_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_8_V_address0,
        alphaMem_8_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_8_V_ce0,
        alphaMem_8_V_q0 => alphaMem1_V_8_q0,
        alphaMem_9_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_9_V_address0,
        alphaMem_9_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_9_V_ce0,
        alphaMem_9_V_q0 => alphaMem1_V_9_q0,
        alphaMem_10_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_10_V_address0,
        alphaMem_10_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_10_V_ce0,
        alphaMem_10_V_q0 => alphaMem1_V_10_q0,
        alphaMem_11_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_11_V_address0,
        alphaMem_11_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_11_V_ce0,
        alphaMem_11_V_q0 => alphaMem1_V_11_q0,
        alphaMem_12_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_12_V_address0,
        alphaMem_12_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_12_V_ce0,
        alphaMem_12_V_q0 => alphaMem1_V_12_q0,
        alphaMem_13_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_13_V_address0,
        alphaMem_13_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_13_V_ce0,
        alphaMem_13_V_q0 => alphaMem1_V_13_q0,
        alphaMem_14_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_14_V_address0,
        alphaMem_14_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_14_V_ce0,
        alphaMem_14_V_q0 => alphaMem1_V_14_q0,
        alphaMem_15_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_15_V_address0,
        alphaMem_15_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_15_V_ce0,
        alphaMem_15_V_q0 => alphaMem1_V_15_q0,
        alphaMem_16_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_16_V_address0,
        alphaMem_16_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_16_V_ce0,
        alphaMem_16_V_q0 => alphaMem1_V_16_q0,
        alphaMem_17_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_17_V_address0,
        alphaMem_17_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_17_V_ce0,
        alphaMem_17_V_q0 => alphaMem1_V_17_q0,
        alphaMem_18_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_18_V_address0,
        alphaMem_18_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_18_V_ce0,
        alphaMem_18_V_q0 => alphaMem1_V_18_q0,
        alphaMem_19_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_19_V_address0,
        alphaMem_19_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_19_V_ce0,
        alphaMem_19_V_q0 => alphaMem1_V_19_q0,
        alphaMem_20_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_20_V_address0,
        alphaMem_20_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_20_V_ce0,
        alphaMem_20_V_q0 => alphaMem1_V_20_q0,
        alphaMem_21_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_21_V_address0,
        alphaMem_21_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_21_V_ce0,
        alphaMem_21_V_q0 => alphaMem1_V_21_q0,
        alphaMem_22_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_22_V_address0,
        alphaMem_22_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_22_V_ce0,
        alphaMem_22_V_q0 => alphaMem1_V_22_q0,
        alphaMem_23_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_23_V_address0,
        alphaMem_23_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_23_V_ce0,
        alphaMem_23_V_q0 => alphaMem1_V_23_q0,
        alphaMem_24_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_24_V_address0,
        alphaMem_24_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_24_V_ce0,
        alphaMem_24_V_q0 => alphaMem1_V_24_q0,
        alphaMem_25_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_25_V_address0,
        alphaMem_25_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_25_V_ce0,
        alphaMem_25_V_q0 => alphaMem1_V_25_q0,
        alphaMem_26_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_26_V_address0,
        alphaMem_26_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_26_V_ce0,
        alphaMem_26_V_q0 => alphaMem1_V_26_q0,
        alphaMem_27_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_27_V_address0,
        alphaMem_27_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_27_V_ce0,
        alphaMem_27_V_q0 => alphaMem1_V_27_q0,
        alphaMem_28_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_28_V_address0,
        alphaMem_28_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_28_V_ce0,
        alphaMem_28_V_q0 => alphaMem1_V_28_q0,
        alphaMem_29_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_29_V_address0,
        alphaMem_29_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_29_V_ce0,
        alphaMem_29_V_q0 => alphaMem1_V_29_q0,
        alphaMem_30_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_30_V_address0,
        alphaMem_30_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_30_V_ce0,
        alphaMem_30_V_q0 => alphaMem1_V_30_q0,
        alphaMem_31_V_address0 => StreamingMatrixVecto_4_U0_alphaMem_31_V_address0,
        alphaMem_31_V_ce0 => StreamingMatrixVecto_4_U0_alphaMem_31_V_ce0,
        alphaMem_31_V_q0 => alphaMem1_V_31_q0,
        means_in1_V_0 => means_in1_V_0,
        means_in1_V_1 => means_in1_V_1,
        means_out1_V_0 => means_out1_V_0);

    Resid_StreamingDataW_5_U0 : component Resid_StreamingDataW_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_5_U0_ap_start,
        start_full_n => start_for_StreamingMaxPool_Bat_U0_full_n,
        ap_done => Resid_StreamingDataW_5_U0_ap_done,
        ap_continue => Resid_StreamingDataW_5_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_5_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_5_U0_ap_ready,
        start_out => Resid_StreamingDataW_5_U0_start_out,
        start_write => Resid_StreamingDataW_5_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_1_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_1_empty_n,
        in_V_V_read => Resid_StreamingDataW_5_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_5_U0_out_V_V_din,
        out_V_V_full_n => inter2_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_5_U0_out_V_V_write);

    StreamingMaxPool_Bat_U0 : component StreamingMaxPool_Bat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMaxPool_Bat_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_1_U0_full_n,
        ap_done => StreamingMaxPool_Bat_U0_ap_done,
        ap_continue => StreamingMaxPool_Bat_U0_ap_continue,
        ap_idle => StreamingMaxPool_Bat_U0_ap_idle,
        ap_ready => StreamingMaxPool_Bat_U0_ap_ready,
        start_out => StreamingMaxPool_Bat_U0_start_out,
        start_write => StreamingMaxPool_Bat_U0_start_write,
        in_V_V_dout => inter2_V_V_dout,
        in_V_V_empty_n => inter2_V_V_empty_n,
        in_V_V_read => StreamingMaxPool_Bat_U0_in_V_V_read,
        out_V_V_din => StreamingMaxPool_Bat_U0_out_V_V_din,
        out_V_V_full_n => inter3_V_V_full_n,
        out_V_V_write => StreamingMaxPool_Bat_U0_out_V_V_write);

    StreamingConvolution_1_U0 : component StreamingConvolution_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_1_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_2_U0_full_n,
        ap_done => StreamingConvolution_1_U0_ap_done,
        ap_continue => StreamingConvolution_1_U0_ap_continue,
        ap_idle => StreamingConvolution_1_U0_ap_idle,
        ap_ready => StreamingConvolution_1_U0_ap_ready,
        start_out => StreamingConvolution_1_U0_start_out,
        start_write => StreamingConvolution_1_U0_start_write,
        in_V_V_dout => inter3_V_V_dout,
        in_V_V_empty_n => inter3_V_V_empty_n,
        in_V_V_read => StreamingConvolution_1_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_1_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_1_full_n,
        out_V_V_write => StreamingConvolution_1_U0_out_V_V_write);

    Resid_StreamingDataW_2_U0 : component Resid_StreamingDataW_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_2_U0_ap_start,
        ap_done => Resid_StreamingDataW_2_U0_ap_done,
        ap_continue => Resid_StreamingDataW_2_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_2_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_2_U0_ap_ready,
        in_V_V_dout => convInp_V_V_1_dout,
        in_V_V_empty_n => convInp_V_V_1_empty_n,
        in_V_V_read => Resid_StreamingDataW_2_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_2_U0_out_V_V_din,
        out_V_V_full_n => mvIn_m_target_V_V_1_full_n,
        out_V_V_write => Resid_StreamingDataW_2_U0_out_V_V_write);

    StreamingMatrixVecto_6_U0 : component StreamingMatrixVecto_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_6_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_13_U0_full_n,
        ap_done => StreamingMatrixVecto_6_U0_ap_done,
        ap_continue => StreamingMatrixVecto_6_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_6_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_6_U0_ap_ready,
        start_out => StreamingMatrixVecto_6_U0_start_out,
        start_write => StreamingMatrixVecto_6_U0_start_write,
        in_V_V_dout => mvIn_m_target_V_V_1_dout,
        in_V_V_empty_n => mvIn_m_target_V_V_1_empty_n,
        in_V_V_read => StreamingMatrixVecto_6_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_6_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_2_full_n,
        out_V_V_write => StreamingMatrixVecto_6_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingMatrixVecto_6_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem2_V_0_q0,
        weightMem_1_V_address0 => StreamingMatrixVecto_6_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem2_V_1_q0,
        weightMem_2_V_address0 => StreamingMatrixVecto_6_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem2_V_2_q0,
        weightMem_3_V_address0 => StreamingMatrixVecto_6_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem2_V_3_q0,
        weightMem_4_V_address0 => StreamingMatrixVecto_6_U0_weightMem_4_V_address0,
        weightMem_4_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_4_V_ce0,
        weightMem_4_V_q0 => weightMem2_V_4_q0,
        weightMem_5_V_address0 => StreamingMatrixVecto_6_U0_weightMem_5_V_address0,
        weightMem_5_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_5_V_ce0,
        weightMem_5_V_q0 => weightMem2_V_5_q0,
        weightMem_6_V_address0 => StreamingMatrixVecto_6_U0_weightMem_6_V_address0,
        weightMem_6_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_6_V_ce0,
        weightMem_6_V_q0 => weightMem2_V_6_q0,
        weightMem_7_V_address0 => StreamingMatrixVecto_6_U0_weightMem_7_V_address0,
        weightMem_7_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_7_V_ce0,
        weightMem_7_V_q0 => weightMem2_V_7_q0,
        weightMem_8_V_address0 => StreamingMatrixVecto_6_U0_weightMem_8_V_address0,
        weightMem_8_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_8_V_ce0,
        weightMem_8_V_q0 => weightMem2_V_8_q0,
        weightMem_9_V_address0 => StreamingMatrixVecto_6_U0_weightMem_9_V_address0,
        weightMem_9_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_9_V_ce0,
        weightMem_9_V_q0 => weightMem2_V_9_q0,
        weightMem_10_V_address0 => StreamingMatrixVecto_6_U0_weightMem_10_V_address0,
        weightMem_10_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_10_V_ce0,
        weightMem_10_V_q0 => weightMem2_V_10_q0,
        weightMem_11_V_address0 => StreamingMatrixVecto_6_U0_weightMem_11_V_address0,
        weightMem_11_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_11_V_ce0,
        weightMem_11_V_q0 => weightMem2_V_11_q0,
        weightMem_12_V_address0 => StreamingMatrixVecto_6_U0_weightMem_12_V_address0,
        weightMem_12_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_12_V_ce0,
        weightMem_12_V_q0 => weightMem2_V_12_q0,
        weightMem_13_V_address0 => StreamingMatrixVecto_6_U0_weightMem_13_V_address0,
        weightMem_13_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_13_V_ce0,
        weightMem_13_V_q0 => weightMem2_V_13_q0,
        weightMem_14_V_address0 => StreamingMatrixVecto_6_U0_weightMem_14_V_address0,
        weightMem_14_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_14_V_ce0,
        weightMem_14_V_q0 => weightMem2_V_14_q0,
        weightMem_15_V_address0 => StreamingMatrixVecto_6_U0_weightMem_15_V_address0,
        weightMem_15_V_ce0 => StreamingMatrixVecto_6_U0_weightMem_15_V_ce0,
        weightMem_15_V_q0 => weightMem2_V_15_q0,
        thresMem_0_V_address0 => StreamingMatrixVecto_6_U0_thresMem_0_V_address0,
        thresMem_0_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_0_V_ce0,
        thresMem_0_V_q0 => thresMem2_V_0_q0,
        thresMem_1_V_address0 => StreamingMatrixVecto_6_U0_thresMem_1_V_address0,
        thresMem_1_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_1_V_ce0,
        thresMem_1_V_q0 => thresMem2_V_1_q0,
        thresMem_2_V_address0 => StreamingMatrixVecto_6_U0_thresMem_2_V_address0,
        thresMem_2_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_2_V_ce0,
        thresMem_2_V_q0 => thresMem2_V_2_q0,
        thresMem_3_V_address0 => StreamingMatrixVecto_6_U0_thresMem_3_V_address0,
        thresMem_3_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_3_V_ce0,
        thresMem_3_V_q0 => thresMem2_V_3_q0,
        thresMem_4_V_address0 => StreamingMatrixVecto_6_U0_thresMem_4_V_address0,
        thresMem_4_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_4_V_ce0,
        thresMem_4_V_q0 => thresMem2_V_4_q0,
        thresMem_5_V_address0 => StreamingMatrixVecto_6_U0_thresMem_5_V_address0,
        thresMem_5_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_5_V_ce0,
        thresMem_5_V_q0 => thresMem2_V_5_q0,
        thresMem_6_V_address0 => StreamingMatrixVecto_6_U0_thresMem_6_V_address0,
        thresMem_6_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_6_V_ce0,
        thresMem_6_V_q0 => thresMem2_V_6_q0,
        thresMem_7_V_address0 => StreamingMatrixVecto_6_U0_thresMem_7_V_address0,
        thresMem_7_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_7_V_ce0,
        thresMem_7_V_q0 => thresMem2_V_7_q0,
        thresMem_8_V_address0 => StreamingMatrixVecto_6_U0_thresMem_8_V_address0,
        thresMem_8_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_8_V_ce0,
        thresMem_8_V_q0 => thresMem2_V_8_q0,
        thresMem_9_V_address0 => StreamingMatrixVecto_6_U0_thresMem_9_V_address0,
        thresMem_9_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_9_V_ce0,
        thresMem_9_V_q0 => thresMem2_V_9_q0,
        thresMem_10_V_address0 => StreamingMatrixVecto_6_U0_thresMem_10_V_address0,
        thresMem_10_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_10_V_ce0,
        thresMem_10_V_q0 => thresMem2_V_10_q0,
        thresMem_11_V_address0 => StreamingMatrixVecto_6_U0_thresMem_11_V_address0,
        thresMem_11_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_11_V_ce0,
        thresMem_11_V_q0 => thresMem2_V_11_q0,
        thresMem_12_V_address0 => StreamingMatrixVecto_6_U0_thresMem_12_V_address0,
        thresMem_12_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_12_V_ce0,
        thresMem_12_V_q0 => thresMem2_V_12_q0,
        thresMem_13_V_address0 => StreamingMatrixVecto_6_U0_thresMem_13_V_address0,
        thresMem_13_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_13_V_ce0,
        thresMem_13_V_q0 => thresMem2_V_13_q0,
        thresMem_14_V_address0 => StreamingMatrixVecto_6_U0_thresMem_14_V_address0,
        thresMem_14_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_14_V_ce0,
        thresMem_14_V_q0 => thresMem2_V_14_q0,
        thresMem_15_V_address0 => StreamingMatrixVecto_6_U0_thresMem_15_V_address0,
        thresMem_15_V_ce0 => StreamingMatrixVecto_6_U0_thresMem_15_V_ce0,
        thresMem_15_V_q0 => thresMem2_V_15_q0,
        alphaMem_0_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_0_V_address0,
        alphaMem_0_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_0_V_ce0,
        alphaMem_0_V_q0 => alphaMem2_V_0_q0,
        alphaMem_1_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_1_V_address0,
        alphaMem_1_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_1_V_ce0,
        alphaMem_1_V_q0 => alphaMem2_V_1_q0,
        alphaMem_2_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_2_V_address0,
        alphaMem_2_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_2_V_ce0,
        alphaMem_2_V_q0 => alphaMem2_V_2_q0,
        alphaMem_3_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_3_V_address0,
        alphaMem_3_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_3_V_ce0,
        alphaMem_3_V_q0 => alphaMem2_V_3_q0,
        alphaMem_4_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_4_V_address0,
        alphaMem_4_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_4_V_ce0,
        alphaMem_4_V_q0 => alphaMem2_V_4_q0,
        alphaMem_5_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_5_V_address0,
        alphaMem_5_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_5_V_ce0,
        alphaMem_5_V_q0 => alphaMem2_V_5_q0,
        alphaMem_6_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_6_V_address0,
        alphaMem_6_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_6_V_ce0,
        alphaMem_6_V_q0 => alphaMem2_V_6_q0,
        alphaMem_7_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_7_V_address0,
        alphaMem_7_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_7_V_ce0,
        alphaMem_7_V_q0 => alphaMem2_V_7_q0,
        alphaMem_8_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_8_V_address0,
        alphaMem_8_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_8_V_ce0,
        alphaMem_8_V_q0 => alphaMem2_V_8_q0,
        alphaMem_9_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_9_V_address0,
        alphaMem_9_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_9_V_ce0,
        alphaMem_9_V_q0 => alphaMem2_V_9_q0,
        alphaMem_10_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_10_V_address0,
        alphaMem_10_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_10_V_ce0,
        alphaMem_10_V_q0 => alphaMem2_V_10_q0,
        alphaMem_11_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_11_V_address0,
        alphaMem_11_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_11_V_ce0,
        alphaMem_11_V_q0 => alphaMem2_V_11_q0,
        alphaMem_12_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_12_V_address0,
        alphaMem_12_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_12_V_ce0,
        alphaMem_12_V_q0 => alphaMem2_V_12_q0,
        alphaMem_13_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_13_V_address0,
        alphaMem_13_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_13_V_ce0,
        alphaMem_13_V_q0 => alphaMem2_V_13_q0,
        alphaMem_14_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_14_V_address0,
        alphaMem_14_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_14_V_ce0,
        alphaMem_14_V_q0 => alphaMem2_V_14_q0,
        alphaMem_15_V_address0 => StreamingMatrixVecto_6_U0_alphaMem_15_V_address0,
        alphaMem_15_V_ce0 => StreamingMatrixVecto_6_U0_alphaMem_15_V_ce0,
        alphaMem_15_V_q0 => alphaMem2_V_15_q0,
        means_in2_V_0 => means_in2_V_0,
        means_in2_V_1 => means_in2_V_1,
        means_out2_V_0 => means_out2_V_0);

    Resid_StreamingDataW_13_U0 : component Resid_StreamingDataW_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_13_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_5_U0_full_n,
        ap_done => Resid_StreamingDataW_13_U0_ap_done,
        ap_continue => Resid_StreamingDataW_13_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_13_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_13_U0_ap_ready,
        start_out => Resid_StreamingDataW_13_U0_start_out,
        start_write => Resid_StreamingDataW_13_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_2_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_2_empty_n,
        in_V_V_read => Resid_StreamingDataW_13_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_13_U0_out_V_V_din,
        out_V_V_full_n => inter4_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_13_U0_out_V_V_write);

    StreamingConvolution_5_U0 : component StreamingConvolution_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_5_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_14_U0_full_n,
        ap_done => StreamingConvolution_5_U0_ap_done,
        ap_continue => StreamingConvolution_5_U0_ap_continue,
        ap_idle => StreamingConvolution_5_U0_ap_idle,
        ap_ready => StreamingConvolution_5_U0_ap_ready,
        start_out => StreamingConvolution_5_U0_start_out,
        start_write => StreamingConvolution_5_U0_start_write,
        in_V_V_dout => inter4_V_V_dout,
        in_V_V_empty_n => inter4_V_V_empty_n,
        in_V_V_read => StreamingConvolution_5_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_5_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_2_full_n,
        out_V_V_write => StreamingConvolution_5_U0_out_V_V_write);

    Resid_StreamingDataW_14_U0 : component Resid_StreamingDataW_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_14_U0_ap_start,
        ap_done => Resid_StreamingDataW_14_U0_ap_done,
        ap_continue => Resid_StreamingDataW_14_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_14_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_14_U0_ap_ready,
        in_V_V_dout => convInp_V_V_2_dout,
        in_V_V_empty_n => convInp_V_V_2_empty_n,
        in_V_V_read => Resid_StreamingDataW_14_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_14_U0_out_V_V_din,
        out_V_V_full_n => mvIn_m_target_V_V_2_full_n,
        out_V_V_write => Resid_StreamingDataW_14_U0_out_V_V_write);

    StreamingMatrixVecto_7_U0 : component StreamingMatrixVecto_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_7_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_12_U0_full_n,
        ap_done => StreamingMatrixVecto_7_U0_ap_done,
        ap_continue => StreamingMatrixVecto_7_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_7_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_7_U0_ap_ready,
        start_out => StreamingMatrixVecto_7_U0_start_out,
        start_write => StreamingMatrixVecto_7_U0_start_write,
        in_V_V_dout => mvIn_m_target_V_V_2_dout,
        in_V_V_empty_n => mvIn_m_target_V_V_2_empty_n,
        in_V_V_read => StreamingMatrixVecto_7_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_7_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_3_full_n,
        out_V_V_write => StreamingMatrixVecto_7_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingMatrixVecto_7_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem3_V_0_q0,
        weightMem_1_V_address0 => StreamingMatrixVecto_7_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem3_V_1_q0,
        weightMem_2_V_address0 => StreamingMatrixVecto_7_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem3_V_2_q0,
        weightMem_3_V_address0 => StreamingMatrixVecto_7_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem3_V_3_q0,
        weightMem_4_V_address0 => StreamingMatrixVecto_7_U0_weightMem_4_V_address0,
        weightMem_4_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_4_V_ce0,
        weightMem_4_V_q0 => weightMem3_V_4_q0,
        weightMem_5_V_address0 => StreamingMatrixVecto_7_U0_weightMem_5_V_address0,
        weightMem_5_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_5_V_ce0,
        weightMem_5_V_q0 => weightMem3_V_5_q0,
        weightMem_6_V_address0 => StreamingMatrixVecto_7_U0_weightMem_6_V_address0,
        weightMem_6_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_6_V_ce0,
        weightMem_6_V_q0 => weightMem3_V_6_q0,
        weightMem_7_V_address0 => StreamingMatrixVecto_7_U0_weightMem_7_V_address0,
        weightMem_7_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_7_V_ce0,
        weightMem_7_V_q0 => weightMem3_V_7_q0,
        weightMem_8_V_address0 => StreamingMatrixVecto_7_U0_weightMem_8_V_address0,
        weightMem_8_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_8_V_ce0,
        weightMem_8_V_q0 => weightMem3_V_8_q0,
        weightMem_9_V_address0 => StreamingMatrixVecto_7_U0_weightMem_9_V_address0,
        weightMem_9_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_9_V_ce0,
        weightMem_9_V_q0 => weightMem3_V_9_q0,
        weightMem_10_V_address0 => StreamingMatrixVecto_7_U0_weightMem_10_V_address0,
        weightMem_10_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_10_V_ce0,
        weightMem_10_V_q0 => weightMem3_V_10_q0,
        weightMem_11_V_address0 => StreamingMatrixVecto_7_U0_weightMem_11_V_address0,
        weightMem_11_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_11_V_ce0,
        weightMem_11_V_q0 => weightMem3_V_11_q0,
        weightMem_12_V_address0 => StreamingMatrixVecto_7_U0_weightMem_12_V_address0,
        weightMem_12_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_12_V_ce0,
        weightMem_12_V_q0 => weightMem3_V_12_q0,
        weightMem_13_V_address0 => StreamingMatrixVecto_7_U0_weightMem_13_V_address0,
        weightMem_13_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_13_V_ce0,
        weightMem_13_V_q0 => weightMem3_V_13_q0,
        weightMem_14_V_address0 => StreamingMatrixVecto_7_U0_weightMem_14_V_address0,
        weightMem_14_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_14_V_ce0,
        weightMem_14_V_q0 => weightMem3_V_14_q0,
        weightMem_15_V_address0 => StreamingMatrixVecto_7_U0_weightMem_15_V_address0,
        weightMem_15_V_ce0 => StreamingMatrixVecto_7_U0_weightMem_15_V_ce0,
        weightMem_15_V_q0 => weightMem3_V_15_q0,
        thresMem_0_V_address0 => StreamingMatrixVecto_7_U0_thresMem_0_V_address0,
        thresMem_0_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_0_V_ce0,
        thresMem_0_V_q0 => thresMem3_V_0_q0,
        thresMem_1_V_address0 => StreamingMatrixVecto_7_U0_thresMem_1_V_address0,
        thresMem_1_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_1_V_ce0,
        thresMem_1_V_q0 => thresMem3_V_1_q0,
        thresMem_2_V_address0 => StreamingMatrixVecto_7_U0_thresMem_2_V_address0,
        thresMem_2_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_2_V_ce0,
        thresMem_2_V_q0 => thresMem3_V_2_q0,
        thresMem_3_V_address0 => StreamingMatrixVecto_7_U0_thresMem_3_V_address0,
        thresMem_3_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_3_V_ce0,
        thresMem_3_V_q0 => thresMem3_V_3_q0,
        thresMem_4_V_address0 => StreamingMatrixVecto_7_U0_thresMem_4_V_address0,
        thresMem_4_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_4_V_ce0,
        thresMem_4_V_q0 => thresMem3_V_4_q0,
        thresMem_5_V_address0 => StreamingMatrixVecto_7_U0_thresMem_5_V_address0,
        thresMem_5_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_5_V_ce0,
        thresMem_5_V_q0 => thresMem3_V_5_q0,
        thresMem_6_V_address0 => StreamingMatrixVecto_7_U0_thresMem_6_V_address0,
        thresMem_6_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_6_V_ce0,
        thresMem_6_V_q0 => thresMem3_V_6_q0,
        thresMem_7_V_address0 => StreamingMatrixVecto_7_U0_thresMem_7_V_address0,
        thresMem_7_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_7_V_ce0,
        thresMem_7_V_q0 => thresMem3_V_7_q0,
        thresMem_8_V_address0 => StreamingMatrixVecto_7_U0_thresMem_8_V_address0,
        thresMem_8_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_8_V_ce0,
        thresMem_8_V_q0 => thresMem3_V_8_q0,
        thresMem_9_V_address0 => StreamingMatrixVecto_7_U0_thresMem_9_V_address0,
        thresMem_9_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_9_V_ce0,
        thresMem_9_V_q0 => thresMem3_V_9_q0,
        thresMem_10_V_address0 => StreamingMatrixVecto_7_U0_thresMem_10_V_address0,
        thresMem_10_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_10_V_ce0,
        thresMem_10_V_q0 => thresMem3_V_10_q0,
        thresMem_11_V_address0 => StreamingMatrixVecto_7_U0_thresMem_11_V_address0,
        thresMem_11_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_11_V_ce0,
        thresMem_11_V_q0 => thresMem3_V_11_q0,
        thresMem_12_V_address0 => StreamingMatrixVecto_7_U0_thresMem_12_V_address0,
        thresMem_12_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_12_V_ce0,
        thresMem_12_V_q0 => thresMem3_V_12_q0,
        thresMem_13_V_address0 => StreamingMatrixVecto_7_U0_thresMem_13_V_address0,
        thresMem_13_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_13_V_ce0,
        thresMem_13_V_q0 => thresMem3_V_13_q0,
        thresMem_14_V_address0 => StreamingMatrixVecto_7_U0_thresMem_14_V_address0,
        thresMem_14_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_14_V_ce0,
        thresMem_14_V_q0 => thresMem3_V_14_q0,
        thresMem_15_V_address0 => StreamingMatrixVecto_7_U0_thresMem_15_V_address0,
        thresMem_15_V_ce0 => StreamingMatrixVecto_7_U0_thresMem_15_V_ce0,
        thresMem_15_V_q0 => thresMem3_V_15_q0,
        alphaMem_0_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_0_V_address0,
        alphaMem_0_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_0_V_ce0,
        alphaMem_0_V_q0 => alphaMem3_V_0_q0,
        alphaMem_1_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_1_V_address0,
        alphaMem_1_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_1_V_ce0,
        alphaMem_1_V_q0 => alphaMem3_V_1_q0,
        alphaMem_2_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_2_V_address0,
        alphaMem_2_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_2_V_ce0,
        alphaMem_2_V_q0 => alphaMem3_V_2_q0,
        alphaMem_3_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_3_V_address0,
        alphaMem_3_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_3_V_ce0,
        alphaMem_3_V_q0 => alphaMem3_V_3_q0,
        alphaMem_4_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_4_V_address0,
        alphaMem_4_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_4_V_ce0,
        alphaMem_4_V_q0 => alphaMem3_V_4_q0,
        alphaMem_5_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_5_V_address0,
        alphaMem_5_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_5_V_ce0,
        alphaMem_5_V_q0 => alphaMem3_V_5_q0,
        alphaMem_6_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_6_V_address0,
        alphaMem_6_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_6_V_ce0,
        alphaMem_6_V_q0 => alphaMem3_V_6_q0,
        alphaMem_7_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_7_V_address0,
        alphaMem_7_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_7_V_ce0,
        alphaMem_7_V_q0 => alphaMem3_V_7_q0,
        alphaMem_8_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_8_V_address0,
        alphaMem_8_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_8_V_ce0,
        alphaMem_8_V_q0 => alphaMem3_V_8_q0,
        alphaMem_9_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_9_V_address0,
        alphaMem_9_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_9_V_ce0,
        alphaMem_9_V_q0 => alphaMem3_V_9_q0,
        alphaMem_10_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_10_V_address0,
        alphaMem_10_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_10_V_ce0,
        alphaMem_10_V_q0 => alphaMem3_V_10_q0,
        alphaMem_11_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_11_V_address0,
        alphaMem_11_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_11_V_ce0,
        alphaMem_11_V_q0 => alphaMem3_V_11_q0,
        alphaMem_12_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_12_V_address0,
        alphaMem_12_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_12_V_ce0,
        alphaMem_12_V_q0 => alphaMem3_V_12_q0,
        alphaMem_13_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_13_V_address0,
        alphaMem_13_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_13_V_ce0,
        alphaMem_13_V_q0 => alphaMem3_V_13_q0,
        alphaMem_14_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_14_V_address0,
        alphaMem_14_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_14_V_ce0,
        alphaMem_14_V_q0 => alphaMem3_V_14_q0,
        alphaMem_15_V_address0 => StreamingMatrixVecto_7_U0_alphaMem_15_V_address0,
        alphaMem_15_V_ce0 => StreamingMatrixVecto_7_U0_alphaMem_15_V_ce0,
        alphaMem_15_V_q0 => alphaMem3_V_15_q0,
        means_in3_V_0 => means_in3_V_0,
        means_in3_V_1 => means_in3_V_1,
        means_out3_V_0 => means_out3_V_0);

    Resid_StreamingDataW_12_U0 : component Resid_StreamingDataW_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_12_U0_ap_start,
        start_full_n => start_for_StreamingMaxPool_Bat_1_U0_full_n,
        ap_done => Resid_StreamingDataW_12_U0_ap_done,
        ap_continue => Resid_StreamingDataW_12_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_12_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_12_U0_ap_ready,
        start_out => Resid_StreamingDataW_12_U0_start_out,
        start_write => Resid_StreamingDataW_12_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_3_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_3_empty_n,
        in_V_V_read => Resid_StreamingDataW_12_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_12_U0_out_V_V_din,
        out_V_V_full_n => inter5_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_12_U0_out_V_V_write);

    StreamingMaxPool_Bat_1_U0 : component StreamingMaxPool_Bat_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMaxPool_Bat_1_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_4_U0_full_n,
        ap_done => StreamingMaxPool_Bat_1_U0_ap_done,
        ap_continue => StreamingMaxPool_Bat_1_U0_ap_continue,
        ap_idle => StreamingMaxPool_Bat_1_U0_ap_idle,
        ap_ready => StreamingMaxPool_Bat_1_U0_ap_ready,
        start_out => StreamingMaxPool_Bat_1_U0_start_out,
        start_write => StreamingMaxPool_Bat_1_U0_start_write,
        in_V_V_dout => inter5_V_V_dout,
        in_V_V_empty_n => inter5_V_V_empty_n,
        in_V_V_read => StreamingMaxPool_Bat_1_U0_in_V_V_read,
        out_V_V_din => StreamingMaxPool_Bat_1_U0_out_V_V_din,
        out_V_V_full_n => inter6_V_V_full_n,
        out_V_V_write => StreamingMaxPool_Bat_1_U0_out_V_V_write);

    StreamingConvolution_4_U0 : component StreamingConvolution_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_4_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_15_U0_full_n,
        ap_done => StreamingConvolution_4_U0_ap_done,
        ap_continue => StreamingConvolution_4_U0_ap_continue,
        ap_idle => StreamingConvolution_4_U0_ap_idle,
        ap_ready => StreamingConvolution_4_U0_ap_ready,
        start_out => StreamingConvolution_4_U0_start_out,
        start_write => StreamingConvolution_4_U0_start_write,
        in_V_V_dout => inter6_V_V_dout,
        in_V_V_empty_n => inter6_V_V_empty_n,
        in_V_V_read => StreamingConvolution_4_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_4_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_3_full_n,
        out_V_V_write => StreamingConvolution_4_U0_out_V_V_write);

    Resid_StreamingDataW_15_U0 : component Resid_StreamingDataW_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_15_U0_ap_start,
        ap_done => Resid_StreamingDataW_15_U0_ap_done,
        ap_continue => Resid_StreamingDataW_15_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_15_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_15_U0_ap_ready,
        in_V_V_dout => convInp_V_V_3_dout,
        in_V_V_empty_n => convInp_V_V_3_empty_n,
        in_V_V_read => Resid_StreamingDataW_15_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_15_U0_out_V_V_din,
        out_V_V_full_n => mvIn_m_target_V_V_3_full_n,
        out_V_V_write => Resid_StreamingDataW_15_U0_out_V_V_write);

    StreamingMatrixVecto_3_U0 : component StreamingMatrixVecto_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_3_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_4_U0_full_n,
        ap_done => StreamingMatrixVecto_3_U0_ap_done,
        ap_continue => StreamingMatrixVecto_3_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_3_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_3_U0_ap_ready,
        start_out => StreamingMatrixVecto_3_U0_start_out,
        start_write => StreamingMatrixVecto_3_U0_start_write,
        in_V_V_dout => mvIn_m_target_V_V_3_dout,
        in_V_V_empty_n => mvIn_m_target_V_V_3_empty_n,
        in_V_V_read => StreamingMatrixVecto_3_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_3_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_4_full_n,
        out_V_V_write => StreamingMatrixVecto_3_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingMatrixVecto_3_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingMatrixVecto_3_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem4_V_0_q0,
        weightMem_1_V_address0 => StreamingMatrixVecto_3_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingMatrixVecto_3_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem4_V_1_q0,
        weightMem_2_V_address0 => StreamingMatrixVecto_3_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingMatrixVecto_3_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem4_V_2_q0,
        weightMem_3_V_address0 => StreamingMatrixVecto_3_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingMatrixVecto_3_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem4_V_3_q0,
        thresMem_0_V_address0 => StreamingMatrixVecto_3_U0_thresMem_0_V_address0,
        thresMem_0_V_ce0 => StreamingMatrixVecto_3_U0_thresMem_0_V_ce0,
        thresMem_0_V_q0 => thresMem4_V_0_q0,
        thresMem_1_V_address0 => StreamingMatrixVecto_3_U0_thresMem_1_V_address0,
        thresMem_1_V_ce0 => StreamingMatrixVecto_3_U0_thresMem_1_V_ce0,
        thresMem_1_V_q0 => thresMem4_V_1_q0,
        thresMem_2_V_address0 => StreamingMatrixVecto_3_U0_thresMem_2_V_address0,
        thresMem_2_V_ce0 => StreamingMatrixVecto_3_U0_thresMem_2_V_ce0,
        thresMem_2_V_q0 => thresMem4_V_2_q0,
        thresMem_3_V_address0 => StreamingMatrixVecto_3_U0_thresMem_3_V_address0,
        thresMem_3_V_ce0 => StreamingMatrixVecto_3_U0_thresMem_3_V_ce0,
        thresMem_3_V_q0 => thresMem4_V_3_q0,
        alphaMem_0_V_address0 => StreamingMatrixVecto_3_U0_alphaMem_0_V_address0,
        alphaMem_0_V_ce0 => StreamingMatrixVecto_3_U0_alphaMem_0_V_ce0,
        alphaMem_0_V_q0 => alphaMem4_V_0_q0,
        alphaMem_1_V_address0 => StreamingMatrixVecto_3_U0_alphaMem_1_V_address0,
        alphaMem_1_V_ce0 => StreamingMatrixVecto_3_U0_alphaMem_1_V_ce0,
        alphaMem_1_V_q0 => alphaMem4_V_1_q0,
        alphaMem_2_V_address0 => StreamingMatrixVecto_3_U0_alphaMem_2_V_address0,
        alphaMem_2_V_ce0 => StreamingMatrixVecto_3_U0_alphaMem_2_V_ce0,
        alphaMem_2_V_q0 => alphaMem4_V_2_q0,
        alphaMem_3_V_address0 => StreamingMatrixVecto_3_U0_alphaMem_3_V_address0,
        alphaMem_3_V_ce0 => StreamingMatrixVecto_3_U0_alphaMem_3_V_ce0,
        alphaMem_3_V_q0 => alphaMem4_V_3_q0,
        means_in4_V_0 => means_in4_V_0,
        means_in4_V_1 => means_in4_V_1,
        means_out4_V_0 => means_out4_V_0);

    Resid_StreamingDataW_4_U0 : component Resid_StreamingDataW_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_4_U0_ap_start,
        start_full_n => start_for_StreamingConvolution_3_U0_full_n,
        ap_done => Resid_StreamingDataW_4_U0_ap_done,
        ap_continue => Resid_StreamingDataW_4_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_4_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_4_U0_ap_ready,
        start_out => Resid_StreamingDataW_4_U0_start_out,
        start_write => Resid_StreamingDataW_4_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_4_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_4_empty_n,
        in_V_V_read => Resid_StreamingDataW_4_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_4_U0_out_V_V_din,
        out_V_V_full_n => inter7_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_4_U0_out_V_V_write);

    StreamingConvolution_3_U0 : component StreamingConvolution_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingConvolution_3_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_7_U0_full_n,
        ap_done => StreamingConvolution_3_U0_ap_done,
        ap_continue => StreamingConvolution_3_U0_ap_continue,
        ap_idle => StreamingConvolution_3_U0_ap_idle,
        ap_ready => StreamingConvolution_3_U0_ap_ready,
        start_out => StreamingConvolution_3_U0_start_out,
        start_write => StreamingConvolution_3_U0_start_write,
        in_V_V_dout => inter7_V_V_dout,
        in_V_V_empty_n => inter7_V_V_empty_n,
        in_V_V_read => StreamingConvolution_3_U0_in_V_V_read,
        out_V_V_din => StreamingConvolution_3_U0_out_V_V_din,
        out_V_V_full_n => convInp_V_V_4_full_n,
        out_V_V_write => StreamingConvolution_3_U0_out_V_V_write);

    Resid_StreamingDataW_7_U0 : component Resid_StreamingDataW_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_7_U0_ap_start,
        ap_done => Resid_StreamingDataW_7_U0_ap_done,
        ap_continue => Resid_StreamingDataW_7_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_7_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_7_U0_ap_ready,
        in_V_V_dout => convInp_V_V_4_dout,
        in_V_V_empty_n => convInp_V_V_4_empty_n,
        in_V_V_read => Resid_StreamingDataW_7_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_7_U0_out_V_V_din,
        out_V_V_full_n => mvIn_m_target_V_V_4_full_n,
        out_V_V_write => Resid_StreamingDataW_7_U0_out_V_V_write);

    StreamingMatrixVecto_5_U0 : component StreamingMatrixVecto_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_5_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_10_U0_full_n,
        ap_done => StreamingMatrixVecto_5_U0_ap_done,
        ap_continue => StreamingMatrixVecto_5_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_5_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_5_U0_ap_ready,
        start_out => StreamingMatrixVecto_5_U0_start_out,
        start_write => StreamingMatrixVecto_5_U0_start_write,
        in_V_V_dout => mvIn_m_target_V_V_4_dout,
        in_V_V_empty_n => mvIn_m_target_V_V_4_empty_n,
        in_V_V_read => StreamingMatrixVecto_5_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_5_U0_out_V_V_din,
        out_V_V_full_n => mvOut_m_buffer_V_V_5_full_n,
        out_V_V_write => StreamingMatrixVecto_5_U0_out_V_V_write,
        weightMem_V_address0 => StreamingMatrixVecto_5_U0_weightMem_V_address0,
        weightMem_V_ce0 => StreamingMatrixVecto_5_U0_weightMem_V_ce0,
        weightMem_V_q0 => weightMem5_V_0_q0,
        thresMem_V_address0 => StreamingMatrixVecto_5_U0_thresMem_V_address0,
        thresMem_V_ce0 => StreamingMatrixVecto_5_U0_thresMem_V_ce0,
        thresMem_V_q0 => thresMem5_V_0_q0,
        alphaMem_V_address0 => StreamingMatrixVecto_5_U0_alphaMem_V_address0,
        alphaMem_V_ce0 => StreamingMatrixVecto_5_U0_alphaMem_V_ce0,
        alphaMem_V_q0 => alphaMem5_V_0_q0,
        means_in5_V_0 => means_in5_V_0,
        means_in5_V_1 => means_in5_V_1,
        means_out5_V_0 => means_out5_V_0);

    Resid_StreamingDataW_10_U0 : component Resid_StreamingDataW_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_10_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_6_U0_full_n,
        ap_done => Resid_StreamingDataW_10_U0_ap_done,
        ap_continue => Resid_StreamingDataW_10_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_10_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_10_U0_ap_ready,
        start_out => Resid_StreamingDataW_10_U0_start_out,
        start_write => Resid_StreamingDataW_10_U0_start_write,
        in_V_V_dout => mvOut_m_buffer_V_V_5_dout,
        in_V_V_empty_n => mvOut_m_buffer_V_V_5_empty_n,
        in_V_V_read => Resid_StreamingDataW_10_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_10_U0_out_V_V_din,
        out_V_V_full_n => inter8_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_10_U0_out_V_V_write);

    Resid_StreamingDataW_6_U0 : component Resid_StreamingDataW_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_6_U0_ap_start,
        ap_done => Resid_StreamingDataW_6_U0_ap_done,
        ap_continue => Resid_StreamingDataW_6_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_6_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_6_U0_ap_ready,
        in_V_V_dout => inter8_V_V_dout,
        in_V_V_empty_n => inter8_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_6_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_6_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_6_U0_out_V_V_write);

    StreamingMatrixVecto_2_U0 : component StreamingMatrixVecto_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_2_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_9_U0_full_n,
        ap_done => StreamingMatrixVecto_2_U0_ap_done,
        ap_continue => StreamingMatrixVecto_2_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_2_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_2_U0_ap_ready,
        start_out => StreamingMatrixVecto_2_U0_start_out,
        start_write => StreamingMatrixVecto_2_U0_start_write,
        in_V_V_dout => wa_in_m_target_V_V_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_empty_n,
        in_V_V_read => StreamingMatrixVecto_2_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_2_U0_out_V_V_din,
        out_V_V_full_n => wa_out_m_buffer_V_V_full_n,
        out_V_V_write => StreamingMatrixVecto_2_U0_out_V_V_write,
        weightMem_V_address0 => StreamingMatrixVecto_2_U0_weightMem_V_address0,
        weightMem_V_ce0 => StreamingMatrixVecto_2_U0_weightMem_V_ce0,
        weightMem_V_q0 => weightMem6_V_0_q0,
        thresMem_V_address0 => StreamingMatrixVecto_2_U0_thresMem_V_address0,
        thresMem_V_ce0 => StreamingMatrixVecto_2_U0_thresMem_V_ce0,
        thresMem_V_q0 => thresMem6_V_0_q0,
        alphaMem_V_address0 => StreamingMatrixVecto_2_U0_alphaMem_V_address0,
        alphaMem_V_ce0 => StreamingMatrixVecto_2_U0_alphaMem_V_ce0,
        alphaMem_V_q0 => alphaMem6_V_0_q0,
        means_in6_V_0 => means_in6_V_0,
        means_in6_V_1 => means_in6_V_1,
        means_out6_V_0 => means_out6_V_0);

    Resid_StreamingDataW_9_U0 : component Resid_StreamingDataW_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_9_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_U0_full_n,
        ap_done => Resid_StreamingDataW_9_U0_ap_done,
        ap_continue => Resid_StreamingDataW_9_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_9_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_9_U0_ap_ready,
        start_out => Resid_StreamingDataW_9_U0_start_out,
        start_write => Resid_StreamingDataW_9_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_9_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_9_U0_out_V_V_din,
        out_V_V_full_n => inter9_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_9_U0_out_V_V_write);

    Resid_StreamingDataW_U0 : component Resid_StreamingDataW
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_U0_ap_start,
        ap_done => Resid_StreamingDataW_U0_ap_done,
        ap_continue => Resid_StreamingDataW_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_U0_ap_ready,
        in_V_V_dout => inter9_V_V_dout,
        in_V_V_empty_n => inter9_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_U0_out_V_V_din,
        out_V_V_full_n => wa_in_m_target_V_V_1_full_n,
        out_V_V_write => Resid_StreamingDataW_U0_out_V_V_write);

    StreamingMatrixVecto_1_U0 : component StreamingMatrixVecto_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_1_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_8_U0_full_n,
        ap_done => StreamingMatrixVecto_1_U0_ap_done,
        ap_continue => StreamingMatrixVecto_1_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_1_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_1_U0_ap_ready,
        start_out => StreamingMatrixVecto_1_U0_start_out,
        start_write => StreamingMatrixVecto_1_U0_start_write,
        in_V_V_dout => wa_in_m_target_V_V_1_dout,
        in_V_V_empty_n => wa_in_m_target_V_V_1_empty_n,
        in_V_V_read => StreamingMatrixVecto_1_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_1_U0_out_V_V_din,
        out_V_V_full_n => wa_out_m_buffer_V_V_1_full_n,
        out_V_V_write => StreamingMatrixVecto_1_U0_out_V_V_write,
        weightMem_V_address0 => StreamingMatrixVecto_1_U0_weightMem_V_address0,
        weightMem_V_ce0 => StreamingMatrixVecto_1_U0_weightMem_V_ce0,
        weightMem_V_q0 => weightMem7_V_0_q0,
        thresMem_V_address0 => StreamingMatrixVecto_1_U0_thresMem_V_address0,
        thresMem_V_ce0 => StreamingMatrixVecto_1_U0_thresMem_V_ce0,
        thresMem_V_q0 => thresMem7_V_0_q0,
        alphaMem_V_address0 => StreamingMatrixVecto_1_U0_alphaMem_V_address0,
        alphaMem_V_ce0 => StreamingMatrixVecto_1_U0_alphaMem_V_ce0,
        alphaMem_V_q0 => alphaMem7_V_0_q0,
        means_in7_V_0 => means_in7_V_0,
        means_in7_V_1 => means_in7_V_1,
        means_out7_V_0 => means_out7_V_0);

    Resid_StreamingDataW_8_U0 : component Resid_StreamingDataW_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_8_U0_ap_start,
        start_full_n => start_for_Resid_StreamingDataW_3_U0_full_n,
        ap_done => Resid_StreamingDataW_8_U0_ap_done,
        ap_continue => Resid_StreamingDataW_8_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_8_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_8_U0_ap_ready,
        start_out => Resid_StreamingDataW_8_U0_start_out,
        start_write => Resid_StreamingDataW_8_U0_start_write,
        in_V_V_dout => wa_out_m_buffer_V_V_1_dout,
        in_V_V_empty_n => wa_out_m_buffer_V_V_1_empty_n,
        in_V_V_read => Resid_StreamingDataW_8_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_8_U0_out_V_V_din,
        out_V_V_full_n => inter10_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_8_U0_out_V_V_write);

    Resid_StreamingDataW_3_U0 : component Resid_StreamingDataW_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Resid_StreamingDataW_3_U0_ap_start,
        ap_done => Resid_StreamingDataW_3_U0_ap_done,
        ap_continue => Resid_StreamingDataW_3_U0_ap_continue,
        ap_idle => Resid_StreamingDataW_3_U0_ap_idle,
        ap_ready => Resid_StreamingDataW_3_U0_ap_ready,
        in_V_V_dout => inter10_V_V_dout,
        in_V_V_empty_n => inter10_V_V_empty_n,
        in_V_V_read => Resid_StreamingDataW_3_U0_in_V_V_read,
        out_V_V_din => Resid_StreamingDataW_3_U0_out_V_V_din,
        out_V_V_full_n => in2mvu_V_V_full_n,
        out_V_V_write => Resid_StreamingDataW_3_U0_out_V_V_write);

    StreamingMatrixVecto_U0 : component StreamingMatrixVecto
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingMatrixVecto_U0_ap_start,
        start_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        ap_done => StreamingMatrixVecto_U0_ap_done,
        ap_continue => StreamingMatrixVecto_U0_ap_continue,
        ap_idle => StreamingMatrixVecto_U0_ap_idle,
        ap_ready => StreamingMatrixVecto_U0_ap_ready,
        start_out => StreamingMatrixVecto_U0_start_out,
        start_write => StreamingMatrixVecto_U0_start_write,
        in_V_V_dout => in2mvu_V_V_dout,
        in_V_V_empty_n => in2mvu_V_V_empty_n,
        in_V_V_read => StreamingMatrixVecto_U0_in_V_V_read,
        out_V_V_din => StreamingMatrixVecto_U0_out_V_V_din,
        out_V_V_full_n => mvu2out_V_V_full_n,
        out_V_V_write => StreamingMatrixVecto_U0_out_V_V_write,
        weightMem_0_V_address0 => StreamingMatrixVecto_U0_weightMem_0_V_address0,
        weightMem_0_V_ce0 => StreamingMatrixVecto_U0_weightMem_0_V_ce0,
        weightMem_0_V_q0 => weightMem8_V_0_q0,
        weightMem_1_V_address0 => StreamingMatrixVecto_U0_weightMem_1_V_address0,
        weightMem_1_V_ce0 => StreamingMatrixVecto_U0_weightMem_1_V_ce0,
        weightMem_1_V_q0 => weightMem8_V_1_q0,
        weightMem_2_V_address0 => StreamingMatrixVecto_U0_weightMem_2_V_address0,
        weightMem_2_V_ce0 => StreamingMatrixVecto_U0_weightMem_2_V_ce0,
        weightMem_2_V_q0 => weightMem8_V_2_q0,
        weightMem_3_V_address0 => StreamingMatrixVecto_U0_weightMem_3_V_address0,
        weightMem_3_V_ce0 => StreamingMatrixVecto_U0_weightMem_3_V_ce0,
        weightMem_3_V_q0 => weightMem8_V_3_q0,
        means_in8_V_0 => means_in8_V_0,
        means_in8_V_1 => means_in8_V_1);

    StreamingDataWidthCo_U0 : component StreamingDataWidthCo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => StreamingDataWidthCo_U0_ap_start,
        ap_done => StreamingDataWidthCo_U0_ap_done,
        ap_continue => StreamingDataWidthCo_U0_ap_continue,
        ap_idle => StreamingDataWidthCo_U0_ap_idle,
        ap_ready => StreamingDataWidthCo_U0_ap_ready,
        in_V_V_dout => mvu2out_V_V_dout,
        in_V_V_empty_n => mvu2out_V_V_empty_n,
        in_V_V_read => StreamingDataWidthCo_U0_in_V_V_read,
        out_V_V_din => StreamingDataWidthCo_U0_out_V_V_din,
        out_V_V_full_n => memOutStrm_V_V_full_n,
        out_V_V_write => StreamingDataWidthCo_U0_out_V_V_write);

    Stream2Mem_Batch_U0 : component Stream2Mem_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Stream2Mem_Batch_U0_ap_start,
        ap_done => Stream2Mem_Batch_U0_ap_done,
        ap_continue => Stream2Mem_Batch_U0_ap_continue,
        ap_idle => Stream2Mem_Batch_U0_ap_idle,
        ap_ready => Stream2Mem_Batch_U0_ap_ready,
        memOutStrm_V_V_dout => memOutStrm_V_V_dout,
        memOutStrm_V_V_empty_n => memOutStrm_V_V_empty_n,
        memOutStrm_V_V_read => Stream2Mem_Batch_U0_memOutStrm_V_V_read,
        m_axi_in_V_AWVALID => Stream2Mem_Batch_U0_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => m_axi_in_V_AWREADY,
        m_axi_in_V_AWADDR => Stream2Mem_Batch_U0_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => Stream2Mem_Batch_U0_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => Stream2Mem_Batch_U0_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => Stream2Mem_Batch_U0_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => Stream2Mem_Batch_U0_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => Stream2Mem_Batch_U0_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => Stream2Mem_Batch_U0_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => Stream2Mem_Batch_U0_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => Stream2Mem_Batch_U0_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => m_axi_in_V_WREADY,
        m_axi_in_V_WDATA => Stream2Mem_Batch_U0_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => Stream2Mem_Batch_U0_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => Stream2Mem_Batch_U0_m_axi_in_V_WLAST,
        m_axi_in_V_WID => Stream2Mem_Batch_U0_m_axi_in_V_WID,
        m_axi_in_V_WUSER => Stream2Mem_Batch_U0_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => Stream2Mem_Batch_U0_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => ap_const_logic_0,
        m_axi_in_V_ARADDR => Stream2Mem_Batch_U0_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => Stream2Mem_Batch_U0_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => Stream2Mem_Batch_U0_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => Stream2Mem_Batch_U0_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => Stream2Mem_Batch_U0_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => Stream2Mem_Batch_U0_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => Stream2Mem_Batch_U0_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => Stream2Mem_Batch_U0_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => Stream2Mem_Batch_U0_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => Stream2Mem_Batch_U0_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => Stream2Mem_Batch_U0_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => ap_const_logic_0,
        m_axi_in_V_RREADY => Stream2Mem_Batch_U0_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => ap_const_lv64_0,
        m_axi_in_V_RLAST => ap_const_logic_0,
        m_axi_in_V_RID => ap_const_lv1_0,
        m_axi_in_V_RUSER => ap_const_lv1_0,
        m_axi_in_V_RRESP => ap_const_lv2_0,
        m_axi_in_V_BVALID => m_axi_in_V_BVALID,
        m_axi_in_V_BREADY => Stream2Mem_Batch_U0_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => m_axi_in_V_BRESP,
        m_axi_in_V_BID => m_axi_in_V_BID,
        m_axi_in_V_BUSER => m_axi_in_V_BUSER,
        out_V_offset_dout => out_V_offset_c_dout,
        out_V_offset_empty_n => out_V_offset_c_empty_n,
        out_V_offset_read => Stream2Mem_Batch_U0_out_V_offset_read);

    inter0_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch10_U0_inter0_V_V_din,
        if_full_n => inter0_V_V_full_n,
        if_write => Mem2Stream_Batch10_U0_inter0_V_V_write,
        if_dout => inter0_V_V_dout,
        if_empty_n => inter0_V_V_empty_n,
        if_read => StreamingDataWidthCo_1_U0_in_V_V_read);

    out_V_offset_c_U : component fifo_w61_d38_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mem2Stream_Batch10_U0_out_V_offset_out_din,
        if_full_n => out_V_offset_c_full_n,
        if_write => Mem2Stream_Batch10_U0_out_V_offset_out_write,
        if_dout => out_V_offset_c_dout,
        if_empty_n => out_V_offset_c_empty_n,
        if_read => Stream2Mem_Batch_U0_out_V_offset_read);

    inter0_1_V_V_U : component fifo_w192_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_1_U0_out_V_V_din,
        if_full_n => inter0_1_V_V_full_n,
        if_write => StreamingDataWidthCo_1_U0_out_V_V_write,
        if_dout => inter0_1_V_V_dout,
        if_empty_n => inter0_1_V_V_empty_n,
        if_read => StreamingDataWidthCo_2_U0_in_V_V_read);

    inter0_2_V_V_U : component fifo_w24_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_2_U0_out_V_V_din,
        if_full_n => inter0_2_V_V_full_n,
        if_write => StreamingDataWidthCo_2_U0_out_V_V_write,
        if_dout => inter0_2_V_V_dout,
        if_empty_n => inter0_2_V_V_empty_n,
        if_read => StreamingConvolution_2_U0_in_V_V_read);

    convInp_V_V_6_U : component fifo_w24_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_2_U0_out_V_V_din,
        if_full_n => convInp_V_V_6_full_n,
        if_write => StreamingConvolution_2_U0_out_V_V_write,
        if_dout => convInp_V_V_6_dout,
        if_empty_n => convInp_V_V_6_empty_n,
        if_read => StreamingFxdMatrixVe_U0_in_V_V_read);

    mvOut_m_buffer_V_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingFxdMatrixVe_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_full_n,
        if_write => StreamingFxdMatrixVe_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_dout,
        if_empty_n => mvOut_m_buffer_V_V_empty_n,
        if_read => Resid_StreamingDataW_11_U0_in_V_V_read);

    inter1_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_11_U0_out_V_V_din,
        if_full_n => inter1_V_V_full_n,
        if_write => Resid_StreamingDataW_11_U0_out_V_V_write,
        if_dout => inter1_V_V_dout,
        if_empty_n => inter1_V_V_empty_n,
        if_read => StreamingConvolution_U0_in_V_V_read);

    convInp_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_U0_out_V_V_din,
        if_full_n => convInp_V_V_full_n,
        if_write => StreamingConvolution_U0_out_V_V_write,
        if_dout => convInp_V_V_dout,
        if_empty_n => convInp_V_V_empty_n,
        if_read => Resid_StreamingDataW_1_U0_in_V_V_read);

    mvIn_m_target_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_1_U0_out_V_V_din,
        if_full_n => mvIn_m_target_V_V_full_n,
        if_write => Resid_StreamingDataW_1_U0_out_V_V_write,
        if_dout => mvIn_m_target_V_V_dout,
        if_empty_n => mvIn_m_target_V_V_empty_n,
        if_read => StreamingMatrixVecto_4_U0_in_V_V_read);

    mvOut_m_buffer_V_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_4_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_1_full_n,
        if_write => StreamingMatrixVecto_4_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_1_dout,
        if_empty_n => mvOut_m_buffer_V_V_1_empty_n,
        if_read => Resid_StreamingDataW_5_U0_in_V_V_read);

    inter2_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_5_U0_out_V_V_din,
        if_full_n => inter2_V_V_full_n,
        if_write => Resid_StreamingDataW_5_U0_out_V_V_write,
        if_dout => inter2_V_V_dout,
        if_empty_n => inter2_V_V_empty_n,
        if_read => StreamingMaxPool_Bat_U0_in_V_V_read);

    inter3_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Bat_U0_out_V_V_din,
        if_full_n => inter3_V_V_full_n,
        if_write => StreamingMaxPool_Bat_U0_out_V_V_write,
        if_dout => inter3_V_V_dout,
        if_empty_n => inter3_V_V_empty_n,
        if_read => StreamingConvolution_1_U0_in_V_V_read);

    convInp_V_V_1_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_1_U0_out_V_V_din,
        if_full_n => convInp_V_V_1_full_n,
        if_write => StreamingConvolution_1_U0_out_V_V_write,
        if_dout => convInp_V_V_1_dout,
        if_empty_n => convInp_V_V_1_empty_n,
        if_read => Resid_StreamingDataW_2_U0_in_V_V_read);

    mvIn_m_target_V_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_2_U0_out_V_V_din,
        if_full_n => mvIn_m_target_V_V_1_full_n,
        if_write => Resid_StreamingDataW_2_U0_out_V_V_write,
        if_dout => mvIn_m_target_V_V_1_dout,
        if_empty_n => mvIn_m_target_V_V_1_empty_n,
        if_read => StreamingMatrixVecto_6_U0_in_V_V_read);

    mvOut_m_buffer_V_V_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_6_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_2_full_n,
        if_write => StreamingMatrixVecto_6_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_2_dout,
        if_empty_n => mvOut_m_buffer_V_V_2_empty_n,
        if_read => Resid_StreamingDataW_13_U0_in_V_V_read);

    inter4_V_V_U : component fifo_w128_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_13_U0_out_V_V_din,
        if_full_n => inter4_V_V_full_n,
        if_write => Resid_StreamingDataW_13_U0_out_V_V_write,
        if_dout => inter4_V_V_dout,
        if_empty_n => inter4_V_V_empty_n,
        if_read => StreamingConvolution_5_U0_in_V_V_read);

    convInp_V_V_2_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_5_U0_out_V_V_din,
        if_full_n => convInp_V_V_2_full_n,
        if_write => StreamingConvolution_5_U0_out_V_V_write,
        if_dout => convInp_V_V_2_dout,
        if_empty_n => convInp_V_V_2_empty_n,
        if_read => Resid_StreamingDataW_14_U0_in_V_V_read);

    mvIn_m_target_V_V_2_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_14_U0_out_V_V_din,
        if_full_n => mvIn_m_target_V_V_2_full_n,
        if_write => Resid_StreamingDataW_14_U0_out_V_V_write,
        if_dout => mvIn_m_target_V_V_2_dout,
        if_empty_n => mvIn_m_target_V_V_2_empty_n,
        if_read => StreamingMatrixVecto_7_U0_in_V_V_read);

    mvOut_m_buffer_V_V_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_7_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_3_full_n,
        if_write => StreamingMatrixVecto_7_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_3_dout,
        if_empty_n => mvOut_m_buffer_V_V_3_empty_n,
        if_read => Resid_StreamingDataW_12_U0_in_V_V_read);

    inter5_V_V_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_12_U0_out_V_V_din,
        if_full_n => inter5_V_V_full_n,
        if_write => Resid_StreamingDataW_12_U0_out_V_V_write,
        if_dout => inter5_V_V_dout,
        if_empty_n => inter5_V_V_empty_n,
        if_read => StreamingMaxPool_Bat_1_U0_in_V_V_read);

    inter6_V_V_U : component fifo_w128_d81_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMaxPool_Bat_1_U0_out_V_V_din,
        if_full_n => inter6_V_V_full_n,
        if_write => StreamingMaxPool_Bat_1_U0_out_V_V_write,
        if_dout => inter6_V_V_dout,
        if_empty_n => inter6_V_V_empty_n,
        if_read => StreamingConvolution_4_U0_in_V_V_read);

    convInp_V_V_3_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_4_U0_out_V_V_din,
        if_full_n => convInp_V_V_3_full_n,
        if_write => StreamingConvolution_4_U0_out_V_V_write,
        if_dout => convInp_V_V_3_dout,
        if_empty_n => convInp_V_V_3_empty_n,
        if_read => Resid_StreamingDataW_15_U0_in_V_V_read);

    mvIn_m_target_V_V_3_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_15_U0_out_V_V_din,
        if_full_n => mvIn_m_target_V_V_3_full_n,
        if_write => Resid_StreamingDataW_15_U0_out_V_V_write,
        if_dout => mvIn_m_target_V_V_3_dout,
        if_empty_n => mvIn_m_target_V_V_3_empty_n,
        if_read => StreamingMatrixVecto_3_U0_in_V_V_read);

    mvOut_m_buffer_V_V_4_U : component fifo_w4_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_3_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_4_full_n,
        if_write => StreamingMatrixVecto_3_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_4_dout,
        if_empty_n => mvOut_m_buffer_V_V_4_empty_n,
        if_read => Resid_StreamingDataW_4_U0_in_V_V_read);

    inter7_V_V_U : component fifo_w256_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_4_U0_out_V_V_din,
        if_full_n => inter7_V_V_full_n,
        if_write => Resid_StreamingDataW_4_U0_out_V_V_write,
        if_dout => inter7_V_V_dout,
        if_empty_n => inter7_V_V_empty_n,
        if_read => StreamingConvolution_3_U0_in_V_V_read);

    convInp_V_V_4_U : component fifo_w256_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingConvolution_3_U0_out_V_V_din,
        if_full_n => convInp_V_V_4_full_n,
        if_write => StreamingConvolution_3_U0_out_V_V_write,
        if_dout => convInp_V_V_4_dout,
        if_empty_n => convInp_V_V_4_empty_n,
        if_read => Resid_StreamingDataW_7_U0_in_V_V_read);

    mvIn_m_target_V_V_4_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_7_U0_out_V_V_din,
        if_full_n => mvIn_m_target_V_V_4_full_n,
        if_write => Resid_StreamingDataW_7_U0_out_V_V_write,
        if_dout => mvIn_m_target_V_V_4_dout,
        if_empty_n => mvIn_m_target_V_V_4_empty_n,
        if_read => StreamingMatrixVecto_5_U0_in_V_V_read);

    mvOut_m_buffer_V_V_5_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_5_U0_out_V_V_din,
        if_full_n => mvOut_m_buffer_V_V_5_full_n,
        if_write => StreamingMatrixVecto_5_U0_out_V_V_write,
        if_dout => mvOut_m_buffer_V_V_5_dout,
        if_empty_n => mvOut_m_buffer_V_V_5_empty_n,
        if_read => Resid_StreamingDataW_10_U0_in_V_V_read);

    inter8_V_V_U : component fifo_w256_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_10_U0_out_V_V_din,
        if_full_n => inter8_V_V_full_n,
        if_write => Resid_StreamingDataW_10_U0_out_V_V_write,
        if_dout => inter8_V_V_dout,
        if_empty_n => inter8_V_V_empty_n,
        if_read => Resid_StreamingDataW_6_U0_in_V_V_read);

    wa_in_m_target_V_V_U : component fifo_w4_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_6_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_full_n,
        if_write => Resid_StreamingDataW_6_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_dout,
        if_empty_n => wa_in_m_target_V_V_empty_n,
        if_read => StreamingMatrixVecto_2_U0_in_V_V_read);

    wa_out_m_buffer_V_V_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_2_U0_out_V_V_din,
        if_full_n => wa_out_m_buffer_V_V_full_n,
        if_write => StreamingMatrixVecto_2_U0_out_V_V_write,
        if_dout => wa_out_m_buffer_V_V_dout,
        if_empty_n => wa_out_m_buffer_V_V_empty_n,
        if_read => Resid_StreamingDataW_9_U0_in_V_V_read);

    inter9_V_V_U : component fifo_w64_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_9_U0_out_V_V_din,
        if_full_n => inter9_V_V_full_n,
        if_write => Resid_StreamingDataW_9_U0_out_V_V_write,
        if_dout => inter9_V_V_dout,
        if_empty_n => inter9_V_V_empty_n,
        if_read => Resid_StreamingDataW_U0_in_V_V_read);

    wa_in_m_target_V_V_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_U0_out_V_V_din,
        if_full_n => wa_in_m_target_V_V_1_full_n,
        if_write => Resid_StreamingDataW_U0_out_V_V_write,
        if_dout => wa_in_m_target_V_V_1_dout,
        if_empty_n => wa_in_m_target_V_V_1_empty_n,
        if_read => StreamingMatrixVecto_1_U0_in_V_V_read);

    wa_out_m_buffer_V_V_1_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_1_U0_out_V_V_din,
        if_full_n => wa_out_m_buffer_V_V_1_full_n,
        if_write => StreamingMatrixVecto_1_U0_out_V_V_write,
        if_dout => wa_out_m_buffer_V_V_1_dout,
        if_empty_n => wa_out_m_buffer_V_V_1_empty_n,
        if_read => Resid_StreamingDataW_8_U0_in_V_V_read);

    inter10_V_V_U : component fifo_w64_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_8_U0_out_V_V_din,
        if_full_n => inter10_V_V_full_n,
        if_write => Resid_StreamingDataW_8_U0_out_V_V_write,
        if_dout => inter10_V_V_dout,
        if_empty_n => inter10_V_V_empty_n,
        if_read => Resid_StreamingDataW_3_U0_in_V_V_read);

    in2mvu_V_V_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resid_StreamingDataW_3_U0_out_V_V_din,
        if_full_n => in2mvu_V_V_full_n,
        if_write => Resid_StreamingDataW_3_U0_out_V_V_write,
        if_dout => in2mvu_V_V_dout,
        if_empty_n => in2mvu_V_V_empty_n,
        if_read => StreamingMatrixVecto_U0_in_V_V_read);

    mvu2out_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingMatrixVecto_U0_out_V_V_din,
        if_full_n => mvu2out_V_V_full_n,
        if_write => StreamingMatrixVecto_U0_out_V_V_write,
        if_dout => mvu2out_V_V_dout,
        if_empty_n => mvu2out_V_V_empty_n,
        if_read => StreamingDataWidthCo_U0_in_V_V_read);

    memOutStrm_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => StreamingDataWidthCo_U0_out_V_V_din,
        if_full_n => memOutStrm_V_V_full_n,
        if_write => StreamingDataWidthCo_U0_out_V_V_write,
        if_dout => memOutStrm_V_V_dout,
        if_empty_n => memOutStrm_V_V_empty_n,
        if_read => Stream2Mem_Batch_U0_memOutStrm_V_V_read);

    start_for_StreamingDataWidthCo_1_U0_U : component start_for_StreamingDataWidthCo_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_1_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_1_U0_full_n,
        if_write => Mem2Stream_Batch10_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_1_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_1_U0_empty_n,
        if_read => StreamingDataWidthCo_1_U0_ap_ready);

    start_for_Stream2Mem_Batch_U0_U : component start_for_Stream2Mem_Batch_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Stream2Mem_Batch_U0_din,
        if_full_n => start_for_Stream2Mem_Batch_U0_full_n,
        if_write => Mem2Stream_Batch10_U0_start_write,
        if_dout => start_for_Stream2Mem_Batch_U0_dout,
        if_empty_n => start_for_Stream2Mem_Batch_U0_empty_n,
        if_read => Stream2Mem_Batch_U0_ap_ready);

    start_for_StreamingDataWidthCo_2_U0_U : component start_for_StreamingDataWidthCo_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_2_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_2_U0_full_n,
        if_write => StreamingDataWidthCo_1_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_2_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_2_U0_empty_n,
        if_read => StreamingDataWidthCo_2_U0_ap_ready);

    start_for_StreamingConvolution_2_U0_U : component start_for_StreamingConvolution_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_2_U0_din,
        if_full_n => start_for_StreamingConvolution_2_U0_full_n,
        if_write => StreamingDataWidthCo_2_U0_start_write,
        if_dout => start_for_StreamingConvolution_2_U0_dout,
        if_empty_n => start_for_StreamingConvolution_2_U0_empty_n,
        if_read => StreamingConvolution_2_U0_ap_ready);

    start_for_Resid_StreamingDataW_11_U0_U : component start_for_Resid_StreamingDataW_11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_11_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_11_U0_full_n,
        if_write => StreamingFxdMatrixVe_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_11_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_11_U0_empty_n,
        if_read => Resid_StreamingDataW_11_U0_ap_ready);

    start_for_StreamingConvolution_U0_U : component start_for_StreamingConvolution_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_U0_din,
        if_full_n => start_for_StreamingConvolution_U0_full_n,
        if_write => Resid_StreamingDataW_11_U0_start_write,
        if_dout => start_for_StreamingConvolution_U0_dout,
        if_empty_n => start_for_StreamingConvolution_U0_empty_n,
        if_read => StreamingConvolution_U0_ap_ready);

    start_for_Resid_StreamingDataW_1_U0_U : component start_for_Resid_StreamingDataW_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_1_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_1_U0_full_n,
        if_write => StreamingConvolution_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_1_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_1_U0_empty_n,
        if_read => Resid_StreamingDataW_1_U0_ap_ready);

    start_for_Resid_StreamingDataW_5_U0_U : component start_for_Resid_StreamingDataW_5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_5_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_5_U0_full_n,
        if_write => StreamingMatrixVecto_4_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_5_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_5_U0_empty_n,
        if_read => Resid_StreamingDataW_5_U0_ap_ready);

    start_for_StreamingMaxPool_Bat_U0_U : component start_for_StreamingMaxPool_Bat_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingMaxPool_Bat_U0_din,
        if_full_n => start_for_StreamingMaxPool_Bat_U0_full_n,
        if_write => Resid_StreamingDataW_5_U0_start_write,
        if_dout => start_for_StreamingMaxPool_Bat_U0_dout,
        if_empty_n => start_for_StreamingMaxPool_Bat_U0_empty_n,
        if_read => StreamingMaxPool_Bat_U0_ap_ready);

    start_for_StreamingConvolution_1_U0_U : component start_for_StreamingConvolution_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_1_U0_din,
        if_full_n => start_for_StreamingConvolution_1_U0_full_n,
        if_write => StreamingMaxPool_Bat_U0_start_write,
        if_dout => start_for_StreamingConvolution_1_U0_dout,
        if_empty_n => start_for_StreamingConvolution_1_U0_empty_n,
        if_read => StreamingConvolution_1_U0_ap_ready);

    start_for_Resid_StreamingDataW_2_U0_U : component start_for_Resid_StreamingDataW_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_2_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_2_U0_full_n,
        if_write => StreamingConvolution_1_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_2_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_2_U0_empty_n,
        if_read => Resid_StreamingDataW_2_U0_ap_ready);

    start_for_Resid_StreamingDataW_13_U0_U : component start_for_Resid_StreamingDataW_13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_13_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_13_U0_full_n,
        if_write => StreamingMatrixVecto_6_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_13_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_13_U0_empty_n,
        if_read => Resid_StreamingDataW_13_U0_ap_ready);

    start_for_StreamingConvolution_5_U0_U : component start_for_StreamingConvolution_5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_5_U0_din,
        if_full_n => start_for_StreamingConvolution_5_U0_full_n,
        if_write => Resid_StreamingDataW_13_U0_start_write,
        if_dout => start_for_StreamingConvolution_5_U0_dout,
        if_empty_n => start_for_StreamingConvolution_5_U0_empty_n,
        if_read => StreamingConvolution_5_U0_ap_ready);

    start_for_Resid_StreamingDataW_14_U0_U : component start_for_Resid_StreamingDataW_14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_14_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_14_U0_full_n,
        if_write => StreamingConvolution_5_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_14_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_14_U0_empty_n,
        if_read => Resid_StreamingDataW_14_U0_ap_ready);

    start_for_Resid_StreamingDataW_12_U0_U : component start_for_Resid_StreamingDataW_12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_12_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_12_U0_full_n,
        if_write => StreamingMatrixVecto_7_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_12_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_12_U0_empty_n,
        if_read => Resid_StreamingDataW_12_U0_ap_ready);

    start_for_StreamingMaxPool_Bat_1_U0_U : component start_for_StreamingMaxPool_Bat_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingMaxPool_Bat_1_U0_din,
        if_full_n => start_for_StreamingMaxPool_Bat_1_U0_full_n,
        if_write => Resid_StreamingDataW_12_U0_start_write,
        if_dout => start_for_StreamingMaxPool_Bat_1_U0_dout,
        if_empty_n => start_for_StreamingMaxPool_Bat_1_U0_empty_n,
        if_read => StreamingMaxPool_Bat_1_U0_ap_ready);

    start_for_StreamingConvolution_4_U0_U : component start_for_StreamingConvolution_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_4_U0_din,
        if_full_n => start_for_StreamingConvolution_4_U0_full_n,
        if_write => StreamingMaxPool_Bat_1_U0_start_write,
        if_dout => start_for_StreamingConvolution_4_U0_dout,
        if_empty_n => start_for_StreamingConvolution_4_U0_empty_n,
        if_read => StreamingConvolution_4_U0_ap_ready);

    start_for_Resid_StreamingDataW_15_U0_U : component start_for_Resid_StreamingDataW_15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_15_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_15_U0_full_n,
        if_write => StreamingConvolution_4_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_15_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_15_U0_empty_n,
        if_read => Resid_StreamingDataW_15_U0_ap_ready);

    start_for_Resid_StreamingDataW_4_U0_U : component start_for_Resid_StreamingDataW_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_4_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_4_U0_full_n,
        if_write => StreamingMatrixVecto_3_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_4_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_4_U0_empty_n,
        if_read => Resid_StreamingDataW_4_U0_ap_ready);

    start_for_StreamingConvolution_3_U0_U : component start_for_StreamingConvolution_3_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingConvolution_3_U0_din,
        if_full_n => start_for_StreamingConvolution_3_U0_full_n,
        if_write => Resid_StreamingDataW_4_U0_start_write,
        if_dout => start_for_StreamingConvolution_3_U0_dout,
        if_empty_n => start_for_StreamingConvolution_3_U0_empty_n,
        if_read => StreamingConvolution_3_U0_ap_ready);

    start_for_Resid_StreamingDataW_7_U0_U : component start_for_Resid_StreamingDataW_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_7_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_7_U0_full_n,
        if_write => StreamingConvolution_3_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_7_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_7_U0_empty_n,
        if_read => Resid_StreamingDataW_7_U0_ap_ready);

    start_for_Resid_StreamingDataW_10_U0_U : component start_for_Resid_StreamingDataW_10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_10_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_10_U0_full_n,
        if_write => StreamingMatrixVecto_5_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_10_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_10_U0_empty_n,
        if_read => Resid_StreamingDataW_10_U0_ap_ready);

    start_for_Resid_StreamingDataW_6_U0_U : component start_for_Resid_StreamingDataW_6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_6_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_6_U0_full_n,
        if_write => Resid_StreamingDataW_10_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_6_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_6_U0_empty_n,
        if_read => Resid_StreamingDataW_6_U0_ap_ready);

    start_for_Resid_StreamingDataW_9_U0_U : component start_for_Resid_StreamingDataW_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_9_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_9_U0_full_n,
        if_write => StreamingMatrixVecto_2_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_9_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_9_U0_empty_n,
        if_read => Resid_StreamingDataW_9_U0_ap_ready);

    start_for_Resid_StreamingDataW_U0_U : component start_for_Resid_StreamingDataW_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_U0_full_n,
        if_write => Resid_StreamingDataW_9_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_U0_empty_n,
        if_read => Resid_StreamingDataW_U0_ap_ready);

    start_for_Resid_StreamingDataW_8_U0_U : component start_for_Resid_StreamingDataW_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_8_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_8_U0_full_n,
        if_write => StreamingMatrixVecto_1_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_8_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_8_U0_empty_n,
        if_read => Resid_StreamingDataW_8_U0_ap_ready);

    start_for_Resid_StreamingDataW_3_U0_U : component start_for_Resid_StreamingDataW_3_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resid_StreamingDataW_3_U0_din,
        if_full_n => start_for_Resid_StreamingDataW_3_U0_full_n,
        if_write => Resid_StreamingDataW_8_U0_start_write,
        if_dout => start_for_Resid_StreamingDataW_3_U0_dout,
        if_empty_n => start_for_Resid_StreamingDataW_3_U0_empty_n,
        if_read => Resid_StreamingDataW_3_U0_ap_ready);

    start_for_StreamingDataWidthCo_U0_U : component start_for_StreamingDataWidthCo_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_StreamingDataWidthCo_U0_din,
        if_full_n => start_for_StreamingDataWidthCo_U0_full_n,
        if_write => StreamingMatrixVecto_U0_start_write,
        if_dout => start_for_StreamingDataWidthCo_U0_dout,
        if_empty_n => start_for_StreamingDataWidthCo_U0_empty_n,
        if_read => StreamingDataWidthCo_U0_ap_ready);





    ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready <= ap_sync_Mem2Stream_Batch10_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready <= ap_sync_StreamingFxdMatrixVe_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready <= ap_sync_StreamingMatrixVecto_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready <= ap_sync_StreamingMatrixVecto_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready <= ap_sync_StreamingMatrixVecto_3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready <= ap_sync_StreamingMatrixVecto_4_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready <= ap_sync_StreamingMatrixVecto_5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready <= ap_sync_StreamingMatrixVecto_6_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready <= ap_sync_StreamingMatrixVecto_7_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_StreamingMatrixVecto_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_StreamingMatrixVecto_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_StreamingMatrixVecto_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_StreamingMatrixVecto_U0_ap_ready <= ap_sync_StreamingMatrixVecto_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Mem2Stream_Batch10_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Mem2Stream_Batch10_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Mem2Stream_Batch10_U0_ap_ready_count <= std_logic_vector(unsigned(Mem2Stream_Batch10_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Mem2Stream_Batch10_U0_ap_ready))) then 
                Mem2Stream_Batch10_U0_ap_ready_count <= std_logic_vector(unsigned(Mem2Stream_Batch10_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingFxdMatrixVe_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingFxdMatrixVe_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingFxdMatrixVe_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingFxdMatrixVe_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingFxdMatrixVe_U0_ap_ready))) then 
                StreamingFxdMatrixVe_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingFxdMatrixVe_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_1_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_1_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_1_U0_ap_ready))) then 
                StreamingMatrixVecto_1_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_2_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_2_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_2_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_2_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_2_U0_ap_ready))) then 
                StreamingMatrixVecto_2_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_2_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_3_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_3_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_3_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_3_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_3_U0_ap_ready))) then 
                StreamingMatrixVecto_3_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_3_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_4_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_4_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_4_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_4_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_4_U0_ap_ready))) then 
                StreamingMatrixVecto_4_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_4_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_5_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_5_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_5_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_5_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_5_U0_ap_ready))) then 
                StreamingMatrixVecto_5_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_5_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_6_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_6_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_6_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_6_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_6_U0_ap_ready))) then 
                StreamingMatrixVecto_6_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_6_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_7_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_7_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_7_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_7_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_7_U0_ap_ready))) then 
                StreamingMatrixVecto_7_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_7_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    StreamingMatrixVecto_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = StreamingMatrixVecto_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                StreamingMatrixVecto_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = StreamingMatrixVecto_U0_ap_ready))) then 
                StreamingMatrixVecto_U0_ap_ready_count <= std_logic_vector(unsigned(StreamingMatrixVecto_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Mem2Stream_Batch10_U0_ap_continue <= ap_const_logic_1;
    Mem2Stream_Batch10_U0_ap_start <= ((ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Mem2Stream_Batch10_U0_start_full_n <= (start_for_StreamingDataWidthCo_1_U0_full_n and start_for_Stream2Mem_Batch_U0_full_n);
    Resid_StreamingDataW_10_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_10_U0_ap_start <= start_for_Resid_StreamingDataW_10_U0_empty_n;
    Resid_StreamingDataW_11_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_11_U0_ap_start <= start_for_Resid_StreamingDataW_11_U0_empty_n;
    Resid_StreamingDataW_12_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_12_U0_ap_start <= start_for_Resid_StreamingDataW_12_U0_empty_n;
    Resid_StreamingDataW_13_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_13_U0_ap_start <= start_for_Resid_StreamingDataW_13_U0_empty_n;
    Resid_StreamingDataW_14_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_14_U0_ap_start <= start_for_Resid_StreamingDataW_14_U0_empty_n;
    Resid_StreamingDataW_14_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_14_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_15_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_15_U0_ap_start <= start_for_Resid_StreamingDataW_15_U0_empty_n;
    Resid_StreamingDataW_15_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_15_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_1_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_1_U0_ap_start <= start_for_Resid_StreamingDataW_1_U0_empty_n;
    Resid_StreamingDataW_1_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_1_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_2_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_2_U0_ap_start <= start_for_Resid_StreamingDataW_2_U0_empty_n;
    Resid_StreamingDataW_2_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_2_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_3_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_3_U0_ap_start <= start_for_Resid_StreamingDataW_3_U0_empty_n;
    Resid_StreamingDataW_3_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_3_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_4_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_4_U0_ap_start <= start_for_Resid_StreamingDataW_4_U0_empty_n;
    Resid_StreamingDataW_5_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_5_U0_ap_start <= start_for_Resid_StreamingDataW_5_U0_empty_n;
    Resid_StreamingDataW_6_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_6_U0_ap_start <= start_for_Resid_StreamingDataW_6_U0_empty_n;
    Resid_StreamingDataW_6_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_6_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_7_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_7_U0_ap_start <= start_for_Resid_StreamingDataW_7_U0_empty_n;
    Resid_StreamingDataW_7_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_7_U0_start_write <= ap_const_logic_0;
    Resid_StreamingDataW_8_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_8_U0_ap_start <= start_for_Resid_StreamingDataW_8_U0_empty_n;
    Resid_StreamingDataW_9_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_9_U0_ap_start <= start_for_Resid_StreamingDataW_9_U0_empty_n;
    Resid_StreamingDataW_U0_ap_continue <= ap_const_logic_1;
    Resid_StreamingDataW_U0_ap_start <= start_for_Resid_StreamingDataW_U0_empty_n;
    Resid_StreamingDataW_U0_start_full_n <= ap_const_logic_1;
    Resid_StreamingDataW_U0_start_write <= ap_const_logic_0;
    Stream2Mem_Batch_U0_ap_continue <= ap_continue;
    Stream2Mem_Batch_U0_ap_start <= start_for_Stream2Mem_Batch_U0_empty_n;
    Stream2Mem_Batch_U0_start_full_n <= ap_const_logic_1;
    Stream2Mem_Batch_U0_start_write <= ap_const_logic_0;
    StreamingConvolution_1_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_1_U0_ap_start <= start_for_StreamingConvolution_1_U0_empty_n;
    StreamingConvolution_2_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_2_U0_ap_start <= start_for_StreamingConvolution_2_U0_empty_n;
    StreamingConvolution_2_U0_start_full_n <= ap_const_logic_1;
    StreamingConvolution_2_U0_start_write <= ap_const_logic_0;
    StreamingConvolution_3_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_3_U0_ap_start <= start_for_StreamingConvolution_3_U0_empty_n;
    StreamingConvolution_4_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_4_U0_ap_start <= start_for_StreamingConvolution_4_U0_empty_n;
    StreamingConvolution_5_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_5_U0_ap_start <= start_for_StreamingConvolution_5_U0_empty_n;
    StreamingConvolution_U0_ap_continue <= ap_const_logic_1;
    StreamingConvolution_U0_ap_start <= start_for_StreamingConvolution_U0_empty_n;
    StreamingDataWidthCo_1_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_1_U0_ap_start <= start_for_StreamingDataWidthCo_1_U0_empty_n;
    StreamingDataWidthCo_2_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_2_U0_ap_start <= start_for_StreamingDataWidthCo_2_U0_empty_n;
    StreamingDataWidthCo_U0_ap_continue <= ap_const_logic_1;
    StreamingDataWidthCo_U0_ap_start <= start_for_StreamingDataWidthCo_U0_empty_n;
    StreamingDataWidthCo_U0_start_full_n <= ap_const_logic_1;
    StreamingDataWidthCo_U0_start_write <= ap_const_logic_0;
    StreamingFxdMatrixVe_U0_ap_continue <= ap_const_logic_1;
    StreamingFxdMatrixVe_U0_ap_start <= ((ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_1_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_1_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_2_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_2_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_3_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_3_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_4_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_4_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_5_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_5_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_6_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_6_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_7_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_7_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMatrixVecto_U0_ap_continue <= ap_const_logic_1;
    StreamingMatrixVecto_U0_ap_start <= ((ap_sync_reg_StreamingMatrixVecto_U0_ap_ready xor ap_const_logic_1) and ap_start);
    StreamingMaxPool_Bat_1_U0_ap_continue <= ap_const_logic_1;
    StreamingMaxPool_Bat_1_U0_ap_start <= start_for_StreamingMaxPool_Bat_1_U0_empty_n;
    StreamingMaxPool_Bat_U0_ap_continue <= ap_const_logic_1;
    StreamingMaxPool_Bat_U0_ap_start <= start_for_StreamingMaxPool_Bat_U0_empty_n;
    alphaMem0_V_0_address0 <= StreamingFxdMatrixVe_U0_alphaMem_0_V_address0;
    alphaMem0_V_0_address1 <= ap_const_lv2_0;
    alphaMem0_V_0_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_0_V_ce0;
    alphaMem0_V_0_ce1 <= ap_const_logic_0;
    alphaMem0_V_0_d0 <= ap_const_lv24_0;
    alphaMem0_V_0_d1 <= ap_const_lv24_0;
    alphaMem0_V_0_we0 <= ap_const_logic_0;
    alphaMem0_V_0_we1 <= ap_const_logic_0;
    alphaMem0_V_10_address0 <= StreamingFxdMatrixVe_U0_alphaMem_10_V_address0;
    alphaMem0_V_10_address1 <= ap_const_lv2_0;
    alphaMem0_V_10_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_10_V_ce0;
    alphaMem0_V_10_ce1 <= ap_const_logic_0;
    alphaMem0_V_10_d0 <= ap_const_lv24_0;
    alphaMem0_V_10_d1 <= ap_const_lv24_0;
    alphaMem0_V_10_we0 <= ap_const_logic_0;
    alphaMem0_V_10_we1 <= ap_const_logic_0;
    alphaMem0_V_11_address0 <= StreamingFxdMatrixVe_U0_alphaMem_11_V_address0;
    alphaMem0_V_11_address1 <= ap_const_lv2_0;
    alphaMem0_V_11_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_11_V_ce0;
    alphaMem0_V_11_ce1 <= ap_const_logic_0;
    alphaMem0_V_11_d0 <= ap_const_lv24_0;
    alphaMem0_V_11_d1 <= ap_const_lv24_0;
    alphaMem0_V_11_we0 <= ap_const_logic_0;
    alphaMem0_V_11_we1 <= ap_const_logic_0;
    alphaMem0_V_12_address0 <= StreamingFxdMatrixVe_U0_alphaMem_12_V_address0;
    alphaMem0_V_12_address1 <= ap_const_lv2_0;
    alphaMem0_V_12_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_12_V_ce0;
    alphaMem0_V_12_ce1 <= ap_const_logic_0;
    alphaMem0_V_12_d0 <= ap_const_lv24_0;
    alphaMem0_V_12_d1 <= ap_const_lv24_0;
    alphaMem0_V_12_we0 <= ap_const_logic_0;
    alphaMem0_V_12_we1 <= ap_const_logic_0;
    alphaMem0_V_13_address0 <= StreamingFxdMatrixVe_U0_alphaMem_13_V_address0;
    alphaMem0_V_13_address1 <= ap_const_lv2_0;
    alphaMem0_V_13_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_13_V_ce0;
    alphaMem0_V_13_ce1 <= ap_const_logic_0;
    alphaMem0_V_13_d0 <= ap_const_lv24_0;
    alphaMem0_V_13_d1 <= ap_const_lv24_0;
    alphaMem0_V_13_we0 <= ap_const_logic_0;
    alphaMem0_V_13_we1 <= ap_const_logic_0;
    alphaMem0_V_14_address0 <= StreamingFxdMatrixVe_U0_alphaMem_14_V_address0;
    alphaMem0_V_14_address1 <= ap_const_lv2_0;
    alphaMem0_V_14_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_14_V_ce0;
    alphaMem0_V_14_ce1 <= ap_const_logic_0;
    alphaMem0_V_14_d0 <= ap_const_lv24_0;
    alphaMem0_V_14_d1 <= ap_const_lv24_0;
    alphaMem0_V_14_we0 <= ap_const_logic_0;
    alphaMem0_V_14_we1 <= ap_const_logic_0;
    alphaMem0_V_15_address0 <= StreamingFxdMatrixVe_U0_alphaMem_15_V_address0;
    alphaMem0_V_15_address1 <= ap_const_lv2_0;
    alphaMem0_V_15_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_15_V_ce0;
    alphaMem0_V_15_ce1 <= ap_const_logic_0;
    alphaMem0_V_15_d0 <= ap_const_lv24_0;
    alphaMem0_V_15_d1 <= ap_const_lv24_0;
    alphaMem0_V_15_we0 <= ap_const_logic_0;
    alphaMem0_V_15_we1 <= ap_const_logic_0;
    alphaMem0_V_1_address0 <= StreamingFxdMatrixVe_U0_alphaMem_1_V_address0;
    alphaMem0_V_1_address1 <= ap_const_lv2_0;
    alphaMem0_V_1_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_1_V_ce0;
    alphaMem0_V_1_ce1 <= ap_const_logic_0;
    alphaMem0_V_1_d0 <= ap_const_lv24_0;
    alphaMem0_V_1_d1 <= ap_const_lv24_0;
    alphaMem0_V_1_we0 <= ap_const_logic_0;
    alphaMem0_V_1_we1 <= ap_const_logic_0;
    alphaMem0_V_2_address0 <= StreamingFxdMatrixVe_U0_alphaMem_2_V_address0;
    alphaMem0_V_2_address1 <= ap_const_lv2_0;
    alphaMem0_V_2_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_2_V_ce0;
    alphaMem0_V_2_ce1 <= ap_const_logic_0;
    alphaMem0_V_2_d0 <= ap_const_lv24_0;
    alphaMem0_V_2_d1 <= ap_const_lv24_0;
    alphaMem0_V_2_we0 <= ap_const_logic_0;
    alphaMem0_V_2_we1 <= ap_const_logic_0;
    alphaMem0_V_3_address0 <= StreamingFxdMatrixVe_U0_alphaMem_3_V_address0;
    alphaMem0_V_3_address1 <= ap_const_lv2_0;
    alphaMem0_V_3_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_3_V_ce0;
    alphaMem0_V_3_ce1 <= ap_const_logic_0;
    alphaMem0_V_3_d0 <= ap_const_lv24_0;
    alphaMem0_V_3_d1 <= ap_const_lv24_0;
    alphaMem0_V_3_we0 <= ap_const_logic_0;
    alphaMem0_V_3_we1 <= ap_const_logic_0;
    alphaMem0_V_4_address0 <= StreamingFxdMatrixVe_U0_alphaMem_4_V_address0;
    alphaMem0_V_4_address1 <= ap_const_lv2_0;
    alphaMem0_V_4_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_4_V_ce0;
    alphaMem0_V_4_ce1 <= ap_const_logic_0;
    alphaMem0_V_4_d0 <= ap_const_lv24_0;
    alphaMem0_V_4_d1 <= ap_const_lv24_0;
    alphaMem0_V_4_we0 <= ap_const_logic_0;
    alphaMem0_V_4_we1 <= ap_const_logic_0;
    alphaMem0_V_5_address0 <= StreamingFxdMatrixVe_U0_alphaMem_5_V_address0;
    alphaMem0_V_5_address1 <= ap_const_lv2_0;
    alphaMem0_V_5_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_5_V_ce0;
    alphaMem0_V_5_ce1 <= ap_const_logic_0;
    alphaMem0_V_5_d0 <= ap_const_lv24_0;
    alphaMem0_V_5_d1 <= ap_const_lv24_0;
    alphaMem0_V_5_we0 <= ap_const_logic_0;
    alphaMem0_V_5_we1 <= ap_const_logic_0;
    alphaMem0_V_6_address0 <= StreamingFxdMatrixVe_U0_alphaMem_6_V_address0;
    alphaMem0_V_6_address1 <= ap_const_lv2_0;
    alphaMem0_V_6_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_6_V_ce0;
    alphaMem0_V_6_ce1 <= ap_const_logic_0;
    alphaMem0_V_6_d0 <= ap_const_lv24_0;
    alphaMem0_V_6_d1 <= ap_const_lv24_0;
    alphaMem0_V_6_we0 <= ap_const_logic_0;
    alphaMem0_V_6_we1 <= ap_const_logic_0;
    alphaMem0_V_7_address0 <= StreamingFxdMatrixVe_U0_alphaMem_7_V_address0;
    alphaMem0_V_7_address1 <= ap_const_lv2_0;
    alphaMem0_V_7_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_7_V_ce0;
    alphaMem0_V_7_ce1 <= ap_const_logic_0;
    alphaMem0_V_7_d0 <= ap_const_lv24_0;
    alphaMem0_V_7_d1 <= ap_const_lv24_0;
    alphaMem0_V_7_we0 <= ap_const_logic_0;
    alphaMem0_V_7_we1 <= ap_const_logic_0;
    alphaMem0_V_8_address0 <= StreamingFxdMatrixVe_U0_alphaMem_8_V_address0;
    alphaMem0_V_8_address1 <= ap_const_lv2_0;
    alphaMem0_V_8_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_8_V_ce0;
    alphaMem0_V_8_ce1 <= ap_const_logic_0;
    alphaMem0_V_8_d0 <= ap_const_lv24_0;
    alphaMem0_V_8_d1 <= ap_const_lv24_0;
    alphaMem0_V_8_we0 <= ap_const_logic_0;
    alphaMem0_V_8_we1 <= ap_const_logic_0;
    alphaMem0_V_9_address0 <= StreamingFxdMatrixVe_U0_alphaMem_9_V_address0;
    alphaMem0_V_9_address1 <= ap_const_lv2_0;
    alphaMem0_V_9_ce0 <= StreamingFxdMatrixVe_U0_alphaMem_9_V_ce0;
    alphaMem0_V_9_ce1 <= ap_const_logic_0;
    alphaMem0_V_9_d0 <= ap_const_lv24_0;
    alphaMem0_V_9_d1 <= ap_const_lv24_0;
    alphaMem0_V_9_we0 <= ap_const_logic_0;
    alphaMem0_V_9_we1 <= ap_const_logic_0;
    alphaMem1_V_0_address0 <= StreamingMatrixVecto_4_U0_alphaMem_0_V_address0;
    alphaMem1_V_0_address1 <= ap_const_lv1_0;
    alphaMem1_V_0_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_0_V_ce0;
    alphaMem1_V_0_ce1 <= ap_const_logic_0;
    alphaMem1_V_0_d0 <= ap_const_lv24_0;
    alphaMem1_V_0_d1 <= ap_const_lv24_0;
    alphaMem1_V_0_we0 <= ap_const_logic_0;
    alphaMem1_V_0_we1 <= ap_const_logic_0;
    alphaMem1_V_10_address0 <= StreamingMatrixVecto_4_U0_alphaMem_10_V_address0;
    alphaMem1_V_10_address1 <= ap_const_lv1_0;
    alphaMem1_V_10_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_10_V_ce0;
    alphaMem1_V_10_ce1 <= ap_const_logic_0;
    alphaMem1_V_10_d0 <= ap_const_lv24_0;
    alphaMem1_V_10_d1 <= ap_const_lv24_0;
    alphaMem1_V_10_we0 <= ap_const_logic_0;
    alphaMem1_V_10_we1 <= ap_const_logic_0;
    alphaMem1_V_11_address0 <= StreamingMatrixVecto_4_U0_alphaMem_11_V_address0;
    alphaMem1_V_11_address1 <= ap_const_lv1_0;
    alphaMem1_V_11_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_11_V_ce0;
    alphaMem1_V_11_ce1 <= ap_const_logic_0;
    alphaMem1_V_11_d0 <= ap_const_lv24_0;
    alphaMem1_V_11_d1 <= ap_const_lv24_0;
    alphaMem1_V_11_we0 <= ap_const_logic_0;
    alphaMem1_V_11_we1 <= ap_const_logic_0;
    alphaMem1_V_12_address0 <= StreamingMatrixVecto_4_U0_alphaMem_12_V_address0;
    alphaMem1_V_12_address1 <= ap_const_lv1_0;
    alphaMem1_V_12_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_12_V_ce0;
    alphaMem1_V_12_ce1 <= ap_const_logic_0;
    alphaMem1_V_12_d0 <= ap_const_lv24_0;
    alphaMem1_V_12_d1 <= ap_const_lv24_0;
    alphaMem1_V_12_we0 <= ap_const_logic_0;
    alphaMem1_V_12_we1 <= ap_const_logic_0;
    alphaMem1_V_13_address0 <= StreamingMatrixVecto_4_U0_alphaMem_13_V_address0;
    alphaMem1_V_13_address1 <= ap_const_lv1_0;
    alphaMem1_V_13_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_13_V_ce0;
    alphaMem1_V_13_ce1 <= ap_const_logic_0;
    alphaMem1_V_13_d0 <= ap_const_lv24_0;
    alphaMem1_V_13_d1 <= ap_const_lv24_0;
    alphaMem1_V_13_we0 <= ap_const_logic_0;
    alphaMem1_V_13_we1 <= ap_const_logic_0;
    alphaMem1_V_14_address0 <= StreamingMatrixVecto_4_U0_alphaMem_14_V_address0;
    alphaMem1_V_14_address1 <= ap_const_lv1_0;
    alphaMem1_V_14_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_14_V_ce0;
    alphaMem1_V_14_ce1 <= ap_const_logic_0;
    alphaMem1_V_14_d0 <= ap_const_lv24_0;
    alphaMem1_V_14_d1 <= ap_const_lv24_0;
    alphaMem1_V_14_we0 <= ap_const_logic_0;
    alphaMem1_V_14_we1 <= ap_const_logic_0;
    alphaMem1_V_15_address0 <= StreamingMatrixVecto_4_U0_alphaMem_15_V_address0;
    alphaMem1_V_15_address1 <= ap_const_lv1_0;
    alphaMem1_V_15_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_15_V_ce0;
    alphaMem1_V_15_ce1 <= ap_const_logic_0;
    alphaMem1_V_15_d0 <= ap_const_lv24_0;
    alphaMem1_V_15_d1 <= ap_const_lv24_0;
    alphaMem1_V_15_we0 <= ap_const_logic_0;
    alphaMem1_V_15_we1 <= ap_const_logic_0;
    alphaMem1_V_16_address0 <= StreamingMatrixVecto_4_U0_alphaMem_16_V_address0;
    alphaMem1_V_16_address1 <= ap_const_lv1_0;
    alphaMem1_V_16_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_16_V_ce0;
    alphaMem1_V_16_ce1 <= ap_const_logic_0;
    alphaMem1_V_16_d0 <= ap_const_lv24_0;
    alphaMem1_V_16_d1 <= ap_const_lv24_0;
    alphaMem1_V_16_we0 <= ap_const_logic_0;
    alphaMem1_V_16_we1 <= ap_const_logic_0;
    alphaMem1_V_17_address0 <= StreamingMatrixVecto_4_U0_alphaMem_17_V_address0;
    alphaMem1_V_17_address1 <= ap_const_lv1_0;
    alphaMem1_V_17_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_17_V_ce0;
    alphaMem1_V_17_ce1 <= ap_const_logic_0;
    alphaMem1_V_17_d0 <= ap_const_lv24_0;
    alphaMem1_V_17_d1 <= ap_const_lv24_0;
    alphaMem1_V_17_we0 <= ap_const_logic_0;
    alphaMem1_V_17_we1 <= ap_const_logic_0;
    alphaMem1_V_18_address0 <= StreamingMatrixVecto_4_U0_alphaMem_18_V_address0;
    alphaMem1_V_18_address1 <= ap_const_lv1_0;
    alphaMem1_V_18_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_18_V_ce0;
    alphaMem1_V_18_ce1 <= ap_const_logic_0;
    alphaMem1_V_18_d0 <= ap_const_lv24_0;
    alphaMem1_V_18_d1 <= ap_const_lv24_0;
    alphaMem1_V_18_we0 <= ap_const_logic_0;
    alphaMem1_V_18_we1 <= ap_const_logic_0;
    alphaMem1_V_19_address0 <= StreamingMatrixVecto_4_U0_alphaMem_19_V_address0;
    alphaMem1_V_19_address1 <= ap_const_lv1_0;
    alphaMem1_V_19_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_19_V_ce0;
    alphaMem1_V_19_ce1 <= ap_const_logic_0;
    alphaMem1_V_19_d0 <= ap_const_lv24_0;
    alphaMem1_V_19_d1 <= ap_const_lv24_0;
    alphaMem1_V_19_we0 <= ap_const_logic_0;
    alphaMem1_V_19_we1 <= ap_const_logic_0;
    alphaMem1_V_1_address0 <= StreamingMatrixVecto_4_U0_alphaMem_1_V_address0;
    alphaMem1_V_1_address1 <= ap_const_lv1_0;
    alphaMem1_V_1_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_1_V_ce0;
    alphaMem1_V_1_ce1 <= ap_const_logic_0;
    alphaMem1_V_1_d0 <= ap_const_lv24_0;
    alphaMem1_V_1_d1 <= ap_const_lv24_0;
    alphaMem1_V_1_we0 <= ap_const_logic_0;
    alphaMem1_V_1_we1 <= ap_const_logic_0;
    alphaMem1_V_20_address0 <= StreamingMatrixVecto_4_U0_alphaMem_20_V_address0;
    alphaMem1_V_20_address1 <= ap_const_lv1_0;
    alphaMem1_V_20_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_20_V_ce0;
    alphaMem1_V_20_ce1 <= ap_const_logic_0;
    alphaMem1_V_20_d0 <= ap_const_lv24_0;
    alphaMem1_V_20_d1 <= ap_const_lv24_0;
    alphaMem1_V_20_we0 <= ap_const_logic_0;
    alphaMem1_V_20_we1 <= ap_const_logic_0;
    alphaMem1_V_21_address0 <= StreamingMatrixVecto_4_U0_alphaMem_21_V_address0;
    alphaMem1_V_21_address1 <= ap_const_lv1_0;
    alphaMem1_V_21_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_21_V_ce0;
    alphaMem1_V_21_ce1 <= ap_const_logic_0;
    alphaMem1_V_21_d0 <= ap_const_lv24_0;
    alphaMem1_V_21_d1 <= ap_const_lv24_0;
    alphaMem1_V_21_we0 <= ap_const_logic_0;
    alphaMem1_V_21_we1 <= ap_const_logic_0;
    alphaMem1_V_22_address0 <= StreamingMatrixVecto_4_U0_alphaMem_22_V_address0;
    alphaMem1_V_22_address1 <= ap_const_lv1_0;
    alphaMem1_V_22_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_22_V_ce0;
    alphaMem1_V_22_ce1 <= ap_const_logic_0;
    alphaMem1_V_22_d0 <= ap_const_lv24_0;
    alphaMem1_V_22_d1 <= ap_const_lv24_0;
    alphaMem1_V_22_we0 <= ap_const_logic_0;
    alphaMem1_V_22_we1 <= ap_const_logic_0;
    alphaMem1_V_23_address0 <= StreamingMatrixVecto_4_U0_alphaMem_23_V_address0;
    alphaMem1_V_23_address1 <= ap_const_lv1_0;
    alphaMem1_V_23_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_23_V_ce0;
    alphaMem1_V_23_ce1 <= ap_const_logic_0;
    alphaMem1_V_23_d0 <= ap_const_lv24_0;
    alphaMem1_V_23_d1 <= ap_const_lv24_0;
    alphaMem1_V_23_we0 <= ap_const_logic_0;
    alphaMem1_V_23_we1 <= ap_const_logic_0;
    alphaMem1_V_24_address0 <= StreamingMatrixVecto_4_U0_alphaMem_24_V_address0;
    alphaMem1_V_24_address1 <= ap_const_lv1_0;
    alphaMem1_V_24_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_24_V_ce0;
    alphaMem1_V_24_ce1 <= ap_const_logic_0;
    alphaMem1_V_24_d0 <= ap_const_lv24_0;
    alphaMem1_V_24_d1 <= ap_const_lv24_0;
    alphaMem1_V_24_we0 <= ap_const_logic_0;
    alphaMem1_V_24_we1 <= ap_const_logic_0;
    alphaMem1_V_25_address0 <= StreamingMatrixVecto_4_U0_alphaMem_25_V_address0;
    alphaMem1_V_25_address1 <= ap_const_lv1_0;
    alphaMem1_V_25_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_25_V_ce0;
    alphaMem1_V_25_ce1 <= ap_const_logic_0;
    alphaMem1_V_25_d0 <= ap_const_lv24_0;
    alphaMem1_V_25_d1 <= ap_const_lv24_0;
    alphaMem1_V_25_we0 <= ap_const_logic_0;
    alphaMem1_V_25_we1 <= ap_const_logic_0;
    alphaMem1_V_26_address0 <= StreamingMatrixVecto_4_U0_alphaMem_26_V_address0;
    alphaMem1_V_26_address1 <= ap_const_lv1_0;
    alphaMem1_V_26_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_26_V_ce0;
    alphaMem1_V_26_ce1 <= ap_const_logic_0;
    alphaMem1_V_26_d0 <= ap_const_lv24_0;
    alphaMem1_V_26_d1 <= ap_const_lv24_0;
    alphaMem1_V_26_we0 <= ap_const_logic_0;
    alphaMem1_V_26_we1 <= ap_const_logic_0;
    alphaMem1_V_27_address0 <= StreamingMatrixVecto_4_U0_alphaMem_27_V_address0;
    alphaMem1_V_27_address1 <= ap_const_lv1_0;
    alphaMem1_V_27_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_27_V_ce0;
    alphaMem1_V_27_ce1 <= ap_const_logic_0;
    alphaMem1_V_27_d0 <= ap_const_lv24_0;
    alphaMem1_V_27_d1 <= ap_const_lv24_0;
    alphaMem1_V_27_we0 <= ap_const_logic_0;
    alphaMem1_V_27_we1 <= ap_const_logic_0;
    alphaMem1_V_28_address0 <= StreamingMatrixVecto_4_U0_alphaMem_28_V_address0;
    alphaMem1_V_28_address1 <= ap_const_lv1_0;
    alphaMem1_V_28_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_28_V_ce0;
    alphaMem1_V_28_ce1 <= ap_const_logic_0;
    alphaMem1_V_28_d0 <= ap_const_lv24_0;
    alphaMem1_V_28_d1 <= ap_const_lv24_0;
    alphaMem1_V_28_we0 <= ap_const_logic_0;
    alphaMem1_V_28_we1 <= ap_const_logic_0;
    alphaMem1_V_29_address0 <= StreamingMatrixVecto_4_U0_alphaMem_29_V_address0;
    alphaMem1_V_29_address1 <= ap_const_lv1_0;
    alphaMem1_V_29_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_29_V_ce0;
    alphaMem1_V_29_ce1 <= ap_const_logic_0;
    alphaMem1_V_29_d0 <= ap_const_lv24_0;
    alphaMem1_V_29_d1 <= ap_const_lv24_0;
    alphaMem1_V_29_we0 <= ap_const_logic_0;
    alphaMem1_V_29_we1 <= ap_const_logic_0;
    alphaMem1_V_2_address0 <= StreamingMatrixVecto_4_U0_alphaMem_2_V_address0;
    alphaMem1_V_2_address1 <= ap_const_lv1_0;
    alphaMem1_V_2_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_2_V_ce0;
    alphaMem1_V_2_ce1 <= ap_const_logic_0;
    alphaMem1_V_2_d0 <= ap_const_lv24_0;
    alphaMem1_V_2_d1 <= ap_const_lv24_0;
    alphaMem1_V_2_we0 <= ap_const_logic_0;
    alphaMem1_V_2_we1 <= ap_const_logic_0;
    alphaMem1_V_30_address0 <= StreamingMatrixVecto_4_U0_alphaMem_30_V_address0;
    alphaMem1_V_30_address1 <= ap_const_lv1_0;
    alphaMem1_V_30_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_30_V_ce0;
    alphaMem1_V_30_ce1 <= ap_const_logic_0;
    alphaMem1_V_30_d0 <= ap_const_lv24_0;
    alphaMem1_V_30_d1 <= ap_const_lv24_0;
    alphaMem1_V_30_we0 <= ap_const_logic_0;
    alphaMem1_V_30_we1 <= ap_const_logic_0;
    alphaMem1_V_31_address0 <= StreamingMatrixVecto_4_U0_alphaMem_31_V_address0;
    alphaMem1_V_31_address1 <= ap_const_lv1_0;
    alphaMem1_V_31_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_31_V_ce0;
    alphaMem1_V_31_ce1 <= ap_const_logic_0;
    alphaMem1_V_31_d0 <= ap_const_lv24_0;
    alphaMem1_V_31_d1 <= ap_const_lv24_0;
    alphaMem1_V_31_we0 <= ap_const_logic_0;
    alphaMem1_V_31_we1 <= ap_const_logic_0;
    alphaMem1_V_3_address0 <= StreamingMatrixVecto_4_U0_alphaMem_3_V_address0;
    alphaMem1_V_3_address1 <= ap_const_lv1_0;
    alphaMem1_V_3_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_3_V_ce0;
    alphaMem1_V_3_ce1 <= ap_const_logic_0;
    alphaMem1_V_3_d0 <= ap_const_lv24_0;
    alphaMem1_V_3_d1 <= ap_const_lv24_0;
    alphaMem1_V_3_we0 <= ap_const_logic_0;
    alphaMem1_V_3_we1 <= ap_const_logic_0;
    alphaMem1_V_4_address0 <= StreamingMatrixVecto_4_U0_alphaMem_4_V_address0;
    alphaMem1_V_4_address1 <= ap_const_lv1_0;
    alphaMem1_V_4_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_4_V_ce0;
    alphaMem1_V_4_ce1 <= ap_const_logic_0;
    alphaMem1_V_4_d0 <= ap_const_lv24_0;
    alphaMem1_V_4_d1 <= ap_const_lv24_0;
    alphaMem1_V_4_we0 <= ap_const_logic_0;
    alphaMem1_V_4_we1 <= ap_const_logic_0;
    alphaMem1_V_5_address0 <= StreamingMatrixVecto_4_U0_alphaMem_5_V_address0;
    alphaMem1_V_5_address1 <= ap_const_lv1_0;
    alphaMem1_V_5_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_5_V_ce0;
    alphaMem1_V_5_ce1 <= ap_const_logic_0;
    alphaMem1_V_5_d0 <= ap_const_lv24_0;
    alphaMem1_V_5_d1 <= ap_const_lv24_0;
    alphaMem1_V_5_we0 <= ap_const_logic_0;
    alphaMem1_V_5_we1 <= ap_const_logic_0;
    alphaMem1_V_6_address0 <= StreamingMatrixVecto_4_U0_alphaMem_6_V_address0;
    alphaMem1_V_6_address1 <= ap_const_lv1_0;
    alphaMem1_V_6_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_6_V_ce0;
    alphaMem1_V_6_ce1 <= ap_const_logic_0;
    alphaMem1_V_6_d0 <= ap_const_lv24_0;
    alphaMem1_V_6_d1 <= ap_const_lv24_0;
    alphaMem1_V_6_we0 <= ap_const_logic_0;
    alphaMem1_V_6_we1 <= ap_const_logic_0;
    alphaMem1_V_7_address0 <= StreamingMatrixVecto_4_U0_alphaMem_7_V_address0;
    alphaMem1_V_7_address1 <= ap_const_lv1_0;
    alphaMem1_V_7_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_7_V_ce0;
    alphaMem1_V_7_ce1 <= ap_const_logic_0;
    alphaMem1_V_7_d0 <= ap_const_lv24_0;
    alphaMem1_V_7_d1 <= ap_const_lv24_0;
    alphaMem1_V_7_we0 <= ap_const_logic_0;
    alphaMem1_V_7_we1 <= ap_const_logic_0;
    alphaMem1_V_8_address0 <= StreamingMatrixVecto_4_U0_alphaMem_8_V_address0;
    alphaMem1_V_8_address1 <= ap_const_lv1_0;
    alphaMem1_V_8_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_8_V_ce0;
    alphaMem1_V_8_ce1 <= ap_const_logic_0;
    alphaMem1_V_8_d0 <= ap_const_lv24_0;
    alphaMem1_V_8_d1 <= ap_const_lv24_0;
    alphaMem1_V_8_we0 <= ap_const_logic_0;
    alphaMem1_V_8_we1 <= ap_const_logic_0;
    alphaMem1_V_9_address0 <= StreamingMatrixVecto_4_U0_alphaMem_9_V_address0;
    alphaMem1_V_9_address1 <= ap_const_lv1_0;
    alphaMem1_V_9_ce0 <= StreamingMatrixVecto_4_U0_alphaMem_9_V_ce0;
    alphaMem1_V_9_ce1 <= ap_const_logic_0;
    alphaMem1_V_9_d0 <= ap_const_lv24_0;
    alphaMem1_V_9_d1 <= ap_const_lv24_0;
    alphaMem1_V_9_we0 <= ap_const_logic_0;
    alphaMem1_V_9_we1 <= ap_const_logic_0;
    alphaMem2_V_0_address0 <= StreamingMatrixVecto_6_U0_alphaMem_0_V_address0;
    alphaMem2_V_0_address1 <= ap_const_lv3_0;
    alphaMem2_V_0_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_0_V_ce0;
    alphaMem2_V_0_ce1 <= ap_const_logic_0;
    alphaMem2_V_0_d0 <= ap_const_lv24_0;
    alphaMem2_V_0_d1 <= ap_const_lv24_0;
    alphaMem2_V_0_we0 <= ap_const_logic_0;
    alphaMem2_V_0_we1 <= ap_const_logic_0;
    alphaMem2_V_10_address0 <= StreamingMatrixVecto_6_U0_alphaMem_10_V_address0;
    alphaMem2_V_10_address1 <= ap_const_lv3_0;
    alphaMem2_V_10_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_10_V_ce0;
    alphaMem2_V_10_ce1 <= ap_const_logic_0;
    alphaMem2_V_10_d0 <= ap_const_lv24_0;
    alphaMem2_V_10_d1 <= ap_const_lv24_0;
    alphaMem2_V_10_we0 <= ap_const_logic_0;
    alphaMem2_V_10_we1 <= ap_const_logic_0;
    alphaMem2_V_11_address0 <= StreamingMatrixVecto_6_U0_alphaMem_11_V_address0;
    alphaMem2_V_11_address1 <= ap_const_lv3_0;
    alphaMem2_V_11_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_11_V_ce0;
    alphaMem2_V_11_ce1 <= ap_const_logic_0;
    alphaMem2_V_11_d0 <= ap_const_lv24_0;
    alphaMem2_V_11_d1 <= ap_const_lv24_0;
    alphaMem2_V_11_we0 <= ap_const_logic_0;
    alphaMem2_V_11_we1 <= ap_const_logic_0;
    alphaMem2_V_12_address0 <= StreamingMatrixVecto_6_U0_alphaMem_12_V_address0;
    alphaMem2_V_12_address1 <= ap_const_lv3_0;
    alphaMem2_V_12_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_12_V_ce0;
    alphaMem2_V_12_ce1 <= ap_const_logic_0;
    alphaMem2_V_12_d0 <= ap_const_lv24_0;
    alphaMem2_V_12_d1 <= ap_const_lv24_0;
    alphaMem2_V_12_we0 <= ap_const_logic_0;
    alphaMem2_V_12_we1 <= ap_const_logic_0;
    alphaMem2_V_13_address0 <= StreamingMatrixVecto_6_U0_alphaMem_13_V_address0;
    alphaMem2_V_13_address1 <= ap_const_lv3_0;
    alphaMem2_V_13_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_13_V_ce0;
    alphaMem2_V_13_ce1 <= ap_const_logic_0;
    alphaMem2_V_13_d0 <= ap_const_lv24_0;
    alphaMem2_V_13_d1 <= ap_const_lv24_0;
    alphaMem2_V_13_we0 <= ap_const_logic_0;
    alphaMem2_V_13_we1 <= ap_const_logic_0;
    alphaMem2_V_14_address0 <= StreamingMatrixVecto_6_U0_alphaMem_14_V_address0;
    alphaMem2_V_14_address1 <= ap_const_lv3_0;
    alphaMem2_V_14_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_14_V_ce0;
    alphaMem2_V_14_ce1 <= ap_const_logic_0;
    alphaMem2_V_14_d0 <= ap_const_lv24_0;
    alphaMem2_V_14_d1 <= ap_const_lv24_0;
    alphaMem2_V_14_we0 <= ap_const_logic_0;
    alphaMem2_V_14_we1 <= ap_const_logic_0;
    alphaMem2_V_15_address0 <= StreamingMatrixVecto_6_U0_alphaMem_15_V_address0;
    alphaMem2_V_15_address1 <= ap_const_lv3_0;
    alphaMem2_V_15_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_15_V_ce0;
    alphaMem2_V_15_ce1 <= ap_const_logic_0;
    alphaMem2_V_15_d0 <= ap_const_lv24_0;
    alphaMem2_V_15_d1 <= ap_const_lv24_0;
    alphaMem2_V_15_we0 <= ap_const_logic_0;
    alphaMem2_V_15_we1 <= ap_const_logic_0;
    alphaMem2_V_1_address0 <= StreamingMatrixVecto_6_U0_alphaMem_1_V_address0;
    alphaMem2_V_1_address1 <= ap_const_lv3_0;
    alphaMem2_V_1_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_1_V_ce0;
    alphaMem2_V_1_ce1 <= ap_const_logic_0;
    alphaMem2_V_1_d0 <= ap_const_lv24_0;
    alphaMem2_V_1_d1 <= ap_const_lv24_0;
    alphaMem2_V_1_we0 <= ap_const_logic_0;
    alphaMem2_V_1_we1 <= ap_const_logic_0;
    alphaMem2_V_2_address0 <= StreamingMatrixVecto_6_U0_alphaMem_2_V_address0;
    alphaMem2_V_2_address1 <= ap_const_lv3_0;
    alphaMem2_V_2_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_2_V_ce0;
    alphaMem2_V_2_ce1 <= ap_const_logic_0;
    alphaMem2_V_2_d0 <= ap_const_lv24_0;
    alphaMem2_V_2_d1 <= ap_const_lv24_0;
    alphaMem2_V_2_we0 <= ap_const_logic_0;
    alphaMem2_V_2_we1 <= ap_const_logic_0;
    alphaMem2_V_3_address0 <= StreamingMatrixVecto_6_U0_alphaMem_3_V_address0;
    alphaMem2_V_3_address1 <= ap_const_lv3_0;
    alphaMem2_V_3_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_3_V_ce0;
    alphaMem2_V_3_ce1 <= ap_const_logic_0;
    alphaMem2_V_3_d0 <= ap_const_lv24_0;
    alphaMem2_V_3_d1 <= ap_const_lv24_0;
    alphaMem2_V_3_we0 <= ap_const_logic_0;
    alphaMem2_V_3_we1 <= ap_const_logic_0;
    alphaMem2_V_4_address0 <= StreamingMatrixVecto_6_U0_alphaMem_4_V_address0;
    alphaMem2_V_4_address1 <= ap_const_lv3_0;
    alphaMem2_V_4_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_4_V_ce0;
    alphaMem2_V_4_ce1 <= ap_const_logic_0;
    alphaMem2_V_4_d0 <= ap_const_lv24_0;
    alphaMem2_V_4_d1 <= ap_const_lv24_0;
    alphaMem2_V_4_we0 <= ap_const_logic_0;
    alphaMem2_V_4_we1 <= ap_const_logic_0;
    alphaMem2_V_5_address0 <= StreamingMatrixVecto_6_U0_alphaMem_5_V_address0;
    alphaMem2_V_5_address1 <= ap_const_lv3_0;
    alphaMem2_V_5_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_5_V_ce0;
    alphaMem2_V_5_ce1 <= ap_const_logic_0;
    alphaMem2_V_5_d0 <= ap_const_lv24_0;
    alphaMem2_V_5_d1 <= ap_const_lv24_0;
    alphaMem2_V_5_we0 <= ap_const_logic_0;
    alphaMem2_V_5_we1 <= ap_const_logic_0;
    alphaMem2_V_6_address0 <= StreamingMatrixVecto_6_U0_alphaMem_6_V_address0;
    alphaMem2_V_6_address1 <= ap_const_lv3_0;
    alphaMem2_V_6_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_6_V_ce0;
    alphaMem2_V_6_ce1 <= ap_const_logic_0;
    alphaMem2_V_6_d0 <= ap_const_lv24_0;
    alphaMem2_V_6_d1 <= ap_const_lv24_0;
    alphaMem2_V_6_we0 <= ap_const_logic_0;
    alphaMem2_V_6_we1 <= ap_const_logic_0;
    alphaMem2_V_7_address0 <= StreamingMatrixVecto_6_U0_alphaMem_7_V_address0;
    alphaMem2_V_7_address1 <= ap_const_lv3_0;
    alphaMem2_V_7_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_7_V_ce0;
    alphaMem2_V_7_ce1 <= ap_const_logic_0;
    alphaMem2_V_7_d0 <= ap_const_lv24_0;
    alphaMem2_V_7_d1 <= ap_const_lv24_0;
    alphaMem2_V_7_we0 <= ap_const_logic_0;
    alphaMem2_V_7_we1 <= ap_const_logic_0;
    alphaMem2_V_8_address0 <= StreamingMatrixVecto_6_U0_alphaMem_8_V_address0;
    alphaMem2_V_8_address1 <= ap_const_lv3_0;
    alphaMem2_V_8_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_8_V_ce0;
    alphaMem2_V_8_ce1 <= ap_const_logic_0;
    alphaMem2_V_8_d0 <= ap_const_lv24_0;
    alphaMem2_V_8_d1 <= ap_const_lv24_0;
    alphaMem2_V_8_we0 <= ap_const_logic_0;
    alphaMem2_V_8_we1 <= ap_const_logic_0;
    alphaMem2_V_9_address0 <= StreamingMatrixVecto_6_U0_alphaMem_9_V_address0;
    alphaMem2_V_9_address1 <= ap_const_lv3_0;
    alphaMem2_V_9_ce0 <= StreamingMatrixVecto_6_U0_alphaMem_9_V_ce0;
    alphaMem2_V_9_ce1 <= ap_const_logic_0;
    alphaMem2_V_9_d0 <= ap_const_lv24_0;
    alphaMem2_V_9_d1 <= ap_const_lv24_0;
    alphaMem2_V_9_we0 <= ap_const_logic_0;
    alphaMem2_V_9_we1 <= ap_const_logic_0;
    alphaMem3_V_0_address0 <= StreamingMatrixVecto_7_U0_alphaMem_0_V_address0;
    alphaMem3_V_0_address1 <= ap_const_lv3_0;
    alphaMem3_V_0_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_0_V_ce0;
    alphaMem3_V_0_ce1 <= ap_const_logic_0;
    alphaMem3_V_0_d0 <= ap_const_lv24_0;
    alphaMem3_V_0_d1 <= ap_const_lv24_0;
    alphaMem3_V_0_we0 <= ap_const_logic_0;
    alphaMem3_V_0_we1 <= ap_const_logic_0;
    alphaMem3_V_10_address0 <= StreamingMatrixVecto_7_U0_alphaMem_10_V_address0;
    alphaMem3_V_10_address1 <= ap_const_lv3_0;
    alphaMem3_V_10_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_10_V_ce0;
    alphaMem3_V_10_ce1 <= ap_const_logic_0;
    alphaMem3_V_10_d0 <= ap_const_lv24_0;
    alphaMem3_V_10_d1 <= ap_const_lv24_0;
    alphaMem3_V_10_we0 <= ap_const_logic_0;
    alphaMem3_V_10_we1 <= ap_const_logic_0;
    alphaMem3_V_11_address0 <= StreamingMatrixVecto_7_U0_alphaMem_11_V_address0;
    alphaMem3_V_11_address1 <= ap_const_lv3_0;
    alphaMem3_V_11_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_11_V_ce0;
    alphaMem3_V_11_ce1 <= ap_const_logic_0;
    alphaMem3_V_11_d0 <= ap_const_lv24_0;
    alphaMem3_V_11_d1 <= ap_const_lv24_0;
    alphaMem3_V_11_we0 <= ap_const_logic_0;
    alphaMem3_V_11_we1 <= ap_const_logic_0;
    alphaMem3_V_12_address0 <= StreamingMatrixVecto_7_U0_alphaMem_12_V_address0;
    alphaMem3_V_12_address1 <= ap_const_lv3_0;
    alphaMem3_V_12_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_12_V_ce0;
    alphaMem3_V_12_ce1 <= ap_const_logic_0;
    alphaMem3_V_12_d0 <= ap_const_lv24_0;
    alphaMem3_V_12_d1 <= ap_const_lv24_0;
    alphaMem3_V_12_we0 <= ap_const_logic_0;
    alphaMem3_V_12_we1 <= ap_const_logic_0;
    alphaMem3_V_13_address0 <= StreamingMatrixVecto_7_U0_alphaMem_13_V_address0;
    alphaMem3_V_13_address1 <= ap_const_lv3_0;
    alphaMem3_V_13_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_13_V_ce0;
    alphaMem3_V_13_ce1 <= ap_const_logic_0;
    alphaMem3_V_13_d0 <= ap_const_lv24_0;
    alphaMem3_V_13_d1 <= ap_const_lv24_0;
    alphaMem3_V_13_we0 <= ap_const_logic_0;
    alphaMem3_V_13_we1 <= ap_const_logic_0;
    alphaMem3_V_14_address0 <= StreamingMatrixVecto_7_U0_alphaMem_14_V_address0;
    alphaMem3_V_14_address1 <= ap_const_lv3_0;
    alphaMem3_V_14_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_14_V_ce0;
    alphaMem3_V_14_ce1 <= ap_const_logic_0;
    alphaMem3_V_14_d0 <= ap_const_lv24_0;
    alphaMem3_V_14_d1 <= ap_const_lv24_0;
    alphaMem3_V_14_we0 <= ap_const_logic_0;
    alphaMem3_V_14_we1 <= ap_const_logic_0;
    alphaMem3_V_15_address0 <= StreamingMatrixVecto_7_U0_alphaMem_15_V_address0;
    alphaMem3_V_15_address1 <= ap_const_lv3_0;
    alphaMem3_V_15_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_15_V_ce0;
    alphaMem3_V_15_ce1 <= ap_const_logic_0;
    alphaMem3_V_15_d0 <= ap_const_lv24_0;
    alphaMem3_V_15_d1 <= ap_const_lv24_0;
    alphaMem3_V_15_we0 <= ap_const_logic_0;
    alphaMem3_V_15_we1 <= ap_const_logic_0;
    alphaMem3_V_1_address0 <= StreamingMatrixVecto_7_U0_alphaMem_1_V_address0;
    alphaMem3_V_1_address1 <= ap_const_lv3_0;
    alphaMem3_V_1_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_1_V_ce0;
    alphaMem3_V_1_ce1 <= ap_const_logic_0;
    alphaMem3_V_1_d0 <= ap_const_lv24_0;
    alphaMem3_V_1_d1 <= ap_const_lv24_0;
    alphaMem3_V_1_we0 <= ap_const_logic_0;
    alphaMem3_V_1_we1 <= ap_const_logic_0;
    alphaMem3_V_2_address0 <= StreamingMatrixVecto_7_U0_alphaMem_2_V_address0;
    alphaMem3_V_2_address1 <= ap_const_lv3_0;
    alphaMem3_V_2_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_2_V_ce0;
    alphaMem3_V_2_ce1 <= ap_const_logic_0;
    alphaMem3_V_2_d0 <= ap_const_lv24_0;
    alphaMem3_V_2_d1 <= ap_const_lv24_0;
    alphaMem3_V_2_we0 <= ap_const_logic_0;
    alphaMem3_V_2_we1 <= ap_const_logic_0;
    alphaMem3_V_3_address0 <= StreamingMatrixVecto_7_U0_alphaMem_3_V_address0;
    alphaMem3_V_3_address1 <= ap_const_lv3_0;
    alphaMem3_V_3_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_3_V_ce0;
    alphaMem3_V_3_ce1 <= ap_const_logic_0;
    alphaMem3_V_3_d0 <= ap_const_lv24_0;
    alphaMem3_V_3_d1 <= ap_const_lv24_0;
    alphaMem3_V_3_we0 <= ap_const_logic_0;
    alphaMem3_V_3_we1 <= ap_const_logic_0;
    alphaMem3_V_4_address0 <= StreamingMatrixVecto_7_U0_alphaMem_4_V_address0;
    alphaMem3_V_4_address1 <= ap_const_lv3_0;
    alphaMem3_V_4_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_4_V_ce0;
    alphaMem3_V_4_ce1 <= ap_const_logic_0;
    alphaMem3_V_4_d0 <= ap_const_lv24_0;
    alphaMem3_V_4_d1 <= ap_const_lv24_0;
    alphaMem3_V_4_we0 <= ap_const_logic_0;
    alphaMem3_V_4_we1 <= ap_const_logic_0;
    alphaMem3_V_5_address0 <= StreamingMatrixVecto_7_U0_alphaMem_5_V_address0;
    alphaMem3_V_5_address1 <= ap_const_lv3_0;
    alphaMem3_V_5_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_5_V_ce0;
    alphaMem3_V_5_ce1 <= ap_const_logic_0;
    alphaMem3_V_5_d0 <= ap_const_lv24_0;
    alphaMem3_V_5_d1 <= ap_const_lv24_0;
    alphaMem3_V_5_we0 <= ap_const_logic_0;
    alphaMem3_V_5_we1 <= ap_const_logic_0;
    alphaMem3_V_6_address0 <= StreamingMatrixVecto_7_U0_alphaMem_6_V_address0;
    alphaMem3_V_6_address1 <= ap_const_lv3_0;
    alphaMem3_V_6_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_6_V_ce0;
    alphaMem3_V_6_ce1 <= ap_const_logic_0;
    alphaMem3_V_6_d0 <= ap_const_lv24_0;
    alphaMem3_V_6_d1 <= ap_const_lv24_0;
    alphaMem3_V_6_we0 <= ap_const_logic_0;
    alphaMem3_V_6_we1 <= ap_const_logic_0;
    alphaMem3_V_7_address0 <= StreamingMatrixVecto_7_U0_alphaMem_7_V_address0;
    alphaMem3_V_7_address1 <= ap_const_lv3_0;
    alphaMem3_V_7_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_7_V_ce0;
    alphaMem3_V_7_ce1 <= ap_const_logic_0;
    alphaMem3_V_7_d0 <= ap_const_lv24_0;
    alphaMem3_V_7_d1 <= ap_const_lv24_0;
    alphaMem3_V_7_we0 <= ap_const_logic_0;
    alphaMem3_V_7_we1 <= ap_const_logic_0;
    alphaMem3_V_8_address0 <= StreamingMatrixVecto_7_U0_alphaMem_8_V_address0;
    alphaMem3_V_8_address1 <= ap_const_lv3_0;
    alphaMem3_V_8_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_8_V_ce0;
    alphaMem3_V_8_ce1 <= ap_const_logic_0;
    alphaMem3_V_8_d0 <= ap_const_lv24_0;
    alphaMem3_V_8_d1 <= ap_const_lv24_0;
    alphaMem3_V_8_we0 <= ap_const_logic_0;
    alphaMem3_V_8_we1 <= ap_const_logic_0;
    alphaMem3_V_9_address0 <= StreamingMatrixVecto_7_U0_alphaMem_9_V_address0;
    alphaMem3_V_9_address1 <= ap_const_lv3_0;
    alphaMem3_V_9_ce0 <= StreamingMatrixVecto_7_U0_alphaMem_9_V_ce0;
    alphaMem3_V_9_ce1 <= ap_const_logic_0;
    alphaMem3_V_9_d0 <= ap_const_lv24_0;
    alphaMem3_V_9_d1 <= ap_const_lv24_0;
    alphaMem3_V_9_we0 <= ap_const_logic_0;
    alphaMem3_V_9_we1 <= ap_const_logic_0;
    alphaMem4_V_0_address0 <= StreamingMatrixVecto_3_U0_alphaMem_0_V_address0;
    alphaMem4_V_0_address1 <= ap_const_lv6_0;
    alphaMem4_V_0_ce0 <= StreamingMatrixVecto_3_U0_alphaMem_0_V_ce0;
    alphaMem4_V_0_ce1 <= ap_const_logic_0;
    alphaMem4_V_0_d0 <= ap_const_lv24_0;
    alphaMem4_V_0_d1 <= ap_const_lv24_0;
    alphaMem4_V_0_we0 <= ap_const_logic_0;
    alphaMem4_V_0_we1 <= ap_const_logic_0;
    alphaMem4_V_1_address0 <= StreamingMatrixVecto_3_U0_alphaMem_1_V_address0;
    alphaMem4_V_1_address1 <= ap_const_lv6_0;
    alphaMem4_V_1_ce0 <= StreamingMatrixVecto_3_U0_alphaMem_1_V_ce0;
    alphaMem4_V_1_ce1 <= ap_const_logic_0;
    alphaMem4_V_1_d0 <= ap_const_lv24_0;
    alphaMem4_V_1_d1 <= ap_const_lv24_0;
    alphaMem4_V_1_we0 <= ap_const_logic_0;
    alphaMem4_V_1_we1 <= ap_const_logic_0;
    alphaMem4_V_2_address0 <= StreamingMatrixVecto_3_U0_alphaMem_2_V_address0;
    alphaMem4_V_2_address1 <= ap_const_lv6_0;
    alphaMem4_V_2_ce0 <= StreamingMatrixVecto_3_U0_alphaMem_2_V_ce0;
    alphaMem4_V_2_ce1 <= ap_const_logic_0;
    alphaMem4_V_2_d0 <= ap_const_lv24_0;
    alphaMem4_V_2_d1 <= ap_const_lv24_0;
    alphaMem4_V_2_we0 <= ap_const_logic_0;
    alphaMem4_V_2_we1 <= ap_const_logic_0;
    alphaMem4_V_3_address0 <= StreamingMatrixVecto_3_U0_alphaMem_3_V_address0;
    alphaMem4_V_3_address1 <= ap_const_lv6_0;
    alphaMem4_V_3_ce0 <= StreamingMatrixVecto_3_U0_alphaMem_3_V_ce0;
    alphaMem4_V_3_ce1 <= ap_const_logic_0;
    alphaMem4_V_3_d0 <= ap_const_lv24_0;
    alphaMem4_V_3_d1 <= ap_const_lv24_0;
    alphaMem4_V_3_we0 <= ap_const_logic_0;
    alphaMem4_V_3_we1 <= ap_const_logic_0;
    alphaMem5_V_0_address0 <= StreamingMatrixVecto_5_U0_alphaMem_V_address0;
    alphaMem5_V_0_address1 <= ap_const_lv8_0;
    alphaMem5_V_0_ce0 <= StreamingMatrixVecto_5_U0_alphaMem_V_ce0;
    alphaMem5_V_0_ce1 <= ap_const_logic_0;
    alphaMem5_V_0_d0 <= ap_const_lv24_0;
    alphaMem5_V_0_d1 <= ap_const_lv24_0;
    alphaMem5_V_0_we0 <= ap_const_logic_0;
    alphaMem5_V_0_we1 <= ap_const_logic_0;
    alphaMem6_V_0_address0 <= StreamingMatrixVecto_2_U0_alphaMem_V_address0;
    alphaMem6_V_0_address1 <= ap_const_lv9_0;
    alphaMem6_V_0_ce0 <= StreamingMatrixVecto_2_U0_alphaMem_V_ce0;
    alphaMem6_V_0_ce1 <= ap_const_logic_0;
    alphaMem6_V_0_d0 <= ap_const_lv24_0;
    alphaMem6_V_0_d1 <= ap_const_lv24_0;
    alphaMem6_V_0_we0 <= ap_const_logic_0;
    alphaMem6_V_0_we1 <= ap_const_logic_0;
    alphaMem7_V_0_address0 <= StreamingMatrixVecto_1_U0_alphaMem_V_address0;
    alphaMem7_V_0_address1 <= ap_const_lv9_0;
    alphaMem7_V_0_ce0 <= StreamingMatrixVecto_1_U0_alphaMem_V_ce0;
    alphaMem7_V_0_ce1 <= ap_const_logic_0;
    alphaMem7_V_0_d0 <= ap_const_lv24_0;
    alphaMem7_V_0_d1 <= ap_const_lv24_0;
    alphaMem7_V_0_we0 <= ap_const_logic_0;
    alphaMem7_V_0_we1 <= ap_const_logic_0;
    ap_done <= Stream2Mem_Batch_U0_ap_done;
    ap_idle <= (StreamingMaxPool_Bat_U0_ap_idle and StreamingMaxPool_Bat_1_U0_ap_idle and StreamingMatrixVecto_U0_ap_idle and StreamingMatrixVecto_7_U0_ap_idle and StreamingMatrixVecto_6_U0_ap_idle and StreamingMatrixVecto_5_U0_ap_idle and StreamingMatrixVecto_4_U0_ap_idle and StreamingMatrixVecto_3_U0_ap_idle and StreamingMatrixVecto_2_U0_ap_idle and StreamingMatrixVecto_1_U0_ap_idle and StreamingFxdMatrixVe_U0_ap_idle and StreamingDataWidthCo_U0_ap_idle and StreamingDataWidthCo_2_U0_ap_idle and StreamingDataWidthCo_1_U0_ap_idle and StreamingConvolution_U0_ap_idle and StreamingConvolution_5_U0_ap_idle and StreamingConvolution_4_U0_ap_idle and StreamingConvolution_3_U0_ap_idle and StreamingConvolution_2_U0_ap_idle and StreamingConvolution_1_U0_ap_idle and Stream2Mem_Batch_U0_ap_idle and Resid_StreamingDataW_U0_ap_idle and Resid_StreamingDataW_9_U0_ap_idle and Resid_StreamingDataW_8_U0_ap_idle and Resid_StreamingDataW_7_U0_ap_idle and Resid_StreamingDataW_6_U0_ap_idle and Resid_StreamingDataW_5_U0_ap_idle and Resid_StreamingDataW_4_U0_ap_idle and Resid_StreamingDataW_3_U0_ap_idle and Resid_StreamingDataW_2_U0_ap_idle and Resid_StreamingDataW_1_U0_ap_idle and Resid_StreamingDataW_15_U0_ap_idle and Resid_StreamingDataW_14_U0_ap_idle and Resid_StreamingDataW_13_U0_ap_idle and Resid_StreamingDataW_12_U0_ap_idle and Resid_StreamingDataW_11_U0_ap_idle and Resid_StreamingDataW_10_U0_ap_idle and Mem2Stream_Batch10_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Mem2Stream_Batch10_U0_ap_ready <= (ap_sync_reg_Mem2Stream_Batch10_U0_ap_ready or Mem2Stream_Batch10_U0_ap_ready);
    ap_sync_StreamingFxdMatrixVe_U0_ap_ready <= (ap_sync_reg_StreamingFxdMatrixVe_U0_ap_ready or StreamingFxdMatrixVe_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_1_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_1_U0_ap_ready or StreamingMatrixVecto_1_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_2_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_2_U0_ap_ready or StreamingMatrixVecto_2_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_3_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_3_U0_ap_ready or StreamingMatrixVecto_3_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_4_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_4_U0_ap_ready or StreamingMatrixVecto_4_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_5_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_5_U0_ap_ready or StreamingMatrixVecto_5_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_6_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_6_U0_ap_ready or StreamingMatrixVecto_6_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_7_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_7_U0_ap_ready or StreamingMatrixVecto_7_U0_ap_ready);
    ap_sync_StreamingMatrixVecto_U0_ap_ready <= (ap_sync_reg_StreamingMatrixVecto_U0_ap_ready or StreamingMatrixVecto_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= Stream2Mem_Batch_U0_ap_done;
    ap_sync_ready <= (ap_sync_StreamingMatrixVecto_U0_ap_ready and ap_sync_StreamingMatrixVecto_7_U0_ap_ready and ap_sync_StreamingMatrixVecto_6_U0_ap_ready and ap_sync_StreamingMatrixVecto_5_U0_ap_ready and ap_sync_StreamingMatrixVecto_4_U0_ap_ready and ap_sync_StreamingMatrixVecto_3_U0_ap_ready and ap_sync_StreamingMatrixVecto_2_U0_ap_ready and ap_sync_StreamingMatrixVecto_1_U0_ap_ready and ap_sync_StreamingFxdMatrixVe_U0_ap_ready and ap_sync_Mem2Stream_Batch10_U0_ap_ready);
    m_axi_in_V_ARADDR <= Mem2Stream_Batch10_U0_m_axi_in_V_ARADDR;
    m_axi_in_V_ARBURST <= Mem2Stream_Batch10_U0_m_axi_in_V_ARBURST;
    m_axi_in_V_ARCACHE <= Mem2Stream_Batch10_U0_m_axi_in_V_ARCACHE;
    m_axi_in_V_ARID <= Mem2Stream_Batch10_U0_m_axi_in_V_ARID;
    m_axi_in_V_ARLEN <= Mem2Stream_Batch10_U0_m_axi_in_V_ARLEN;
    m_axi_in_V_ARLOCK <= Mem2Stream_Batch10_U0_m_axi_in_V_ARLOCK;
    m_axi_in_V_ARPROT <= Mem2Stream_Batch10_U0_m_axi_in_V_ARPROT;
    m_axi_in_V_ARQOS <= Mem2Stream_Batch10_U0_m_axi_in_V_ARQOS;
    m_axi_in_V_ARREGION <= Mem2Stream_Batch10_U0_m_axi_in_V_ARREGION;
    m_axi_in_V_ARSIZE <= Mem2Stream_Batch10_U0_m_axi_in_V_ARSIZE;
    m_axi_in_V_ARUSER <= Mem2Stream_Batch10_U0_m_axi_in_V_ARUSER;
    m_axi_in_V_ARVALID <= Mem2Stream_Batch10_U0_m_axi_in_V_ARVALID;
    m_axi_in_V_AWADDR <= Stream2Mem_Batch_U0_m_axi_in_V_AWADDR;
    m_axi_in_V_AWBURST <= Stream2Mem_Batch_U0_m_axi_in_V_AWBURST;
    m_axi_in_V_AWCACHE <= Stream2Mem_Batch_U0_m_axi_in_V_AWCACHE;
    m_axi_in_V_AWID <= Stream2Mem_Batch_U0_m_axi_in_V_AWID;
    m_axi_in_V_AWLEN <= Stream2Mem_Batch_U0_m_axi_in_V_AWLEN;
    m_axi_in_V_AWLOCK <= Stream2Mem_Batch_U0_m_axi_in_V_AWLOCK;
    m_axi_in_V_AWPROT <= Stream2Mem_Batch_U0_m_axi_in_V_AWPROT;
    m_axi_in_V_AWQOS <= Stream2Mem_Batch_U0_m_axi_in_V_AWQOS;
    m_axi_in_V_AWREGION <= Stream2Mem_Batch_U0_m_axi_in_V_AWREGION;
    m_axi_in_V_AWSIZE <= Stream2Mem_Batch_U0_m_axi_in_V_AWSIZE;
    m_axi_in_V_AWUSER <= Stream2Mem_Batch_U0_m_axi_in_V_AWUSER;
    m_axi_in_V_AWVALID <= Stream2Mem_Batch_U0_m_axi_in_V_AWVALID;
    m_axi_in_V_BREADY <= Stream2Mem_Batch_U0_m_axi_in_V_BREADY;
    m_axi_in_V_RREADY <= Mem2Stream_Batch10_U0_m_axi_in_V_RREADY;
    m_axi_in_V_WDATA <= Stream2Mem_Batch_U0_m_axi_in_V_WDATA;
    m_axi_in_V_WID <= Stream2Mem_Batch_U0_m_axi_in_V_WID;
    m_axi_in_V_WLAST <= Stream2Mem_Batch_U0_m_axi_in_V_WLAST;
    m_axi_in_V_WSTRB <= Stream2Mem_Batch_U0_m_axi_in_V_WSTRB;
    m_axi_in_V_WUSER <= Stream2Mem_Batch_U0_m_axi_in_V_WUSER;
    m_axi_in_V_WVALID <= Stream2Mem_Batch_U0_m_axi_in_V_WVALID;
    start_for_Resid_StreamingDataW_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resid_StreamingDataW_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Stream2Mem_Batch_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingConvolution_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingDataWidthCo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingMaxPool_Bat_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_StreamingMaxPool_Bat_U0_din <= (0=>ap_const_logic_1, others=>'-');
    thresMem0_V_0_address0 <= StreamingFxdMatrixVe_U0_thresMem_0_V_address0;
    thresMem0_V_0_address1 <= ap_const_lv2_0;
    thresMem0_V_0_ce0 <= StreamingFxdMatrixVe_U0_thresMem_0_V_ce0;
    thresMem0_V_0_ce1 <= ap_const_logic_0;
    thresMem0_V_0_d0 <= ap_const_lv24_0;
    thresMem0_V_0_d1 <= ap_const_lv24_0;
    thresMem0_V_0_we0 <= ap_const_logic_0;
    thresMem0_V_0_we1 <= ap_const_logic_0;
    thresMem0_V_10_address0 <= StreamingFxdMatrixVe_U0_thresMem_10_V_address0;
    thresMem0_V_10_address1 <= ap_const_lv2_0;
    thresMem0_V_10_ce0 <= StreamingFxdMatrixVe_U0_thresMem_10_V_ce0;
    thresMem0_V_10_ce1 <= ap_const_logic_0;
    thresMem0_V_10_d0 <= ap_const_lv24_0;
    thresMem0_V_10_d1 <= ap_const_lv24_0;
    thresMem0_V_10_we0 <= ap_const_logic_0;
    thresMem0_V_10_we1 <= ap_const_logic_0;
    thresMem0_V_11_address0 <= StreamingFxdMatrixVe_U0_thresMem_11_V_address0;
    thresMem0_V_11_address1 <= ap_const_lv2_0;
    thresMem0_V_11_ce0 <= StreamingFxdMatrixVe_U0_thresMem_11_V_ce0;
    thresMem0_V_11_ce1 <= ap_const_logic_0;
    thresMem0_V_11_d0 <= ap_const_lv24_0;
    thresMem0_V_11_d1 <= ap_const_lv24_0;
    thresMem0_V_11_we0 <= ap_const_logic_0;
    thresMem0_V_11_we1 <= ap_const_logic_0;
    thresMem0_V_12_address0 <= StreamingFxdMatrixVe_U0_thresMem_12_V_address0;
    thresMem0_V_12_address1 <= ap_const_lv2_0;
    thresMem0_V_12_ce0 <= StreamingFxdMatrixVe_U0_thresMem_12_V_ce0;
    thresMem0_V_12_ce1 <= ap_const_logic_0;
    thresMem0_V_12_d0 <= ap_const_lv24_0;
    thresMem0_V_12_d1 <= ap_const_lv24_0;
    thresMem0_V_12_we0 <= ap_const_logic_0;
    thresMem0_V_12_we1 <= ap_const_logic_0;
    thresMem0_V_13_address0 <= StreamingFxdMatrixVe_U0_thresMem_13_V_address0;
    thresMem0_V_13_address1 <= ap_const_lv2_0;
    thresMem0_V_13_ce0 <= StreamingFxdMatrixVe_U0_thresMem_13_V_ce0;
    thresMem0_V_13_ce1 <= ap_const_logic_0;
    thresMem0_V_13_d0 <= ap_const_lv24_0;
    thresMem0_V_13_d1 <= ap_const_lv24_0;
    thresMem0_V_13_we0 <= ap_const_logic_0;
    thresMem0_V_13_we1 <= ap_const_logic_0;
    thresMem0_V_14_address0 <= StreamingFxdMatrixVe_U0_thresMem_14_V_address0;
    thresMem0_V_14_address1 <= ap_const_lv2_0;
    thresMem0_V_14_ce0 <= StreamingFxdMatrixVe_U0_thresMem_14_V_ce0;
    thresMem0_V_14_ce1 <= ap_const_logic_0;
    thresMem0_V_14_d0 <= ap_const_lv24_0;
    thresMem0_V_14_d1 <= ap_const_lv24_0;
    thresMem0_V_14_we0 <= ap_const_logic_0;
    thresMem0_V_14_we1 <= ap_const_logic_0;
    thresMem0_V_15_address0 <= StreamingFxdMatrixVe_U0_thresMem_15_V_address0;
    thresMem0_V_15_address1 <= ap_const_lv2_0;
    thresMem0_V_15_ce0 <= StreamingFxdMatrixVe_U0_thresMem_15_V_ce0;
    thresMem0_V_15_ce1 <= ap_const_logic_0;
    thresMem0_V_15_d0 <= ap_const_lv24_0;
    thresMem0_V_15_d1 <= ap_const_lv24_0;
    thresMem0_V_15_we0 <= ap_const_logic_0;
    thresMem0_V_15_we1 <= ap_const_logic_0;
    thresMem0_V_1_address0 <= StreamingFxdMatrixVe_U0_thresMem_1_V_address0;
    thresMem0_V_1_address1 <= ap_const_lv2_0;
    thresMem0_V_1_ce0 <= StreamingFxdMatrixVe_U0_thresMem_1_V_ce0;
    thresMem0_V_1_ce1 <= ap_const_logic_0;
    thresMem0_V_1_d0 <= ap_const_lv24_0;
    thresMem0_V_1_d1 <= ap_const_lv24_0;
    thresMem0_V_1_we0 <= ap_const_logic_0;
    thresMem0_V_1_we1 <= ap_const_logic_0;
    thresMem0_V_2_address0 <= StreamingFxdMatrixVe_U0_thresMem_2_V_address0;
    thresMem0_V_2_address1 <= ap_const_lv2_0;
    thresMem0_V_2_ce0 <= StreamingFxdMatrixVe_U0_thresMem_2_V_ce0;
    thresMem0_V_2_ce1 <= ap_const_logic_0;
    thresMem0_V_2_d0 <= ap_const_lv24_0;
    thresMem0_V_2_d1 <= ap_const_lv24_0;
    thresMem0_V_2_we0 <= ap_const_logic_0;
    thresMem0_V_2_we1 <= ap_const_logic_0;
    thresMem0_V_3_address0 <= StreamingFxdMatrixVe_U0_thresMem_3_V_address0;
    thresMem0_V_3_address1 <= ap_const_lv2_0;
    thresMem0_V_3_ce0 <= StreamingFxdMatrixVe_U0_thresMem_3_V_ce0;
    thresMem0_V_3_ce1 <= ap_const_logic_0;
    thresMem0_V_3_d0 <= ap_const_lv24_0;
    thresMem0_V_3_d1 <= ap_const_lv24_0;
    thresMem0_V_3_we0 <= ap_const_logic_0;
    thresMem0_V_3_we1 <= ap_const_logic_0;
    thresMem0_V_4_address0 <= StreamingFxdMatrixVe_U0_thresMem_4_V_address0;
    thresMem0_V_4_address1 <= ap_const_lv2_0;
    thresMem0_V_4_ce0 <= StreamingFxdMatrixVe_U0_thresMem_4_V_ce0;
    thresMem0_V_4_ce1 <= ap_const_logic_0;
    thresMem0_V_4_d0 <= ap_const_lv24_0;
    thresMem0_V_4_d1 <= ap_const_lv24_0;
    thresMem0_V_4_we0 <= ap_const_logic_0;
    thresMem0_V_4_we1 <= ap_const_logic_0;
    thresMem0_V_5_address0 <= StreamingFxdMatrixVe_U0_thresMem_5_V_address0;
    thresMem0_V_5_address1 <= ap_const_lv2_0;
    thresMem0_V_5_ce0 <= StreamingFxdMatrixVe_U0_thresMem_5_V_ce0;
    thresMem0_V_5_ce1 <= ap_const_logic_0;
    thresMem0_V_5_d0 <= ap_const_lv24_0;
    thresMem0_V_5_d1 <= ap_const_lv24_0;
    thresMem0_V_5_we0 <= ap_const_logic_0;
    thresMem0_V_5_we1 <= ap_const_logic_0;
    thresMem0_V_6_address0 <= StreamingFxdMatrixVe_U0_thresMem_6_V_address0;
    thresMem0_V_6_address1 <= ap_const_lv2_0;
    thresMem0_V_6_ce0 <= StreamingFxdMatrixVe_U0_thresMem_6_V_ce0;
    thresMem0_V_6_ce1 <= ap_const_logic_0;
    thresMem0_V_6_d0 <= ap_const_lv24_0;
    thresMem0_V_6_d1 <= ap_const_lv24_0;
    thresMem0_V_6_we0 <= ap_const_logic_0;
    thresMem0_V_6_we1 <= ap_const_logic_0;
    thresMem0_V_7_address0 <= StreamingFxdMatrixVe_U0_thresMem_7_V_address0;
    thresMem0_V_7_address1 <= ap_const_lv2_0;
    thresMem0_V_7_ce0 <= StreamingFxdMatrixVe_U0_thresMem_7_V_ce0;
    thresMem0_V_7_ce1 <= ap_const_logic_0;
    thresMem0_V_7_d0 <= ap_const_lv24_0;
    thresMem0_V_7_d1 <= ap_const_lv24_0;
    thresMem0_V_7_we0 <= ap_const_logic_0;
    thresMem0_V_7_we1 <= ap_const_logic_0;
    thresMem0_V_8_address0 <= StreamingFxdMatrixVe_U0_thresMem_8_V_address0;
    thresMem0_V_8_address1 <= ap_const_lv2_0;
    thresMem0_V_8_ce0 <= StreamingFxdMatrixVe_U0_thresMem_8_V_ce0;
    thresMem0_V_8_ce1 <= ap_const_logic_0;
    thresMem0_V_8_d0 <= ap_const_lv24_0;
    thresMem0_V_8_d1 <= ap_const_lv24_0;
    thresMem0_V_8_we0 <= ap_const_logic_0;
    thresMem0_V_8_we1 <= ap_const_logic_0;
    thresMem0_V_9_address0 <= StreamingFxdMatrixVe_U0_thresMem_9_V_address0;
    thresMem0_V_9_address1 <= ap_const_lv2_0;
    thresMem0_V_9_ce0 <= StreamingFxdMatrixVe_U0_thresMem_9_V_ce0;
    thresMem0_V_9_ce1 <= ap_const_logic_0;
    thresMem0_V_9_d0 <= ap_const_lv24_0;
    thresMem0_V_9_d1 <= ap_const_lv24_0;
    thresMem0_V_9_we0 <= ap_const_logic_0;
    thresMem0_V_9_we1 <= ap_const_logic_0;
    thresMem1_V_0_address0 <= StreamingMatrixVecto_4_U0_thresMem_0_V_address0;
    thresMem1_V_0_address1 <= ap_const_lv1_0;
    thresMem1_V_0_ce0 <= StreamingMatrixVecto_4_U0_thresMem_0_V_ce0;
    thresMem1_V_0_ce1 <= ap_const_logic_0;
    thresMem1_V_0_d0 <= ap_const_lv24_0;
    thresMem1_V_0_d1 <= ap_const_lv24_0;
    thresMem1_V_0_we0 <= ap_const_logic_0;
    thresMem1_V_0_we1 <= ap_const_logic_0;
    thresMem1_V_10_address0 <= StreamingMatrixVecto_4_U0_thresMem_10_V_address0;
    thresMem1_V_10_address1 <= ap_const_lv1_0;
    thresMem1_V_10_ce0 <= StreamingMatrixVecto_4_U0_thresMem_10_V_ce0;
    thresMem1_V_10_ce1 <= ap_const_logic_0;
    thresMem1_V_10_d0 <= ap_const_lv24_0;
    thresMem1_V_10_d1 <= ap_const_lv24_0;
    thresMem1_V_10_we0 <= ap_const_logic_0;
    thresMem1_V_10_we1 <= ap_const_logic_0;
    thresMem1_V_11_address0 <= StreamingMatrixVecto_4_U0_thresMem_11_V_address0;
    thresMem1_V_11_address1 <= ap_const_lv1_0;
    thresMem1_V_11_ce0 <= StreamingMatrixVecto_4_U0_thresMem_11_V_ce0;
    thresMem1_V_11_ce1 <= ap_const_logic_0;
    thresMem1_V_11_d0 <= ap_const_lv24_0;
    thresMem1_V_11_d1 <= ap_const_lv24_0;
    thresMem1_V_11_we0 <= ap_const_logic_0;
    thresMem1_V_11_we1 <= ap_const_logic_0;
    thresMem1_V_12_address0 <= StreamingMatrixVecto_4_U0_thresMem_12_V_address0;
    thresMem1_V_12_address1 <= ap_const_lv1_0;
    thresMem1_V_12_ce0 <= StreamingMatrixVecto_4_U0_thresMem_12_V_ce0;
    thresMem1_V_12_ce1 <= ap_const_logic_0;
    thresMem1_V_12_d0 <= ap_const_lv24_0;
    thresMem1_V_12_d1 <= ap_const_lv24_0;
    thresMem1_V_12_we0 <= ap_const_logic_0;
    thresMem1_V_12_we1 <= ap_const_logic_0;
    thresMem1_V_13_address0 <= StreamingMatrixVecto_4_U0_thresMem_13_V_address0;
    thresMem1_V_13_address1 <= ap_const_lv1_0;
    thresMem1_V_13_ce0 <= StreamingMatrixVecto_4_U0_thresMem_13_V_ce0;
    thresMem1_V_13_ce1 <= ap_const_logic_0;
    thresMem1_V_13_d0 <= ap_const_lv24_0;
    thresMem1_V_13_d1 <= ap_const_lv24_0;
    thresMem1_V_13_we0 <= ap_const_logic_0;
    thresMem1_V_13_we1 <= ap_const_logic_0;
    thresMem1_V_14_address0 <= StreamingMatrixVecto_4_U0_thresMem_14_V_address0;
    thresMem1_V_14_address1 <= ap_const_lv1_0;
    thresMem1_V_14_ce0 <= StreamingMatrixVecto_4_U0_thresMem_14_V_ce0;
    thresMem1_V_14_ce1 <= ap_const_logic_0;
    thresMem1_V_14_d0 <= ap_const_lv24_0;
    thresMem1_V_14_d1 <= ap_const_lv24_0;
    thresMem1_V_14_we0 <= ap_const_logic_0;
    thresMem1_V_14_we1 <= ap_const_logic_0;
    thresMem1_V_15_address0 <= StreamingMatrixVecto_4_U0_thresMem_15_V_address0;
    thresMem1_V_15_address1 <= ap_const_lv1_0;
    thresMem1_V_15_ce0 <= StreamingMatrixVecto_4_U0_thresMem_15_V_ce0;
    thresMem1_V_15_ce1 <= ap_const_logic_0;
    thresMem1_V_15_d0 <= ap_const_lv24_0;
    thresMem1_V_15_d1 <= ap_const_lv24_0;
    thresMem1_V_15_we0 <= ap_const_logic_0;
    thresMem1_V_15_we1 <= ap_const_logic_0;
    thresMem1_V_16_address0 <= StreamingMatrixVecto_4_U0_thresMem_16_V_address0;
    thresMem1_V_16_address1 <= ap_const_lv1_0;
    thresMem1_V_16_ce0 <= StreamingMatrixVecto_4_U0_thresMem_16_V_ce0;
    thresMem1_V_16_ce1 <= ap_const_logic_0;
    thresMem1_V_16_d0 <= ap_const_lv24_0;
    thresMem1_V_16_d1 <= ap_const_lv24_0;
    thresMem1_V_16_we0 <= ap_const_logic_0;
    thresMem1_V_16_we1 <= ap_const_logic_0;
    thresMem1_V_17_address0 <= StreamingMatrixVecto_4_U0_thresMem_17_V_address0;
    thresMem1_V_17_address1 <= ap_const_lv1_0;
    thresMem1_V_17_ce0 <= StreamingMatrixVecto_4_U0_thresMem_17_V_ce0;
    thresMem1_V_17_ce1 <= ap_const_logic_0;
    thresMem1_V_17_d0 <= ap_const_lv24_0;
    thresMem1_V_17_d1 <= ap_const_lv24_0;
    thresMem1_V_17_we0 <= ap_const_logic_0;
    thresMem1_V_17_we1 <= ap_const_logic_0;
    thresMem1_V_18_address0 <= StreamingMatrixVecto_4_U0_thresMem_18_V_address0;
    thresMem1_V_18_address1 <= ap_const_lv1_0;
    thresMem1_V_18_ce0 <= StreamingMatrixVecto_4_U0_thresMem_18_V_ce0;
    thresMem1_V_18_ce1 <= ap_const_logic_0;
    thresMem1_V_18_d0 <= ap_const_lv24_0;
    thresMem1_V_18_d1 <= ap_const_lv24_0;
    thresMem1_V_18_we0 <= ap_const_logic_0;
    thresMem1_V_18_we1 <= ap_const_logic_0;
    thresMem1_V_19_address0 <= StreamingMatrixVecto_4_U0_thresMem_19_V_address0;
    thresMem1_V_19_address1 <= ap_const_lv1_0;
    thresMem1_V_19_ce0 <= StreamingMatrixVecto_4_U0_thresMem_19_V_ce0;
    thresMem1_V_19_ce1 <= ap_const_logic_0;
    thresMem1_V_19_d0 <= ap_const_lv24_0;
    thresMem1_V_19_d1 <= ap_const_lv24_0;
    thresMem1_V_19_we0 <= ap_const_logic_0;
    thresMem1_V_19_we1 <= ap_const_logic_0;
    thresMem1_V_1_address0 <= StreamingMatrixVecto_4_U0_thresMem_1_V_address0;
    thresMem1_V_1_address1 <= ap_const_lv1_0;
    thresMem1_V_1_ce0 <= StreamingMatrixVecto_4_U0_thresMem_1_V_ce0;
    thresMem1_V_1_ce1 <= ap_const_logic_0;
    thresMem1_V_1_d0 <= ap_const_lv24_0;
    thresMem1_V_1_d1 <= ap_const_lv24_0;
    thresMem1_V_1_we0 <= ap_const_logic_0;
    thresMem1_V_1_we1 <= ap_const_logic_0;
    thresMem1_V_20_address0 <= StreamingMatrixVecto_4_U0_thresMem_20_V_address0;
    thresMem1_V_20_address1 <= ap_const_lv1_0;
    thresMem1_V_20_ce0 <= StreamingMatrixVecto_4_U0_thresMem_20_V_ce0;
    thresMem1_V_20_ce1 <= ap_const_logic_0;
    thresMem1_V_20_d0 <= ap_const_lv24_0;
    thresMem1_V_20_d1 <= ap_const_lv24_0;
    thresMem1_V_20_we0 <= ap_const_logic_0;
    thresMem1_V_20_we1 <= ap_const_logic_0;
    thresMem1_V_21_address0 <= StreamingMatrixVecto_4_U0_thresMem_21_V_address0;
    thresMem1_V_21_address1 <= ap_const_lv1_0;
    thresMem1_V_21_ce0 <= StreamingMatrixVecto_4_U0_thresMem_21_V_ce0;
    thresMem1_V_21_ce1 <= ap_const_logic_0;
    thresMem1_V_21_d0 <= ap_const_lv24_0;
    thresMem1_V_21_d1 <= ap_const_lv24_0;
    thresMem1_V_21_we0 <= ap_const_logic_0;
    thresMem1_V_21_we1 <= ap_const_logic_0;
    thresMem1_V_22_address0 <= StreamingMatrixVecto_4_U0_thresMem_22_V_address0;
    thresMem1_V_22_address1 <= ap_const_lv1_0;
    thresMem1_V_22_ce0 <= StreamingMatrixVecto_4_U0_thresMem_22_V_ce0;
    thresMem1_V_22_ce1 <= ap_const_logic_0;
    thresMem1_V_22_d0 <= ap_const_lv24_0;
    thresMem1_V_22_d1 <= ap_const_lv24_0;
    thresMem1_V_22_we0 <= ap_const_logic_0;
    thresMem1_V_22_we1 <= ap_const_logic_0;
    thresMem1_V_23_address0 <= StreamingMatrixVecto_4_U0_thresMem_23_V_address0;
    thresMem1_V_23_address1 <= ap_const_lv1_0;
    thresMem1_V_23_ce0 <= StreamingMatrixVecto_4_U0_thresMem_23_V_ce0;
    thresMem1_V_23_ce1 <= ap_const_logic_0;
    thresMem1_V_23_d0 <= ap_const_lv24_0;
    thresMem1_V_23_d1 <= ap_const_lv24_0;
    thresMem1_V_23_we0 <= ap_const_logic_0;
    thresMem1_V_23_we1 <= ap_const_logic_0;
    thresMem1_V_24_address0 <= StreamingMatrixVecto_4_U0_thresMem_24_V_address0;
    thresMem1_V_24_address1 <= ap_const_lv1_0;
    thresMem1_V_24_ce0 <= StreamingMatrixVecto_4_U0_thresMem_24_V_ce0;
    thresMem1_V_24_ce1 <= ap_const_logic_0;
    thresMem1_V_24_d0 <= ap_const_lv24_0;
    thresMem1_V_24_d1 <= ap_const_lv24_0;
    thresMem1_V_24_we0 <= ap_const_logic_0;
    thresMem1_V_24_we1 <= ap_const_logic_0;
    thresMem1_V_25_address0 <= StreamingMatrixVecto_4_U0_thresMem_25_V_address0;
    thresMem1_V_25_address1 <= ap_const_lv1_0;
    thresMem1_V_25_ce0 <= StreamingMatrixVecto_4_U0_thresMem_25_V_ce0;
    thresMem1_V_25_ce1 <= ap_const_logic_0;
    thresMem1_V_25_d0 <= ap_const_lv24_0;
    thresMem1_V_25_d1 <= ap_const_lv24_0;
    thresMem1_V_25_we0 <= ap_const_logic_0;
    thresMem1_V_25_we1 <= ap_const_logic_0;
    thresMem1_V_26_address0 <= StreamingMatrixVecto_4_U0_thresMem_26_V_address0;
    thresMem1_V_26_address1 <= ap_const_lv1_0;
    thresMem1_V_26_ce0 <= StreamingMatrixVecto_4_U0_thresMem_26_V_ce0;
    thresMem1_V_26_ce1 <= ap_const_logic_0;
    thresMem1_V_26_d0 <= ap_const_lv24_0;
    thresMem1_V_26_d1 <= ap_const_lv24_0;
    thresMem1_V_26_we0 <= ap_const_logic_0;
    thresMem1_V_26_we1 <= ap_const_logic_0;
    thresMem1_V_27_address0 <= StreamingMatrixVecto_4_U0_thresMem_27_V_address0;
    thresMem1_V_27_address1 <= ap_const_lv1_0;
    thresMem1_V_27_ce0 <= StreamingMatrixVecto_4_U0_thresMem_27_V_ce0;
    thresMem1_V_27_ce1 <= ap_const_logic_0;
    thresMem1_V_27_d0 <= ap_const_lv24_0;
    thresMem1_V_27_d1 <= ap_const_lv24_0;
    thresMem1_V_27_we0 <= ap_const_logic_0;
    thresMem1_V_27_we1 <= ap_const_logic_0;
    thresMem1_V_28_address0 <= StreamingMatrixVecto_4_U0_thresMem_28_V_address0;
    thresMem1_V_28_address1 <= ap_const_lv1_0;
    thresMem1_V_28_ce0 <= StreamingMatrixVecto_4_U0_thresMem_28_V_ce0;
    thresMem1_V_28_ce1 <= ap_const_logic_0;
    thresMem1_V_28_d0 <= ap_const_lv24_0;
    thresMem1_V_28_d1 <= ap_const_lv24_0;
    thresMem1_V_28_we0 <= ap_const_logic_0;
    thresMem1_V_28_we1 <= ap_const_logic_0;
    thresMem1_V_29_address0 <= StreamingMatrixVecto_4_U0_thresMem_29_V_address0;
    thresMem1_V_29_address1 <= ap_const_lv1_0;
    thresMem1_V_29_ce0 <= StreamingMatrixVecto_4_U0_thresMem_29_V_ce0;
    thresMem1_V_29_ce1 <= ap_const_logic_0;
    thresMem1_V_29_d0 <= ap_const_lv24_0;
    thresMem1_V_29_d1 <= ap_const_lv24_0;
    thresMem1_V_29_we0 <= ap_const_logic_0;
    thresMem1_V_29_we1 <= ap_const_logic_0;
    thresMem1_V_2_address0 <= StreamingMatrixVecto_4_U0_thresMem_2_V_address0;
    thresMem1_V_2_address1 <= ap_const_lv1_0;
    thresMem1_V_2_ce0 <= StreamingMatrixVecto_4_U0_thresMem_2_V_ce0;
    thresMem1_V_2_ce1 <= ap_const_logic_0;
    thresMem1_V_2_d0 <= ap_const_lv24_0;
    thresMem1_V_2_d1 <= ap_const_lv24_0;
    thresMem1_V_2_we0 <= ap_const_logic_0;
    thresMem1_V_2_we1 <= ap_const_logic_0;
    thresMem1_V_30_address0 <= StreamingMatrixVecto_4_U0_thresMem_30_V_address0;
    thresMem1_V_30_address1 <= ap_const_lv1_0;
    thresMem1_V_30_ce0 <= StreamingMatrixVecto_4_U0_thresMem_30_V_ce0;
    thresMem1_V_30_ce1 <= ap_const_logic_0;
    thresMem1_V_30_d0 <= ap_const_lv24_0;
    thresMem1_V_30_d1 <= ap_const_lv24_0;
    thresMem1_V_30_we0 <= ap_const_logic_0;
    thresMem1_V_30_we1 <= ap_const_logic_0;
    thresMem1_V_31_address0 <= StreamingMatrixVecto_4_U0_thresMem_31_V_address0;
    thresMem1_V_31_address1 <= ap_const_lv1_0;
    thresMem1_V_31_ce0 <= StreamingMatrixVecto_4_U0_thresMem_31_V_ce0;
    thresMem1_V_31_ce1 <= ap_const_logic_0;
    thresMem1_V_31_d0 <= ap_const_lv24_0;
    thresMem1_V_31_d1 <= ap_const_lv24_0;
    thresMem1_V_31_we0 <= ap_const_logic_0;
    thresMem1_V_31_we1 <= ap_const_logic_0;
    thresMem1_V_3_address0 <= StreamingMatrixVecto_4_U0_thresMem_3_V_address0;
    thresMem1_V_3_address1 <= ap_const_lv1_0;
    thresMem1_V_3_ce0 <= StreamingMatrixVecto_4_U0_thresMem_3_V_ce0;
    thresMem1_V_3_ce1 <= ap_const_logic_0;
    thresMem1_V_3_d0 <= ap_const_lv24_0;
    thresMem1_V_3_d1 <= ap_const_lv24_0;
    thresMem1_V_3_we0 <= ap_const_logic_0;
    thresMem1_V_3_we1 <= ap_const_logic_0;
    thresMem1_V_4_address0 <= StreamingMatrixVecto_4_U0_thresMem_4_V_address0;
    thresMem1_V_4_address1 <= ap_const_lv1_0;
    thresMem1_V_4_ce0 <= StreamingMatrixVecto_4_U0_thresMem_4_V_ce0;
    thresMem1_V_4_ce1 <= ap_const_logic_0;
    thresMem1_V_4_d0 <= ap_const_lv24_0;
    thresMem1_V_4_d1 <= ap_const_lv24_0;
    thresMem1_V_4_we0 <= ap_const_logic_0;
    thresMem1_V_4_we1 <= ap_const_logic_0;
    thresMem1_V_5_address0 <= StreamingMatrixVecto_4_U0_thresMem_5_V_address0;
    thresMem1_V_5_address1 <= ap_const_lv1_0;
    thresMem1_V_5_ce0 <= StreamingMatrixVecto_4_U0_thresMem_5_V_ce0;
    thresMem1_V_5_ce1 <= ap_const_logic_0;
    thresMem1_V_5_d0 <= ap_const_lv24_0;
    thresMem1_V_5_d1 <= ap_const_lv24_0;
    thresMem1_V_5_we0 <= ap_const_logic_0;
    thresMem1_V_5_we1 <= ap_const_logic_0;
    thresMem1_V_6_address0 <= StreamingMatrixVecto_4_U0_thresMem_6_V_address0;
    thresMem1_V_6_address1 <= ap_const_lv1_0;
    thresMem1_V_6_ce0 <= StreamingMatrixVecto_4_U0_thresMem_6_V_ce0;
    thresMem1_V_6_ce1 <= ap_const_logic_0;
    thresMem1_V_6_d0 <= ap_const_lv24_0;
    thresMem1_V_6_d1 <= ap_const_lv24_0;
    thresMem1_V_6_we0 <= ap_const_logic_0;
    thresMem1_V_6_we1 <= ap_const_logic_0;
    thresMem1_V_7_address0 <= StreamingMatrixVecto_4_U0_thresMem_7_V_address0;
    thresMem1_V_7_address1 <= ap_const_lv1_0;
    thresMem1_V_7_ce0 <= StreamingMatrixVecto_4_U0_thresMem_7_V_ce0;
    thresMem1_V_7_ce1 <= ap_const_logic_0;
    thresMem1_V_7_d0 <= ap_const_lv24_0;
    thresMem1_V_7_d1 <= ap_const_lv24_0;
    thresMem1_V_7_we0 <= ap_const_logic_0;
    thresMem1_V_7_we1 <= ap_const_logic_0;
    thresMem1_V_8_address0 <= StreamingMatrixVecto_4_U0_thresMem_8_V_address0;
    thresMem1_V_8_address1 <= ap_const_lv1_0;
    thresMem1_V_8_ce0 <= StreamingMatrixVecto_4_U0_thresMem_8_V_ce0;
    thresMem1_V_8_ce1 <= ap_const_logic_0;
    thresMem1_V_8_d0 <= ap_const_lv24_0;
    thresMem1_V_8_d1 <= ap_const_lv24_0;
    thresMem1_V_8_we0 <= ap_const_logic_0;
    thresMem1_V_8_we1 <= ap_const_logic_0;
    thresMem1_V_9_address0 <= StreamingMatrixVecto_4_U0_thresMem_9_V_address0;
    thresMem1_V_9_address1 <= ap_const_lv1_0;
    thresMem1_V_9_ce0 <= StreamingMatrixVecto_4_U0_thresMem_9_V_ce0;
    thresMem1_V_9_ce1 <= ap_const_logic_0;
    thresMem1_V_9_d0 <= ap_const_lv24_0;
    thresMem1_V_9_d1 <= ap_const_lv24_0;
    thresMem1_V_9_we0 <= ap_const_logic_0;
    thresMem1_V_9_we1 <= ap_const_logic_0;
    thresMem2_V_0_address0 <= StreamingMatrixVecto_6_U0_thresMem_0_V_address0;
    thresMem2_V_0_address1 <= ap_const_lv3_0;
    thresMem2_V_0_ce0 <= StreamingMatrixVecto_6_U0_thresMem_0_V_ce0;
    thresMem2_V_0_ce1 <= ap_const_logic_0;
    thresMem2_V_0_d0 <= ap_const_lv24_0;
    thresMem2_V_0_d1 <= ap_const_lv24_0;
    thresMem2_V_0_we0 <= ap_const_logic_0;
    thresMem2_V_0_we1 <= ap_const_logic_0;
    thresMem2_V_10_address0 <= StreamingMatrixVecto_6_U0_thresMem_10_V_address0;
    thresMem2_V_10_address1 <= ap_const_lv3_0;
    thresMem2_V_10_ce0 <= StreamingMatrixVecto_6_U0_thresMem_10_V_ce0;
    thresMem2_V_10_ce1 <= ap_const_logic_0;
    thresMem2_V_10_d0 <= ap_const_lv24_0;
    thresMem2_V_10_d1 <= ap_const_lv24_0;
    thresMem2_V_10_we0 <= ap_const_logic_0;
    thresMem2_V_10_we1 <= ap_const_logic_0;
    thresMem2_V_11_address0 <= StreamingMatrixVecto_6_U0_thresMem_11_V_address0;
    thresMem2_V_11_address1 <= ap_const_lv3_0;
    thresMem2_V_11_ce0 <= StreamingMatrixVecto_6_U0_thresMem_11_V_ce0;
    thresMem2_V_11_ce1 <= ap_const_logic_0;
    thresMem2_V_11_d0 <= ap_const_lv24_0;
    thresMem2_V_11_d1 <= ap_const_lv24_0;
    thresMem2_V_11_we0 <= ap_const_logic_0;
    thresMem2_V_11_we1 <= ap_const_logic_0;
    thresMem2_V_12_address0 <= StreamingMatrixVecto_6_U0_thresMem_12_V_address0;
    thresMem2_V_12_address1 <= ap_const_lv3_0;
    thresMem2_V_12_ce0 <= StreamingMatrixVecto_6_U0_thresMem_12_V_ce0;
    thresMem2_V_12_ce1 <= ap_const_logic_0;
    thresMem2_V_12_d0 <= ap_const_lv24_0;
    thresMem2_V_12_d1 <= ap_const_lv24_0;
    thresMem2_V_12_we0 <= ap_const_logic_0;
    thresMem2_V_12_we1 <= ap_const_logic_0;
    thresMem2_V_13_address0 <= StreamingMatrixVecto_6_U0_thresMem_13_V_address0;
    thresMem2_V_13_address1 <= ap_const_lv3_0;
    thresMem2_V_13_ce0 <= StreamingMatrixVecto_6_U0_thresMem_13_V_ce0;
    thresMem2_V_13_ce1 <= ap_const_logic_0;
    thresMem2_V_13_d0 <= ap_const_lv24_0;
    thresMem2_V_13_d1 <= ap_const_lv24_0;
    thresMem2_V_13_we0 <= ap_const_logic_0;
    thresMem2_V_13_we1 <= ap_const_logic_0;
    thresMem2_V_14_address0 <= StreamingMatrixVecto_6_U0_thresMem_14_V_address0;
    thresMem2_V_14_address1 <= ap_const_lv3_0;
    thresMem2_V_14_ce0 <= StreamingMatrixVecto_6_U0_thresMem_14_V_ce0;
    thresMem2_V_14_ce1 <= ap_const_logic_0;
    thresMem2_V_14_d0 <= ap_const_lv24_0;
    thresMem2_V_14_d1 <= ap_const_lv24_0;
    thresMem2_V_14_we0 <= ap_const_logic_0;
    thresMem2_V_14_we1 <= ap_const_logic_0;
    thresMem2_V_15_address0 <= StreamingMatrixVecto_6_U0_thresMem_15_V_address0;
    thresMem2_V_15_address1 <= ap_const_lv3_0;
    thresMem2_V_15_ce0 <= StreamingMatrixVecto_6_U0_thresMem_15_V_ce0;
    thresMem2_V_15_ce1 <= ap_const_logic_0;
    thresMem2_V_15_d0 <= ap_const_lv24_0;
    thresMem2_V_15_d1 <= ap_const_lv24_0;
    thresMem2_V_15_we0 <= ap_const_logic_0;
    thresMem2_V_15_we1 <= ap_const_logic_0;
    thresMem2_V_1_address0 <= StreamingMatrixVecto_6_U0_thresMem_1_V_address0;
    thresMem2_V_1_address1 <= ap_const_lv3_0;
    thresMem2_V_1_ce0 <= StreamingMatrixVecto_6_U0_thresMem_1_V_ce0;
    thresMem2_V_1_ce1 <= ap_const_logic_0;
    thresMem2_V_1_d0 <= ap_const_lv24_0;
    thresMem2_V_1_d1 <= ap_const_lv24_0;
    thresMem2_V_1_we0 <= ap_const_logic_0;
    thresMem2_V_1_we1 <= ap_const_logic_0;
    thresMem2_V_2_address0 <= StreamingMatrixVecto_6_U0_thresMem_2_V_address0;
    thresMem2_V_2_address1 <= ap_const_lv3_0;
    thresMem2_V_2_ce0 <= StreamingMatrixVecto_6_U0_thresMem_2_V_ce0;
    thresMem2_V_2_ce1 <= ap_const_logic_0;
    thresMem2_V_2_d0 <= ap_const_lv24_0;
    thresMem2_V_2_d1 <= ap_const_lv24_0;
    thresMem2_V_2_we0 <= ap_const_logic_0;
    thresMem2_V_2_we1 <= ap_const_logic_0;
    thresMem2_V_3_address0 <= StreamingMatrixVecto_6_U0_thresMem_3_V_address0;
    thresMem2_V_3_address1 <= ap_const_lv3_0;
    thresMem2_V_3_ce0 <= StreamingMatrixVecto_6_U0_thresMem_3_V_ce0;
    thresMem2_V_3_ce1 <= ap_const_logic_0;
    thresMem2_V_3_d0 <= ap_const_lv24_0;
    thresMem2_V_3_d1 <= ap_const_lv24_0;
    thresMem2_V_3_we0 <= ap_const_logic_0;
    thresMem2_V_3_we1 <= ap_const_logic_0;
    thresMem2_V_4_address0 <= StreamingMatrixVecto_6_U0_thresMem_4_V_address0;
    thresMem2_V_4_address1 <= ap_const_lv3_0;
    thresMem2_V_4_ce0 <= StreamingMatrixVecto_6_U0_thresMem_4_V_ce0;
    thresMem2_V_4_ce1 <= ap_const_logic_0;
    thresMem2_V_4_d0 <= ap_const_lv24_0;
    thresMem2_V_4_d1 <= ap_const_lv24_0;
    thresMem2_V_4_we0 <= ap_const_logic_0;
    thresMem2_V_4_we1 <= ap_const_logic_0;
    thresMem2_V_5_address0 <= StreamingMatrixVecto_6_U0_thresMem_5_V_address0;
    thresMem2_V_5_address1 <= ap_const_lv3_0;
    thresMem2_V_5_ce0 <= StreamingMatrixVecto_6_U0_thresMem_5_V_ce0;
    thresMem2_V_5_ce1 <= ap_const_logic_0;
    thresMem2_V_5_d0 <= ap_const_lv24_0;
    thresMem2_V_5_d1 <= ap_const_lv24_0;
    thresMem2_V_5_we0 <= ap_const_logic_0;
    thresMem2_V_5_we1 <= ap_const_logic_0;
    thresMem2_V_6_address0 <= StreamingMatrixVecto_6_U0_thresMem_6_V_address0;
    thresMem2_V_6_address1 <= ap_const_lv3_0;
    thresMem2_V_6_ce0 <= StreamingMatrixVecto_6_U0_thresMem_6_V_ce0;
    thresMem2_V_6_ce1 <= ap_const_logic_0;
    thresMem2_V_6_d0 <= ap_const_lv24_0;
    thresMem2_V_6_d1 <= ap_const_lv24_0;
    thresMem2_V_6_we0 <= ap_const_logic_0;
    thresMem2_V_6_we1 <= ap_const_logic_0;
    thresMem2_V_7_address0 <= StreamingMatrixVecto_6_U0_thresMem_7_V_address0;
    thresMem2_V_7_address1 <= ap_const_lv3_0;
    thresMem2_V_7_ce0 <= StreamingMatrixVecto_6_U0_thresMem_7_V_ce0;
    thresMem2_V_7_ce1 <= ap_const_logic_0;
    thresMem2_V_7_d0 <= ap_const_lv24_0;
    thresMem2_V_7_d1 <= ap_const_lv24_0;
    thresMem2_V_7_we0 <= ap_const_logic_0;
    thresMem2_V_7_we1 <= ap_const_logic_0;
    thresMem2_V_8_address0 <= StreamingMatrixVecto_6_U0_thresMem_8_V_address0;
    thresMem2_V_8_address1 <= ap_const_lv3_0;
    thresMem2_V_8_ce0 <= StreamingMatrixVecto_6_U0_thresMem_8_V_ce0;
    thresMem2_V_8_ce1 <= ap_const_logic_0;
    thresMem2_V_8_d0 <= ap_const_lv24_0;
    thresMem2_V_8_d1 <= ap_const_lv24_0;
    thresMem2_V_8_we0 <= ap_const_logic_0;
    thresMem2_V_8_we1 <= ap_const_logic_0;
    thresMem2_V_9_address0 <= StreamingMatrixVecto_6_U0_thresMem_9_V_address0;
    thresMem2_V_9_address1 <= ap_const_lv3_0;
    thresMem2_V_9_ce0 <= StreamingMatrixVecto_6_U0_thresMem_9_V_ce0;
    thresMem2_V_9_ce1 <= ap_const_logic_0;
    thresMem2_V_9_d0 <= ap_const_lv24_0;
    thresMem2_V_9_d1 <= ap_const_lv24_0;
    thresMem2_V_9_we0 <= ap_const_logic_0;
    thresMem2_V_9_we1 <= ap_const_logic_0;
    thresMem3_V_0_address0 <= StreamingMatrixVecto_7_U0_thresMem_0_V_address0;
    thresMem3_V_0_address1 <= ap_const_lv3_0;
    thresMem3_V_0_ce0 <= StreamingMatrixVecto_7_U0_thresMem_0_V_ce0;
    thresMem3_V_0_ce1 <= ap_const_logic_0;
    thresMem3_V_0_d0 <= ap_const_lv24_0;
    thresMem3_V_0_d1 <= ap_const_lv24_0;
    thresMem3_V_0_we0 <= ap_const_logic_0;
    thresMem3_V_0_we1 <= ap_const_logic_0;
    thresMem3_V_10_address0 <= StreamingMatrixVecto_7_U0_thresMem_10_V_address0;
    thresMem3_V_10_address1 <= ap_const_lv3_0;
    thresMem3_V_10_ce0 <= StreamingMatrixVecto_7_U0_thresMem_10_V_ce0;
    thresMem3_V_10_ce1 <= ap_const_logic_0;
    thresMem3_V_10_d0 <= ap_const_lv24_0;
    thresMem3_V_10_d1 <= ap_const_lv24_0;
    thresMem3_V_10_we0 <= ap_const_logic_0;
    thresMem3_V_10_we1 <= ap_const_logic_0;
    thresMem3_V_11_address0 <= StreamingMatrixVecto_7_U0_thresMem_11_V_address0;
    thresMem3_V_11_address1 <= ap_const_lv3_0;
    thresMem3_V_11_ce0 <= StreamingMatrixVecto_7_U0_thresMem_11_V_ce0;
    thresMem3_V_11_ce1 <= ap_const_logic_0;
    thresMem3_V_11_d0 <= ap_const_lv24_0;
    thresMem3_V_11_d1 <= ap_const_lv24_0;
    thresMem3_V_11_we0 <= ap_const_logic_0;
    thresMem3_V_11_we1 <= ap_const_logic_0;
    thresMem3_V_12_address0 <= StreamingMatrixVecto_7_U0_thresMem_12_V_address0;
    thresMem3_V_12_address1 <= ap_const_lv3_0;
    thresMem3_V_12_ce0 <= StreamingMatrixVecto_7_U0_thresMem_12_V_ce0;
    thresMem3_V_12_ce1 <= ap_const_logic_0;
    thresMem3_V_12_d0 <= ap_const_lv24_0;
    thresMem3_V_12_d1 <= ap_const_lv24_0;
    thresMem3_V_12_we0 <= ap_const_logic_0;
    thresMem3_V_12_we1 <= ap_const_logic_0;
    thresMem3_V_13_address0 <= StreamingMatrixVecto_7_U0_thresMem_13_V_address0;
    thresMem3_V_13_address1 <= ap_const_lv3_0;
    thresMem3_V_13_ce0 <= StreamingMatrixVecto_7_U0_thresMem_13_V_ce0;
    thresMem3_V_13_ce1 <= ap_const_logic_0;
    thresMem3_V_13_d0 <= ap_const_lv24_0;
    thresMem3_V_13_d1 <= ap_const_lv24_0;
    thresMem3_V_13_we0 <= ap_const_logic_0;
    thresMem3_V_13_we1 <= ap_const_logic_0;
    thresMem3_V_14_address0 <= StreamingMatrixVecto_7_U0_thresMem_14_V_address0;
    thresMem3_V_14_address1 <= ap_const_lv3_0;
    thresMem3_V_14_ce0 <= StreamingMatrixVecto_7_U0_thresMem_14_V_ce0;
    thresMem3_V_14_ce1 <= ap_const_logic_0;
    thresMem3_V_14_d0 <= ap_const_lv24_0;
    thresMem3_V_14_d1 <= ap_const_lv24_0;
    thresMem3_V_14_we0 <= ap_const_logic_0;
    thresMem3_V_14_we1 <= ap_const_logic_0;
    thresMem3_V_15_address0 <= StreamingMatrixVecto_7_U0_thresMem_15_V_address0;
    thresMem3_V_15_address1 <= ap_const_lv3_0;
    thresMem3_V_15_ce0 <= StreamingMatrixVecto_7_U0_thresMem_15_V_ce0;
    thresMem3_V_15_ce1 <= ap_const_logic_0;
    thresMem3_V_15_d0 <= ap_const_lv24_0;
    thresMem3_V_15_d1 <= ap_const_lv24_0;
    thresMem3_V_15_we0 <= ap_const_logic_0;
    thresMem3_V_15_we1 <= ap_const_logic_0;
    thresMem3_V_1_address0 <= StreamingMatrixVecto_7_U0_thresMem_1_V_address0;
    thresMem3_V_1_address1 <= ap_const_lv3_0;
    thresMem3_V_1_ce0 <= StreamingMatrixVecto_7_U0_thresMem_1_V_ce0;
    thresMem3_V_1_ce1 <= ap_const_logic_0;
    thresMem3_V_1_d0 <= ap_const_lv24_0;
    thresMem3_V_1_d1 <= ap_const_lv24_0;
    thresMem3_V_1_we0 <= ap_const_logic_0;
    thresMem3_V_1_we1 <= ap_const_logic_0;
    thresMem3_V_2_address0 <= StreamingMatrixVecto_7_U0_thresMem_2_V_address0;
    thresMem3_V_2_address1 <= ap_const_lv3_0;
    thresMem3_V_2_ce0 <= StreamingMatrixVecto_7_U0_thresMem_2_V_ce0;
    thresMem3_V_2_ce1 <= ap_const_logic_0;
    thresMem3_V_2_d0 <= ap_const_lv24_0;
    thresMem3_V_2_d1 <= ap_const_lv24_0;
    thresMem3_V_2_we0 <= ap_const_logic_0;
    thresMem3_V_2_we1 <= ap_const_logic_0;
    thresMem3_V_3_address0 <= StreamingMatrixVecto_7_U0_thresMem_3_V_address0;
    thresMem3_V_3_address1 <= ap_const_lv3_0;
    thresMem3_V_3_ce0 <= StreamingMatrixVecto_7_U0_thresMem_3_V_ce0;
    thresMem3_V_3_ce1 <= ap_const_logic_0;
    thresMem3_V_3_d0 <= ap_const_lv24_0;
    thresMem3_V_3_d1 <= ap_const_lv24_0;
    thresMem3_V_3_we0 <= ap_const_logic_0;
    thresMem3_V_3_we1 <= ap_const_logic_0;
    thresMem3_V_4_address0 <= StreamingMatrixVecto_7_U0_thresMem_4_V_address0;
    thresMem3_V_4_address1 <= ap_const_lv3_0;
    thresMem3_V_4_ce0 <= StreamingMatrixVecto_7_U0_thresMem_4_V_ce0;
    thresMem3_V_4_ce1 <= ap_const_logic_0;
    thresMem3_V_4_d0 <= ap_const_lv24_0;
    thresMem3_V_4_d1 <= ap_const_lv24_0;
    thresMem3_V_4_we0 <= ap_const_logic_0;
    thresMem3_V_4_we1 <= ap_const_logic_0;
    thresMem3_V_5_address0 <= StreamingMatrixVecto_7_U0_thresMem_5_V_address0;
    thresMem3_V_5_address1 <= ap_const_lv3_0;
    thresMem3_V_5_ce0 <= StreamingMatrixVecto_7_U0_thresMem_5_V_ce0;
    thresMem3_V_5_ce1 <= ap_const_logic_0;
    thresMem3_V_5_d0 <= ap_const_lv24_0;
    thresMem3_V_5_d1 <= ap_const_lv24_0;
    thresMem3_V_5_we0 <= ap_const_logic_0;
    thresMem3_V_5_we1 <= ap_const_logic_0;
    thresMem3_V_6_address0 <= StreamingMatrixVecto_7_U0_thresMem_6_V_address0;
    thresMem3_V_6_address1 <= ap_const_lv3_0;
    thresMem3_V_6_ce0 <= StreamingMatrixVecto_7_U0_thresMem_6_V_ce0;
    thresMem3_V_6_ce1 <= ap_const_logic_0;
    thresMem3_V_6_d0 <= ap_const_lv24_0;
    thresMem3_V_6_d1 <= ap_const_lv24_0;
    thresMem3_V_6_we0 <= ap_const_logic_0;
    thresMem3_V_6_we1 <= ap_const_logic_0;
    thresMem3_V_7_address0 <= StreamingMatrixVecto_7_U0_thresMem_7_V_address0;
    thresMem3_V_7_address1 <= ap_const_lv3_0;
    thresMem3_V_7_ce0 <= StreamingMatrixVecto_7_U0_thresMem_7_V_ce0;
    thresMem3_V_7_ce1 <= ap_const_logic_0;
    thresMem3_V_7_d0 <= ap_const_lv24_0;
    thresMem3_V_7_d1 <= ap_const_lv24_0;
    thresMem3_V_7_we0 <= ap_const_logic_0;
    thresMem3_V_7_we1 <= ap_const_logic_0;
    thresMem3_V_8_address0 <= StreamingMatrixVecto_7_U0_thresMem_8_V_address0;
    thresMem3_V_8_address1 <= ap_const_lv3_0;
    thresMem3_V_8_ce0 <= StreamingMatrixVecto_7_U0_thresMem_8_V_ce0;
    thresMem3_V_8_ce1 <= ap_const_logic_0;
    thresMem3_V_8_d0 <= ap_const_lv24_0;
    thresMem3_V_8_d1 <= ap_const_lv24_0;
    thresMem3_V_8_we0 <= ap_const_logic_0;
    thresMem3_V_8_we1 <= ap_const_logic_0;
    thresMem3_V_9_address0 <= StreamingMatrixVecto_7_U0_thresMem_9_V_address0;
    thresMem3_V_9_address1 <= ap_const_lv3_0;
    thresMem3_V_9_ce0 <= StreamingMatrixVecto_7_U0_thresMem_9_V_ce0;
    thresMem3_V_9_ce1 <= ap_const_logic_0;
    thresMem3_V_9_d0 <= ap_const_lv24_0;
    thresMem3_V_9_d1 <= ap_const_lv24_0;
    thresMem3_V_9_we0 <= ap_const_logic_0;
    thresMem3_V_9_we1 <= ap_const_logic_0;
    thresMem4_V_0_address0 <= StreamingMatrixVecto_3_U0_thresMem_0_V_address0;
    thresMem4_V_0_address1 <= ap_const_lv6_0;
    thresMem4_V_0_ce0 <= StreamingMatrixVecto_3_U0_thresMem_0_V_ce0;
    thresMem4_V_0_ce1 <= ap_const_logic_0;
    thresMem4_V_0_d0 <= ap_const_lv24_0;
    thresMem4_V_0_d1 <= ap_const_lv24_0;
    thresMem4_V_0_we0 <= ap_const_logic_0;
    thresMem4_V_0_we1 <= ap_const_logic_0;
    thresMem4_V_1_address0 <= StreamingMatrixVecto_3_U0_thresMem_1_V_address0;
    thresMem4_V_1_address1 <= ap_const_lv6_0;
    thresMem4_V_1_ce0 <= StreamingMatrixVecto_3_U0_thresMem_1_V_ce0;
    thresMem4_V_1_ce1 <= ap_const_logic_0;
    thresMem4_V_1_d0 <= ap_const_lv24_0;
    thresMem4_V_1_d1 <= ap_const_lv24_0;
    thresMem4_V_1_we0 <= ap_const_logic_0;
    thresMem4_V_1_we1 <= ap_const_logic_0;
    thresMem4_V_2_address0 <= StreamingMatrixVecto_3_U0_thresMem_2_V_address0;
    thresMem4_V_2_address1 <= ap_const_lv6_0;
    thresMem4_V_2_ce0 <= StreamingMatrixVecto_3_U0_thresMem_2_V_ce0;
    thresMem4_V_2_ce1 <= ap_const_logic_0;
    thresMem4_V_2_d0 <= ap_const_lv24_0;
    thresMem4_V_2_d1 <= ap_const_lv24_0;
    thresMem4_V_2_we0 <= ap_const_logic_0;
    thresMem4_V_2_we1 <= ap_const_logic_0;
    thresMem4_V_3_address0 <= StreamingMatrixVecto_3_U0_thresMem_3_V_address0;
    thresMem4_V_3_address1 <= ap_const_lv6_0;
    thresMem4_V_3_ce0 <= StreamingMatrixVecto_3_U0_thresMem_3_V_ce0;
    thresMem4_V_3_ce1 <= ap_const_logic_0;
    thresMem4_V_3_d0 <= ap_const_lv24_0;
    thresMem4_V_3_d1 <= ap_const_lv24_0;
    thresMem4_V_3_we0 <= ap_const_logic_0;
    thresMem4_V_3_we1 <= ap_const_logic_0;
    thresMem5_V_0_address0 <= StreamingMatrixVecto_5_U0_thresMem_V_address0;
    thresMem5_V_0_address1 <= ap_const_lv8_0;
    thresMem5_V_0_ce0 <= StreamingMatrixVecto_5_U0_thresMem_V_ce0;
    thresMem5_V_0_ce1 <= ap_const_logic_0;
    thresMem5_V_0_d0 <= ap_const_lv24_0;
    thresMem5_V_0_d1 <= ap_const_lv24_0;
    thresMem5_V_0_we0 <= ap_const_logic_0;
    thresMem5_V_0_we1 <= ap_const_logic_0;
    thresMem6_V_0_address0 <= StreamingMatrixVecto_2_U0_thresMem_V_address0;
    thresMem6_V_0_address1 <= ap_const_lv9_0;
    thresMem6_V_0_ce0 <= StreamingMatrixVecto_2_U0_thresMem_V_ce0;
    thresMem6_V_0_ce1 <= ap_const_logic_0;
    thresMem6_V_0_d0 <= ap_const_lv24_0;
    thresMem6_V_0_d1 <= ap_const_lv24_0;
    thresMem6_V_0_we0 <= ap_const_logic_0;
    thresMem6_V_0_we1 <= ap_const_logic_0;
    thresMem7_V_0_address0 <= StreamingMatrixVecto_1_U0_thresMem_V_address0;
    thresMem7_V_0_address1 <= ap_const_lv9_0;
    thresMem7_V_0_ce0 <= StreamingMatrixVecto_1_U0_thresMem_V_ce0;
    thresMem7_V_0_ce1 <= ap_const_logic_0;
    thresMem7_V_0_d0 <= ap_const_lv24_0;
    thresMem7_V_0_d1 <= ap_const_lv24_0;
    thresMem7_V_0_we0 <= ap_const_logic_0;
    thresMem7_V_0_we1 <= ap_const_logic_0;
    weightMem0_V_0_address0 <= StreamingFxdMatrixVe_U0_weightMem_0_V_address0;
    weightMem0_V_0_address1 <= ap_const_lv6_0;
    weightMem0_V_0_ce0 <= StreamingFxdMatrixVe_U0_weightMem_0_V_ce0;
    weightMem0_V_0_ce1 <= ap_const_logic_0;
    weightMem0_V_0_d0 <= ap_const_lv3_0;
    weightMem0_V_0_d1 <= ap_const_lv3_0;
    weightMem0_V_0_we0 <= ap_const_logic_0;
    weightMem0_V_0_we1 <= ap_const_logic_0;
    weightMem0_V_10_address0 <= StreamingFxdMatrixVe_U0_weightMem_10_V_address0;
    weightMem0_V_10_address1 <= ap_const_lv6_0;
    weightMem0_V_10_ce0 <= StreamingFxdMatrixVe_U0_weightMem_10_V_ce0;
    weightMem0_V_10_ce1 <= ap_const_logic_0;
    weightMem0_V_10_d0 <= ap_const_lv3_0;
    weightMem0_V_10_d1 <= ap_const_lv3_0;
    weightMem0_V_10_we0 <= ap_const_logic_0;
    weightMem0_V_10_we1 <= ap_const_logic_0;
    weightMem0_V_11_address0 <= StreamingFxdMatrixVe_U0_weightMem_11_V_address0;
    weightMem0_V_11_address1 <= ap_const_lv6_0;
    weightMem0_V_11_ce0 <= StreamingFxdMatrixVe_U0_weightMem_11_V_ce0;
    weightMem0_V_11_ce1 <= ap_const_logic_0;
    weightMem0_V_11_d0 <= ap_const_lv3_0;
    weightMem0_V_11_d1 <= ap_const_lv3_0;
    weightMem0_V_11_we0 <= ap_const_logic_0;
    weightMem0_V_11_we1 <= ap_const_logic_0;
    weightMem0_V_12_address0 <= StreamingFxdMatrixVe_U0_weightMem_12_V_address0;
    weightMem0_V_12_address1 <= ap_const_lv6_0;
    weightMem0_V_12_ce0 <= StreamingFxdMatrixVe_U0_weightMem_12_V_ce0;
    weightMem0_V_12_ce1 <= ap_const_logic_0;
    weightMem0_V_12_d0 <= ap_const_lv3_0;
    weightMem0_V_12_d1 <= ap_const_lv3_0;
    weightMem0_V_12_we0 <= ap_const_logic_0;
    weightMem0_V_12_we1 <= ap_const_logic_0;
    weightMem0_V_13_address0 <= StreamingFxdMatrixVe_U0_weightMem_13_V_address0;
    weightMem0_V_13_address1 <= ap_const_lv6_0;
    weightMem0_V_13_ce0 <= StreamingFxdMatrixVe_U0_weightMem_13_V_ce0;
    weightMem0_V_13_ce1 <= ap_const_logic_0;
    weightMem0_V_13_d0 <= ap_const_lv3_0;
    weightMem0_V_13_d1 <= ap_const_lv3_0;
    weightMem0_V_13_we0 <= ap_const_logic_0;
    weightMem0_V_13_we1 <= ap_const_logic_0;
    weightMem0_V_14_address0 <= StreamingFxdMatrixVe_U0_weightMem_14_V_address0;
    weightMem0_V_14_address1 <= ap_const_lv6_0;
    weightMem0_V_14_ce0 <= StreamingFxdMatrixVe_U0_weightMem_14_V_ce0;
    weightMem0_V_14_ce1 <= ap_const_logic_0;
    weightMem0_V_14_d0 <= ap_const_lv3_0;
    weightMem0_V_14_d1 <= ap_const_lv3_0;
    weightMem0_V_14_we0 <= ap_const_logic_0;
    weightMem0_V_14_we1 <= ap_const_logic_0;
    weightMem0_V_15_address0 <= StreamingFxdMatrixVe_U0_weightMem_15_V_address0;
    weightMem0_V_15_address1 <= ap_const_lv6_0;
    weightMem0_V_15_ce0 <= StreamingFxdMatrixVe_U0_weightMem_15_V_ce0;
    weightMem0_V_15_ce1 <= ap_const_logic_0;
    weightMem0_V_15_d0 <= ap_const_lv3_0;
    weightMem0_V_15_d1 <= ap_const_lv3_0;
    weightMem0_V_15_we0 <= ap_const_logic_0;
    weightMem0_V_15_we1 <= ap_const_logic_0;
    weightMem0_V_1_address0 <= StreamingFxdMatrixVe_U0_weightMem_1_V_address0;
    weightMem0_V_1_address1 <= ap_const_lv6_0;
    weightMem0_V_1_ce0 <= StreamingFxdMatrixVe_U0_weightMem_1_V_ce0;
    weightMem0_V_1_ce1 <= ap_const_logic_0;
    weightMem0_V_1_d0 <= ap_const_lv3_0;
    weightMem0_V_1_d1 <= ap_const_lv3_0;
    weightMem0_V_1_we0 <= ap_const_logic_0;
    weightMem0_V_1_we1 <= ap_const_logic_0;
    weightMem0_V_2_address0 <= StreamingFxdMatrixVe_U0_weightMem_2_V_address0;
    weightMem0_V_2_address1 <= ap_const_lv6_0;
    weightMem0_V_2_ce0 <= StreamingFxdMatrixVe_U0_weightMem_2_V_ce0;
    weightMem0_V_2_ce1 <= ap_const_logic_0;
    weightMem0_V_2_d0 <= ap_const_lv3_0;
    weightMem0_V_2_d1 <= ap_const_lv3_0;
    weightMem0_V_2_we0 <= ap_const_logic_0;
    weightMem0_V_2_we1 <= ap_const_logic_0;
    weightMem0_V_3_address0 <= StreamingFxdMatrixVe_U0_weightMem_3_V_address0;
    weightMem0_V_3_address1 <= ap_const_lv6_0;
    weightMem0_V_3_ce0 <= StreamingFxdMatrixVe_U0_weightMem_3_V_ce0;
    weightMem0_V_3_ce1 <= ap_const_logic_0;
    weightMem0_V_3_d0 <= ap_const_lv3_0;
    weightMem0_V_3_d1 <= ap_const_lv3_0;
    weightMem0_V_3_we0 <= ap_const_logic_0;
    weightMem0_V_3_we1 <= ap_const_logic_0;
    weightMem0_V_4_address0 <= StreamingFxdMatrixVe_U0_weightMem_4_V_address0;
    weightMem0_V_4_address1 <= ap_const_lv6_0;
    weightMem0_V_4_ce0 <= StreamingFxdMatrixVe_U0_weightMem_4_V_ce0;
    weightMem0_V_4_ce1 <= ap_const_logic_0;
    weightMem0_V_4_d0 <= ap_const_lv3_0;
    weightMem0_V_4_d1 <= ap_const_lv3_0;
    weightMem0_V_4_we0 <= ap_const_logic_0;
    weightMem0_V_4_we1 <= ap_const_logic_0;
    weightMem0_V_5_address0 <= StreamingFxdMatrixVe_U0_weightMem_5_V_address0;
    weightMem0_V_5_address1 <= ap_const_lv6_0;
    weightMem0_V_5_ce0 <= StreamingFxdMatrixVe_U0_weightMem_5_V_ce0;
    weightMem0_V_5_ce1 <= ap_const_logic_0;
    weightMem0_V_5_d0 <= ap_const_lv3_0;
    weightMem0_V_5_d1 <= ap_const_lv3_0;
    weightMem0_V_5_we0 <= ap_const_logic_0;
    weightMem0_V_5_we1 <= ap_const_logic_0;
    weightMem0_V_6_address0 <= StreamingFxdMatrixVe_U0_weightMem_6_V_address0;
    weightMem0_V_6_address1 <= ap_const_lv6_0;
    weightMem0_V_6_ce0 <= StreamingFxdMatrixVe_U0_weightMem_6_V_ce0;
    weightMem0_V_6_ce1 <= ap_const_logic_0;
    weightMem0_V_6_d0 <= ap_const_lv3_0;
    weightMem0_V_6_d1 <= ap_const_lv3_0;
    weightMem0_V_6_we0 <= ap_const_logic_0;
    weightMem0_V_6_we1 <= ap_const_logic_0;
    weightMem0_V_7_address0 <= StreamingFxdMatrixVe_U0_weightMem_7_V_address0;
    weightMem0_V_7_address1 <= ap_const_lv6_0;
    weightMem0_V_7_ce0 <= StreamingFxdMatrixVe_U0_weightMem_7_V_ce0;
    weightMem0_V_7_ce1 <= ap_const_logic_0;
    weightMem0_V_7_d0 <= ap_const_lv3_0;
    weightMem0_V_7_d1 <= ap_const_lv3_0;
    weightMem0_V_7_we0 <= ap_const_logic_0;
    weightMem0_V_7_we1 <= ap_const_logic_0;
    weightMem0_V_8_address0 <= StreamingFxdMatrixVe_U0_weightMem_8_V_address0;
    weightMem0_V_8_address1 <= ap_const_lv6_0;
    weightMem0_V_8_ce0 <= StreamingFxdMatrixVe_U0_weightMem_8_V_ce0;
    weightMem0_V_8_ce1 <= ap_const_logic_0;
    weightMem0_V_8_d0 <= ap_const_lv3_0;
    weightMem0_V_8_d1 <= ap_const_lv3_0;
    weightMem0_V_8_we0 <= ap_const_logic_0;
    weightMem0_V_8_we1 <= ap_const_logic_0;
    weightMem0_V_9_address0 <= StreamingFxdMatrixVe_U0_weightMem_9_V_address0;
    weightMem0_V_9_address1 <= ap_const_lv6_0;
    weightMem0_V_9_ce0 <= StreamingFxdMatrixVe_U0_weightMem_9_V_ce0;
    weightMem0_V_9_ce1 <= ap_const_logic_0;
    weightMem0_V_9_d0 <= ap_const_lv3_0;
    weightMem0_V_9_d1 <= ap_const_lv3_0;
    weightMem0_V_9_we0 <= ap_const_logic_0;
    weightMem0_V_9_we1 <= ap_const_logic_0;
    weightMem1_V_0_address0 <= StreamingMatrixVecto_4_U0_weightMem_0_V_address0;
    weightMem1_V_0_address1 <= ap_const_lv6_0;
    weightMem1_V_0_ce0 <= StreamingMatrixVecto_4_U0_weightMem_0_V_ce0;
    weightMem1_V_0_ce1 <= ap_const_logic_0;
    weightMem1_V_0_d0 <= ap_const_lv32_0;
    weightMem1_V_0_d1 <= ap_const_lv32_0;
    weightMem1_V_0_we0 <= ap_const_logic_0;
    weightMem1_V_0_we1 <= ap_const_logic_0;
    weightMem1_V_10_address0 <= StreamingMatrixVecto_4_U0_weightMem_10_V_address0;
    weightMem1_V_10_address1 <= ap_const_lv6_0;
    weightMem1_V_10_ce0 <= StreamingMatrixVecto_4_U0_weightMem_10_V_ce0;
    weightMem1_V_10_ce1 <= ap_const_logic_0;
    weightMem1_V_10_d0 <= ap_const_lv32_0;
    weightMem1_V_10_d1 <= ap_const_lv32_0;
    weightMem1_V_10_we0 <= ap_const_logic_0;
    weightMem1_V_10_we1 <= ap_const_logic_0;
    weightMem1_V_11_address0 <= StreamingMatrixVecto_4_U0_weightMem_11_V_address0;
    weightMem1_V_11_address1 <= ap_const_lv6_0;
    weightMem1_V_11_ce0 <= StreamingMatrixVecto_4_U0_weightMem_11_V_ce0;
    weightMem1_V_11_ce1 <= ap_const_logic_0;
    weightMem1_V_11_d0 <= ap_const_lv32_0;
    weightMem1_V_11_d1 <= ap_const_lv32_0;
    weightMem1_V_11_we0 <= ap_const_logic_0;
    weightMem1_V_11_we1 <= ap_const_logic_0;
    weightMem1_V_12_address0 <= StreamingMatrixVecto_4_U0_weightMem_12_V_address0;
    weightMem1_V_12_address1 <= ap_const_lv6_0;
    weightMem1_V_12_ce0 <= StreamingMatrixVecto_4_U0_weightMem_12_V_ce0;
    weightMem1_V_12_ce1 <= ap_const_logic_0;
    weightMem1_V_12_d0 <= ap_const_lv32_0;
    weightMem1_V_12_d1 <= ap_const_lv32_0;
    weightMem1_V_12_we0 <= ap_const_logic_0;
    weightMem1_V_12_we1 <= ap_const_logic_0;
    weightMem1_V_13_address0 <= StreamingMatrixVecto_4_U0_weightMem_13_V_address0;
    weightMem1_V_13_address1 <= ap_const_lv6_0;
    weightMem1_V_13_ce0 <= StreamingMatrixVecto_4_U0_weightMem_13_V_ce0;
    weightMem1_V_13_ce1 <= ap_const_logic_0;
    weightMem1_V_13_d0 <= ap_const_lv32_0;
    weightMem1_V_13_d1 <= ap_const_lv32_0;
    weightMem1_V_13_we0 <= ap_const_logic_0;
    weightMem1_V_13_we1 <= ap_const_logic_0;
    weightMem1_V_14_address0 <= StreamingMatrixVecto_4_U0_weightMem_14_V_address0;
    weightMem1_V_14_address1 <= ap_const_lv6_0;
    weightMem1_V_14_ce0 <= StreamingMatrixVecto_4_U0_weightMem_14_V_ce0;
    weightMem1_V_14_ce1 <= ap_const_logic_0;
    weightMem1_V_14_d0 <= ap_const_lv32_0;
    weightMem1_V_14_d1 <= ap_const_lv32_0;
    weightMem1_V_14_we0 <= ap_const_logic_0;
    weightMem1_V_14_we1 <= ap_const_logic_0;
    weightMem1_V_15_address0 <= StreamingMatrixVecto_4_U0_weightMem_15_V_address0;
    weightMem1_V_15_address1 <= ap_const_lv6_0;
    weightMem1_V_15_ce0 <= StreamingMatrixVecto_4_U0_weightMem_15_V_ce0;
    weightMem1_V_15_ce1 <= ap_const_logic_0;
    weightMem1_V_15_d0 <= ap_const_lv32_0;
    weightMem1_V_15_d1 <= ap_const_lv32_0;
    weightMem1_V_15_we0 <= ap_const_logic_0;
    weightMem1_V_15_we1 <= ap_const_logic_0;
    weightMem1_V_16_address0 <= StreamingMatrixVecto_4_U0_weightMem_16_V_address0;
    weightMem1_V_16_address1 <= ap_const_lv6_0;
    weightMem1_V_16_ce0 <= StreamingMatrixVecto_4_U0_weightMem_16_V_ce0;
    weightMem1_V_16_ce1 <= ap_const_logic_0;
    weightMem1_V_16_d0 <= ap_const_lv32_0;
    weightMem1_V_16_d1 <= ap_const_lv32_0;
    weightMem1_V_16_we0 <= ap_const_logic_0;
    weightMem1_V_16_we1 <= ap_const_logic_0;
    weightMem1_V_17_address0 <= StreamingMatrixVecto_4_U0_weightMem_17_V_address0;
    weightMem1_V_17_address1 <= ap_const_lv6_0;
    weightMem1_V_17_ce0 <= StreamingMatrixVecto_4_U0_weightMem_17_V_ce0;
    weightMem1_V_17_ce1 <= ap_const_logic_0;
    weightMem1_V_17_d0 <= ap_const_lv32_0;
    weightMem1_V_17_d1 <= ap_const_lv32_0;
    weightMem1_V_17_we0 <= ap_const_logic_0;
    weightMem1_V_17_we1 <= ap_const_logic_0;
    weightMem1_V_18_address0 <= StreamingMatrixVecto_4_U0_weightMem_18_V_address0;
    weightMem1_V_18_address1 <= ap_const_lv6_0;
    weightMem1_V_18_ce0 <= StreamingMatrixVecto_4_U0_weightMem_18_V_ce0;
    weightMem1_V_18_ce1 <= ap_const_logic_0;
    weightMem1_V_18_d0 <= ap_const_lv32_0;
    weightMem1_V_18_d1 <= ap_const_lv32_0;
    weightMem1_V_18_we0 <= ap_const_logic_0;
    weightMem1_V_18_we1 <= ap_const_logic_0;
    weightMem1_V_19_address0 <= StreamingMatrixVecto_4_U0_weightMem_19_V_address0;
    weightMem1_V_19_address1 <= ap_const_lv6_0;
    weightMem1_V_19_ce0 <= StreamingMatrixVecto_4_U0_weightMem_19_V_ce0;
    weightMem1_V_19_ce1 <= ap_const_logic_0;
    weightMem1_V_19_d0 <= ap_const_lv32_0;
    weightMem1_V_19_d1 <= ap_const_lv32_0;
    weightMem1_V_19_we0 <= ap_const_logic_0;
    weightMem1_V_19_we1 <= ap_const_logic_0;
    weightMem1_V_1_address0 <= StreamingMatrixVecto_4_U0_weightMem_1_V_address0;
    weightMem1_V_1_address1 <= ap_const_lv6_0;
    weightMem1_V_1_ce0 <= StreamingMatrixVecto_4_U0_weightMem_1_V_ce0;
    weightMem1_V_1_ce1 <= ap_const_logic_0;
    weightMem1_V_1_d0 <= ap_const_lv32_0;
    weightMem1_V_1_d1 <= ap_const_lv32_0;
    weightMem1_V_1_we0 <= ap_const_logic_0;
    weightMem1_V_1_we1 <= ap_const_logic_0;
    weightMem1_V_20_address0 <= StreamingMatrixVecto_4_U0_weightMem_20_V_address0;
    weightMem1_V_20_address1 <= ap_const_lv6_0;
    weightMem1_V_20_ce0 <= StreamingMatrixVecto_4_U0_weightMem_20_V_ce0;
    weightMem1_V_20_ce1 <= ap_const_logic_0;
    weightMem1_V_20_d0 <= ap_const_lv32_0;
    weightMem1_V_20_d1 <= ap_const_lv32_0;
    weightMem1_V_20_we0 <= ap_const_logic_0;
    weightMem1_V_20_we1 <= ap_const_logic_0;
    weightMem1_V_21_address0 <= StreamingMatrixVecto_4_U0_weightMem_21_V_address0;
    weightMem1_V_21_address1 <= ap_const_lv6_0;
    weightMem1_V_21_ce0 <= StreamingMatrixVecto_4_U0_weightMem_21_V_ce0;
    weightMem1_V_21_ce1 <= ap_const_logic_0;
    weightMem1_V_21_d0 <= ap_const_lv32_0;
    weightMem1_V_21_d1 <= ap_const_lv32_0;
    weightMem1_V_21_we0 <= ap_const_logic_0;
    weightMem1_V_21_we1 <= ap_const_logic_0;
    weightMem1_V_22_address0 <= StreamingMatrixVecto_4_U0_weightMem_22_V_address0;
    weightMem1_V_22_address1 <= ap_const_lv6_0;
    weightMem1_V_22_ce0 <= StreamingMatrixVecto_4_U0_weightMem_22_V_ce0;
    weightMem1_V_22_ce1 <= ap_const_logic_0;
    weightMem1_V_22_d0 <= ap_const_lv32_0;
    weightMem1_V_22_d1 <= ap_const_lv32_0;
    weightMem1_V_22_we0 <= ap_const_logic_0;
    weightMem1_V_22_we1 <= ap_const_logic_0;
    weightMem1_V_23_address0 <= StreamingMatrixVecto_4_U0_weightMem_23_V_address0;
    weightMem1_V_23_address1 <= ap_const_lv6_0;
    weightMem1_V_23_ce0 <= StreamingMatrixVecto_4_U0_weightMem_23_V_ce0;
    weightMem1_V_23_ce1 <= ap_const_logic_0;
    weightMem1_V_23_d0 <= ap_const_lv32_0;
    weightMem1_V_23_d1 <= ap_const_lv32_0;
    weightMem1_V_23_we0 <= ap_const_logic_0;
    weightMem1_V_23_we1 <= ap_const_logic_0;
    weightMem1_V_24_address0 <= StreamingMatrixVecto_4_U0_weightMem_24_V_address0;
    weightMem1_V_24_address1 <= ap_const_lv6_0;
    weightMem1_V_24_ce0 <= StreamingMatrixVecto_4_U0_weightMem_24_V_ce0;
    weightMem1_V_24_ce1 <= ap_const_logic_0;
    weightMem1_V_24_d0 <= ap_const_lv32_0;
    weightMem1_V_24_d1 <= ap_const_lv32_0;
    weightMem1_V_24_we0 <= ap_const_logic_0;
    weightMem1_V_24_we1 <= ap_const_logic_0;
    weightMem1_V_25_address0 <= StreamingMatrixVecto_4_U0_weightMem_25_V_address0;
    weightMem1_V_25_address1 <= ap_const_lv6_0;
    weightMem1_V_25_ce0 <= StreamingMatrixVecto_4_U0_weightMem_25_V_ce0;
    weightMem1_V_25_ce1 <= ap_const_logic_0;
    weightMem1_V_25_d0 <= ap_const_lv32_0;
    weightMem1_V_25_d1 <= ap_const_lv32_0;
    weightMem1_V_25_we0 <= ap_const_logic_0;
    weightMem1_V_25_we1 <= ap_const_logic_0;
    weightMem1_V_26_address0 <= StreamingMatrixVecto_4_U0_weightMem_26_V_address0;
    weightMem1_V_26_address1 <= ap_const_lv6_0;
    weightMem1_V_26_ce0 <= StreamingMatrixVecto_4_U0_weightMem_26_V_ce0;
    weightMem1_V_26_ce1 <= ap_const_logic_0;
    weightMem1_V_26_d0 <= ap_const_lv32_0;
    weightMem1_V_26_d1 <= ap_const_lv32_0;
    weightMem1_V_26_we0 <= ap_const_logic_0;
    weightMem1_V_26_we1 <= ap_const_logic_0;
    weightMem1_V_27_address0 <= StreamingMatrixVecto_4_U0_weightMem_27_V_address0;
    weightMem1_V_27_address1 <= ap_const_lv6_0;
    weightMem1_V_27_ce0 <= StreamingMatrixVecto_4_U0_weightMem_27_V_ce0;
    weightMem1_V_27_ce1 <= ap_const_logic_0;
    weightMem1_V_27_d0 <= ap_const_lv32_0;
    weightMem1_V_27_d1 <= ap_const_lv32_0;
    weightMem1_V_27_we0 <= ap_const_logic_0;
    weightMem1_V_27_we1 <= ap_const_logic_0;
    weightMem1_V_28_address0 <= StreamingMatrixVecto_4_U0_weightMem_28_V_address0;
    weightMem1_V_28_address1 <= ap_const_lv6_0;
    weightMem1_V_28_ce0 <= StreamingMatrixVecto_4_U0_weightMem_28_V_ce0;
    weightMem1_V_28_ce1 <= ap_const_logic_0;
    weightMem1_V_28_d0 <= ap_const_lv32_0;
    weightMem1_V_28_d1 <= ap_const_lv32_0;
    weightMem1_V_28_we0 <= ap_const_logic_0;
    weightMem1_V_28_we1 <= ap_const_logic_0;
    weightMem1_V_29_address0 <= StreamingMatrixVecto_4_U0_weightMem_29_V_address0;
    weightMem1_V_29_address1 <= ap_const_lv6_0;
    weightMem1_V_29_ce0 <= StreamingMatrixVecto_4_U0_weightMem_29_V_ce0;
    weightMem1_V_29_ce1 <= ap_const_logic_0;
    weightMem1_V_29_d0 <= ap_const_lv32_0;
    weightMem1_V_29_d1 <= ap_const_lv32_0;
    weightMem1_V_29_we0 <= ap_const_logic_0;
    weightMem1_V_29_we1 <= ap_const_logic_0;
    weightMem1_V_2_address0 <= StreamingMatrixVecto_4_U0_weightMem_2_V_address0;
    weightMem1_V_2_address1 <= ap_const_lv6_0;
    weightMem1_V_2_ce0 <= StreamingMatrixVecto_4_U0_weightMem_2_V_ce0;
    weightMem1_V_2_ce1 <= ap_const_logic_0;
    weightMem1_V_2_d0 <= ap_const_lv32_0;
    weightMem1_V_2_d1 <= ap_const_lv32_0;
    weightMem1_V_2_we0 <= ap_const_logic_0;
    weightMem1_V_2_we1 <= ap_const_logic_0;
    weightMem1_V_30_address0 <= StreamingMatrixVecto_4_U0_weightMem_30_V_address0;
    weightMem1_V_30_address1 <= ap_const_lv6_0;
    weightMem1_V_30_ce0 <= StreamingMatrixVecto_4_U0_weightMem_30_V_ce0;
    weightMem1_V_30_ce1 <= ap_const_logic_0;
    weightMem1_V_30_d0 <= ap_const_lv32_0;
    weightMem1_V_30_d1 <= ap_const_lv32_0;
    weightMem1_V_30_we0 <= ap_const_logic_0;
    weightMem1_V_30_we1 <= ap_const_logic_0;
    weightMem1_V_31_address0 <= StreamingMatrixVecto_4_U0_weightMem_31_V_address0;
    weightMem1_V_31_address1 <= ap_const_lv6_0;
    weightMem1_V_31_ce0 <= StreamingMatrixVecto_4_U0_weightMem_31_V_ce0;
    weightMem1_V_31_ce1 <= ap_const_logic_0;
    weightMem1_V_31_d0 <= ap_const_lv32_0;
    weightMem1_V_31_d1 <= ap_const_lv32_0;
    weightMem1_V_31_we0 <= ap_const_logic_0;
    weightMem1_V_31_we1 <= ap_const_logic_0;
    weightMem1_V_3_address0 <= StreamingMatrixVecto_4_U0_weightMem_3_V_address0;
    weightMem1_V_3_address1 <= ap_const_lv6_0;
    weightMem1_V_3_ce0 <= StreamingMatrixVecto_4_U0_weightMem_3_V_ce0;
    weightMem1_V_3_ce1 <= ap_const_logic_0;
    weightMem1_V_3_d0 <= ap_const_lv32_0;
    weightMem1_V_3_d1 <= ap_const_lv32_0;
    weightMem1_V_3_we0 <= ap_const_logic_0;
    weightMem1_V_3_we1 <= ap_const_logic_0;
    weightMem1_V_4_address0 <= StreamingMatrixVecto_4_U0_weightMem_4_V_address0;
    weightMem1_V_4_address1 <= ap_const_lv6_0;
    weightMem1_V_4_ce0 <= StreamingMatrixVecto_4_U0_weightMem_4_V_ce0;
    weightMem1_V_4_ce1 <= ap_const_logic_0;
    weightMem1_V_4_d0 <= ap_const_lv32_0;
    weightMem1_V_4_d1 <= ap_const_lv32_0;
    weightMem1_V_4_we0 <= ap_const_logic_0;
    weightMem1_V_4_we1 <= ap_const_logic_0;
    weightMem1_V_5_address0 <= StreamingMatrixVecto_4_U0_weightMem_5_V_address0;
    weightMem1_V_5_address1 <= ap_const_lv6_0;
    weightMem1_V_5_ce0 <= StreamingMatrixVecto_4_U0_weightMem_5_V_ce0;
    weightMem1_V_5_ce1 <= ap_const_logic_0;
    weightMem1_V_5_d0 <= ap_const_lv32_0;
    weightMem1_V_5_d1 <= ap_const_lv32_0;
    weightMem1_V_5_we0 <= ap_const_logic_0;
    weightMem1_V_5_we1 <= ap_const_logic_0;
    weightMem1_V_6_address0 <= StreamingMatrixVecto_4_U0_weightMem_6_V_address0;
    weightMem1_V_6_address1 <= ap_const_lv6_0;
    weightMem1_V_6_ce0 <= StreamingMatrixVecto_4_U0_weightMem_6_V_ce0;
    weightMem1_V_6_ce1 <= ap_const_logic_0;
    weightMem1_V_6_d0 <= ap_const_lv32_0;
    weightMem1_V_6_d1 <= ap_const_lv32_0;
    weightMem1_V_6_we0 <= ap_const_logic_0;
    weightMem1_V_6_we1 <= ap_const_logic_0;
    weightMem1_V_7_address0 <= StreamingMatrixVecto_4_U0_weightMem_7_V_address0;
    weightMem1_V_7_address1 <= ap_const_lv6_0;
    weightMem1_V_7_ce0 <= StreamingMatrixVecto_4_U0_weightMem_7_V_ce0;
    weightMem1_V_7_ce1 <= ap_const_logic_0;
    weightMem1_V_7_d0 <= ap_const_lv32_0;
    weightMem1_V_7_d1 <= ap_const_lv32_0;
    weightMem1_V_7_we0 <= ap_const_logic_0;
    weightMem1_V_7_we1 <= ap_const_logic_0;
    weightMem1_V_8_address0 <= StreamingMatrixVecto_4_U0_weightMem_8_V_address0;
    weightMem1_V_8_address1 <= ap_const_lv6_0;
    weightMem1_V_8_ce0 <= StreamingMatrixVecto_4_U0_weightMem_8_V_ce0;
    weightMem1_V_8_ce1 <= ap_const_logic_0;
    weightMem1_V_8_d0 <= ap_const_lv32_0;
    weightMem1_V_8_d1 <= ap_const_lv32_0;
    weightMem1_V_8_we0 <= ap_const_logic_0;
    weightMem1_V_8_we1 <= ap_const_logic_0;
    weightMem1_V_9_address0 <= StreamingMatrixVecto_4_U0_weightMem_9_V_address0;
    weightMem1_V_9_address1 <= ap_const_lv6_0;
    weightMem1_V_9_ce0 <= StreamingMatrixVecto_4_U0_weightMem_9_V_ce0;
    weightMem1_V_9_ce1 <= ap_const_logic_0;
    weightMem1_V_9_d0 <= ap_const_lv32_0;
    weightMem1_V_9_d1 <= ap_const_lv32_0;
    weightMem1_V_9_we0 <= ap_const_logic_0;
    weightMem1_V_9_we1 <= ap_const_logic_0;
    weightMem2_V_0_address0 <= StreamingMatrixVecto_6_U0_weightMem_0_V_address0;
    weightMem2_V_0_address1 <= ap_const_lv8_0;
    weightMem2_V_0_ce0 <= StreamingMatrixVecto_6_U0_weightMem_0_V_ce0;
    weightMem2_V_0_ce1 <= ap_const_logic_0;
    weightMem2_V_0_d0 <= ap_const_lv32_0;
    weightMem2_V_0_d1 <= ap_const_lv32_0;
    weightMem2_V_0_we0 <= ap_const_logic_0;
    weightMem2_V_0_we1 <= ap_const_logic_0;
    weightMem2_V_10_address0 <= StreamingMatrixVecto_6_U0_weightMem_10_V_address0;
    weightMem2_V_10_address1 <= ap_const_lv8_0;
    weightMem2_V_10_ce0 <= StreamingMatrixVecto_6_U0_weightMem_10_V_ce0;
    weightMem2_V_10_ce1 <= ap_const_logic_0;
    weightMem2_V_10_d0 <= ap_const_lv32_0;
    weightMem2_V_10_d1 <= ap_const_lv32_0;
    weightMem2_V_10_we0 <= ap_const_logic_0;
    weightMem2_V_10_we1 <= ap_const_logic_0;
    weightMem2_V_11_address0 <= StreamingMatrixVecto_6_U0_weightMem_11_V_address0;
    weightMem2_V_11_address1 <= ap_const_lv8_0;
    weightMem2_V_11_ce0 <= StreamingMatrixVecto_6_U0_weightMem_11_V_ce0;
    weightMem2_V_11_ce1 <= ap_const_logic_0;
    weightMem2_V_11_d0 <= ap_const_lv32_0;
    weightMem2_V_11_d1 <= ap_const_lv32_0;
    weightMem2_V_11_we0 <= ap_const_logic_0;
    weightMem2_V_11_we1 <= ap_const_logic_0;
    weightMem2_V_12_address0 <= StreamingMatrixVecto_6_U0_weightMem_12_V_address0;
    weightMem2_V_12_address1 <= ap_const_lv8_0;
    weightMem2_V_12_ce0 <= StreamingMatrixVecto_6_U0_weightMem_12_V_ce0;
    weightMem2_V_12_ce1 <= ap_const_logic_0;
    weightMem2_V_12_d0 <= ap_const_lv32_0;
    weightMem2_V_12_d1 <= ap_const_lv32_0;
    weightMem2_V_12_we0 <= ap_const_logic_0;
    weightMem2_V_12_we1 <= ap_const_logic_0;
    weightMem2_V_13_address0 <= StreamingMatrixVecto_6_U0_weightMem_13_V_address0;
    weightMem2_V_13_address1 <= ap_const_lv8_0;
    weightMem2_V_13_ce0 <= StreamingMatrixVecto_6_U0_weightMem_13_V_ce0;
    weightMem2_V_13_ce1 <= ap_const_logic_0;
    weightMem2_V_13_d0 <= ap_const_lv32_0;
    weightMem2_V_13_d1 <= ap_const_lv32_0;
    weightMem2_V_13_we0 <= ap_const_logic_0;
    weightMem2_V_13_we1 <= ap_const_logic_0;
    weightMem2_V_14_address0 <= StreamingMatrixVecto_6_U0_weightMem_14_V_address0;
    weightMem2_V_14_address1 <= ap_const_lv8_0;
    weightMem2_V_14_ce0 <= StreamingMatrixVecto_6_U0_weightMem_14_V_ce0;
    weightMem2_V_14_ce1 <= ap_const_logic_0;
    weightMem2_V_14_d0 <= ap_const_lv32_0;
    weightMem2_V_14_d1 <= ap_const_lv32_0;
    weightMem2_V_14_we0 <= ap_const_logic_0;
    weightMem2_V_14_we1 <= ap_const_logic_0;
    weightMem2_V_15_address0 <= StreamingMatrixVecto_6_U0_weightMem_15_V_address0;
    weightMem2_V_15_address1 <= ap_const_lv8_0;
    weightMem2_V_15_ce0 <= StreamingMatrixVecto_6_U0_weightMem_15_V_ce0;
    weightMem2_V_15_ce1 <= ap_const_logic_0;
    weightMem2_V_15_d0 <= ap_const_lv32_0;
    weightMem2_V_15_d1 <= ap_const_lv32_0;
    weightMem2_V_15_we0 <= ap_const_logic_0;
    weightMem2_V_15_we1 <= ap_const_logic_0;
    weightMem2_V_1_address0 <= StreamingMatrixVecto_6_U0_weightMem_1_V_address0;
    weightMem2_V_1_address1 <= ap_const_lv8_0;
    weightMem2_V_1_ce0 <= StreamingMatrixVecto_6_U0_weightMem_1_V_ce0;
    weightMem2_V_1_ce1 <= ap_const_logic_0;
    weightMem2_V_1_d0 <= ap_const_lv32_0;
    weightMem2_V_1_d1 <= ap_const_lv32_0;
    weightMem2_V_1_we0 <= ap_const_logic_0;
    weightMem2_V_1_we1 <= ap_const_logic_0;
    weightMem2_V_2_address0 <= StreamingMatrixVecto_6_U0_weightMem_2_V_address0;
    weightMem2_V_2_address1 <= ap_const_lv8_0;
    weightMem2_V_2_ce0 <= StreamingMatrixVecto_6_U0_weightMem_2_V_ce0;
    weightMem2_V_2_ce1 <= ap_const_logic_0;
    weightMem2_V_2_d0 <= ap_const_lv32_0;
    weightMem2_V_2_d1 <= ap_const_lv32_0;
    weightMem2_V_2_we0 <= ap_const_logic_0;
    weightMem2_V_2_we1 <= ap_const_logic_0;
    weightMem2_V_3_address0 <= StreamingMatrixVecto_6_U0_weightMem_3_V_address0;
    weightMem2_V_3_address1 <= ap_const_lv8_0;
    weightMem2_V_3_ce0 <= StreamingMatrixVecto_6_U0_weightMem_3_V_ce0;
    weightMem2_V_3_ce1 <= ap_const_logic_0;
    weightMem2_V_3_d0 <= ap_const_lv32_0;
    weightMem2_V_3_d1 <= ap_const_lv32_0;
    weightMem2_V_3_we0 <= ap_const_logic_0;
    weightMem2_V_3_we1 <= ap_const_logic_0;
    weightMem2_V_4_address0 <= StreamingMatrixVecto_6_U0_weightMem_4_V_address0;
    weightMem2_V_4_address1 <= ap_const_lv8_0;
    weightMem2_V_4_ce0 <= StreamingMatrixVecto_6_U0_weightMem_4_V_ce0;
    weightMem2_V_4_ce1 <= ap_const_logic_0;
    weightMem2_V_4_d0 <= ap_const_lv32_0;
    weightMem2_V_4_d1 <= ap_const_lv32_0;
    weightMem2_V_4_we0 <= ap_const_logic_0;
    weightMem2_V_4_we1 <= ap_const_logic_0;
    weightMem2_V_5_address0 <= StreamingMatrixVecto_6_U0_weightMem_5_V_address0;
    weightMem2_V_5_address1 <= ap_const_lv8_0;
    weightMem2_V_5_ce0 <= StreamingMatrixVecto_6_U0_weightMem_5_V_ce0;
    weightMem2_V_5_ce1 <= ap_const_logic_0;
    weightMem2_V_5_d0 <= ap_const_lv32_0;
    weightMem2_V_5_d1 <= ap_const_lv32_0;
    weightMem2_V_5_we0 <= ap_const_logic_0;
    weightMem2_V_5_we1 <= ap_const_logic_0;
    weightMem2_V_6_address0 <= StreamingMatrixVecto_6_U0_weightMem_6_V_address0;
    weightMem2_V_6_address1 <= ap_const_lv8_0;
    weightMem2_V_6_ce0 <= StreamingMatrixVecto_6_U0_weightMem_6_V_ce0;
    weightMem2_V_6_ce1 <= ap_const_logic_0;
    weightMem2_V_6_d0 <= ap_const_lv32_0;
    weightMem2_V_6_d1 <= ap_const_lv32_0;
    weightMem2_V_6_we0 <= ap_const_logic_0;
    weightMem2_V_6_we1 <= ap_const_logic_0;
    weightMem2_V_7_address0 <= StreamingMatrixVecto_6_U0_weightMem_7_V_address0;
    weightMem2_V_7_address1 <= ap_const_lv8_0;
    weightMem2_V_7_ce0 <= StreamingMatrixVecto_6_U0_weightMem_7_V_ce0;
    weightMem2_V_7_ce1 <= ap_const_logic_0;
    weightMem2_V_7_d0 <= ap_const_lv32_0;
    weightMem2_V_7_d1 <= ap_const_lv32_0;
    weightMem2_V_7_we0 <= ap_const_logic_0;
    weightMem2_V_7_we1 <= ap_const_logic_0;
    weightMem2_V_8_address0 <= StreamingMatrixVecto_6_U0_weightMem_8_V_address0;
    weightMem2_V_8_address1 <= ap_const_lv8_0;
    weightMem2_V_8_ce0 <= StreamingMatrixVecto_6_U0_weightMem_8_V_ce0;
    weightMem2_V_8_ce1 <= ap_const_logic_0;
    weightMem2_V_8_d0 <= ap_const_lv32_0;
    weightMem2_V_8_d1 <= ap_const_lv32_0;
    weightMem2_V_8_we0 <= ap_const_logic_0;
    weightMem2_V_8_we1 <= ap_const_logic_0;
    weightMem2_V_9_address0 <= StreamingMatrixVecto_6_U0_weightMem_9_V_address0;
    weightMem2_V_9_address1 <= ap_const_lv8_0;
    weightMem2_V_9_ce0 <= StreamingMatrixVecto_6_U0_weightMem_9_V_ce0;
    weightMem2_V_9_ce1 <= ap_const_logic_0;
    weightMem2_V_9_d0 <= ap_const_lv32_0;
    weightMem2_V_9_d1 <= ap_const_lv32_0;
    weightMem2_V_9_we0 <= ap_const_logic_0;
    weightMem2_V_9_we1 <= ap_const_logic_0;
    weightMem3_V_0_address0 <= StreamingMatrixVecto_7_U0_weightMem_0_V_address0;
    weightMem3_V_0_address1 <= ap_const_lv9_0;
    weightMem3_V_0_ce0 <= StreamingMatrixVecto_7_U0_weightMem_0_V_ce0;
    weightMem3_V_0_ce1 <= ap_const_logic_0;
    weightMem3_V_0_d0 <= ap_const_lv32_0;
    weightMem3_V_0_d1 <= ap_const_lv32_0;
    weightMem3_V_0_we0 <= ap_const_logic_0;
    weightMem3_V_0_we1 <= ap_const_logic_0;
    weightMem3_V_10_address0 <= StreamingMatrixVecto_7_U0_weightMem_10_V_address0;
    weightMem3_V_10_address1 <= ap_const_lv9_0;
    weightMem3_V_10_ce0 <= StreamingMatrixVecto_7_U0_weightMem_10_V_ce0;
    weightMem3_V_10_ce1 <= ap_const_logic_0;
    weightMem3_V_10_d0 <= ap_const_lv32_0;
    weightMem3_V_10_d1 <= ap_const_lv32_0;
    weightMem3_V_10_we0 <= ap_const_logic_0;
    weightMem3_V_10_we1 <= ap_const_logic_0;
    weightMem3_V_11_address0 <= StreamingMatrixVecto_7_U0_weightMem_11_V_address0;
    weightMem3_V_11_address1 <= ap_const_lv9_0;
    weightMem3_V_11_ce0 <= StreamingMatrixVecto_7_U0_weightMem_11_V_ce0;
    weightMem3_V_11_ce1 <= ap_const_logic_0;
    weightMem3_V_11_d0 <= ap_const_lv32_0;
    weightMem3_V_11_d1 <= ap_const_lv32_0;
    weightMem3_V_11_we0 <= ap_const_logic_0;
    weightMem3_V_11_we1 <= ap_const_logic_0;
    weightMem3_V_12_address0 <= StreamingMatrixVecto_7_U0_weightMem_12_V_address0;
    weightMem3_V_12_address1 <= ap_const_lv9_0;
    weightMem3_V_12_ce0 <= StreamingMatrixVecto_7_U0_weightMem_12_V_ce0;
    weightMem3_V_12_ce1 <= ap_const_logic_0;
    weightMem3_V_12_d0 <= ap_const_lv32_0;
    weightMem3_V_12_d1 <= ap_const_lv32_0;
    weightMem3_V_12_we0 <= ap_const_logic_0;
    weightMem3_V_12_we1 <= ap_const_logic_0;
    weightMem3_V_13_address0 <= StreamingMatrixVecto_7_U0_weightMem_13_V_address0;
    weightMem3_V_13_address1 <= ap_const_lv9_0;
    weightMem3_V_13_ce0 <= StreamingMatrixVecto_7_U0_weightMem_13_V_ce0;
    weightMem3_V_13_ce1 <= ap_const_logic_0;
    weightMem3_V_13_d0 <= ap_const_lv32_0;
    weightMem3_V_13_d1 <= ap_const_lv32_0;
    weightMem3_V_13_we0 <= ap_const_logic_0;
    weightMem3_V_13_we1 <= ap_const_logic_0;
    weightMem3_V_14_address0 <= StreamingMatrixVecto_7_U0_weightMem_14_V_address0;
    weightMem3_V_14_address1 <= ap_const_lv9_0;
    weightMem3_V_14_ce0 <= StreamingMatrixVecto_7_U0_weightMem_14_V_ce0;
    weightMem3_V_14_ce1 <= ap_const_logic_0;
    weightMem3_V_14_d0 <= ap_const_lv32_0;
    weightMem3_V_14_d1 <= ap_const_lv32_0;
    weightMem3_V_14_we0 <= ap_const_logic_0;
    weightMem3_V_14_we1 <= ap_const_logic_0;
    weightMem3_V_15_address0 <= StreamingMatrixVecto_7_U0_weightMem_15_V_address0;
    weightMem3_V_15_address1 <= ap_const_lv9_0;
    weightMem3_V_15_ce0 <= StreamingMatrixVecto_7_U0_weightMem_15_V_ce0;
    weightMem3_V_15_ce1 <= ap_const_logic_0;
    weightMem3_V_15_d0 <= ap_const_lv32_0;
    weightMem3_V_15_d1 <= ap_const_lv32_0;
    weightMem3_V_15_we0 <= ap_const_logic_0;
    weightMem3_V_15_we1 <= ap_const_logic_0;
    weightMem3_V_1_address0 <= StreamingMatrixVecto_7_U0_weightMem_1_V_address0;
    weightMem3_V_1_address1 <= ap_const_lv9_0;
    weightMem3_V_1_ce0 <= StreamingMatrixVecto_7_U0_weightMem_1_V_ce0;
    weightMem3_V_1_ce1 <= ap_const_logic_0;
    weightMem3_V_1_d0 <= ap_const_lv32_0;
    weightMem3_V_1_d1 <= ap_const_lv32_0;
    weightMem3_V_1_we0 <= ap_const_logic_0;
    weightMem3_V_1_we1 <= ap_const_logic_0;
    weightMem3_V_2_address0 <= StreamingMatrixVecto_7_U0_weightMem_2_V_address0;
    weightMem3_V_2_address1 <= ap_const_lv9_0;
    weightMem3_V_2_ce0 <= StreamingMatrixVecto_7_U0_weightMem_2_V_ce0;
    weightMem3_V_2_ce1 <= ap_const_logic_0;
    weightMem3_V_2_d0 <= ap_const_lv32_0;
    weightMem3_V_2_d1 <= ap_const_lv32_0;
    weightMem3_V_2_we0 <= ap_const_logic_0;
    weightMem3_V_2_we1 <= ap_const_logic_0;
    weightMem3_V_3_address0 <= StreamingMatrixVecto_7_U0_weightMem_3_V_address0;
    weightMem3_V_3_address1 <= ap_const_lv9_0;
    weightMem3_V_3_ce0 <= StreamingMatrixVecto_7_U0_weightMem_3_V_ce0;
    weightMem3_V_3_ce1 <= ap_const_logic_0;
    weightMem3_V_3_d0 <= ap_const_lv32_0;
    weightMem3_V_3_d1 <= ap_const_lv32_0;
    weightMem3_V_3_we0 <= ap_const_logic_0;
    weightMem3_V_3_we1 <= ap_const_logic_0;
    weightMem3_V_4_address0 <= StreamingMatrixVecto_7_U0_weightMem_4_V_address0;
    weightMem3_V_4_address1 <= ap_const_lv9_0;
    weightMem3_V_4_ce0 <= StreamingMatrixVecto_7_U0_weightMem_4_V_ce0;
    weightMem3_V_4_ce1 <= ap_const_logic_0;
    weightMem3_V_4_d0 <= ap_const_lv32_0;
    weightMem3_V_4_d1 <= ap_const_lv32_0;
    weightMem3_V_4_we0 <= ap_const_logic_0;
    weightMem3_V_4_we1 <= ap_const_logic_0;
    weightMem3_V_5_address0 <= StreamingMatrixVecto_7_U0_weightMem_5_V_address0;
    weightMem3_V_5_address1 <= ap_const_lv9_0;
    weightMem3_V_5_ce0 <= StreamingMatrixVecto_7_U0_weightMem_5_V_ce0;
    weightMem3_V_5_ce1 <= ap_const_logic_0;
    weightMem3_V_5_d0 <= ap_const_lv32_0;
    weightMem3_V_5_d1 <= ap_const_lv32_0;
    weightMem3_V_5_we0 <= ap_const_logic_0;
    weightMem3_V_5_we1 <= ap_const_logic_0;
    weightMem3_V_6_address0 <= StreamingMatrixVecto_7_U0_weightMem_6_V_address0;
    weightMem3_V_6_address1 <= ap_const_lv9_0;
    weightMem3_V_6_ce0 <= StreamingMatrixVecto_7_U0_weightMem_6_V_ce0;
    weightMem3_V_6_ce1 <= ap_const_logic_0;
    weightMem3_V_6_d0 <= ap_const_lv32_0;
    weightMem3_V_6_d1 <= ap_const_lv32_0;
    weightMem3_V_6_we0 <= ap_const_logic_0;
    weightMem3_V_6_we1 <= ap_const_logic_0;
    weightMem3_V_7_address0 <= StreamingMatrixVecto_7_U0_weightMem_7_V_address0;
    weightMem3_V_7_address1 <= ap_const_lv9_0;
    weightMem3_V_7_ce0 <= StreamingMatrixVecto_7_U0_weightMem_7_V_ce0;
    weightMem3_V_7_ce1 <= ap_const_logic_0;
    weightMem3_V_7_d0 <= ap_const_lv32_0;
    weightMem3_V_7_d1 <= ap_const_lv32_0;
    weightMem3_V_7_we0 <= ap_const_logic_0;
    weightMem3_V_7_we1 <= ap_const_logic_0;
    weightMem3_V_8_address0 <= StreamingMatrixVecto_7_U0_weightMem_8_V_address0;
    weightMem3_V_8_address1 <= ap_const_lv9_0;
    weightMem3_V_8_ce0 <= StreamingMatrixVecto_7_U0_weightMem_8_V_ce0;
    weightMem3_V_8_ce1 <= ap_const_logic_0;
    weightMem3_V_8_d0 <= ap_const_lv32_0;
    weightMem3_V_8_d1 <= ap_const_lv32_0;
    weightMem3_V_8_we0 <= ap_const_logic_0;
    weightMem3_V_8_we1 <= ap_const_logic_0;
    weightMem3_V_9_address0 <= StreamingMatrixVecto_7_U0_weightMem_9_V_address0;
    weightMem3_V_9_address1 <= ap_const_lv9_0;
    weightMem3_V_9_ce0 <= StreamingMatrixVecto_7_U0_weightMem_9_V_ce0;
    weightMem3_V_9_ce1 <= ap_const_logic_0;
    weightMem3_V_9_d0 <= ap_const_lv32_0;
    weightMem3_V_9_d1 <= ap_const_lv32_0;
    weightMem3_V_9_we0 <= ap_const_logic_0;
    weightMem3_V_9_we1 <= ap_const_logic_0;
    weightMem4_V_0_address0 <= StreamingMatrixVecto_3_U0_weightMem_0_V_address0;
    weightMem4_V_0_address1 <= ap_const_lv12_0;
    weightMem4_V_0_ce0 <= StreamingMatrixVecto_3_U0_weightMem_0_V_ce0;
    weightMem4_V_0_ce1 <= ap_const_logic_0;
    weightMem4_V_0_d0 <= ap_const_lv32_0;
    weightMem4_V_0_d1 <= ap_const_lv32_0;
    weightMem4_V_0_we0 <= ap_const_logic_0;
    weightMem4_V_0_we1 <= ap_const_logic_0;
    weightMem4_V_1_address0 <= StreamingMatrixVecto_3_U0_weightMem_1_V_address0;
    weightMem4_V_1_address1 <= ap_const_lv12_0;
    weightMem4_V_1_ce0 <= StreamingMatrixVecto_3_U0_weightMem_1_V_ce0;
    weightMem4_V_1_ce1 <= ap_const_logic_0;
    weightMem4_V_1_d0 <= ap_const_lv32_0;
    weightMem4_V_1_d1 <= ap_const_lv32_0;
    weightMem4_V_1_we0 <= ap_const_logic_0;
    weightMem4_V_1_we1 <= ap_const_logic_0;
    weightMem4_V_2_address0 <= StreamingMatrixVecto_3_U0_weightMem_2_V_address0;
    weightMem4_V_2_address1 <= ap_const_lv12_0;
    weightMem4_V_2_ce0 <= StreamingMatrixVecto_3_U0_weightMem_2_V_ce0;
    weightMem4_V_2_ce1 <= ap_const_logic_0;
    weightMem4_V_2_d0 <= ap_const_lv32_0;
    weightMem4_V_2_d1 <= ap_const_lv32_0;
    weightMem4_V_2_we0 <= ap_const_logic_0;
    weightMem4_V_2_we1 <= ap_const_logic_0;
    weightMem4_V_3_address0 <= StreamingMatrixVecto_3_U0_weightMem_3_V_address0;
    weightMem4_V_3_address1 <= ap_const_lv12_0;
    weightMem4_V_3_ce0 <= StreamingMatrixVecto_3_U0_weightMem_3_V_ce0;
    weightMem4_V_3_ce1 <= ap_const_logic_0;
    weightMem4_V_3_d0 <= ap_const_lv32_0;
    weightMem4_V_3_d1 <= ap_const_lv32_0;
    weightMem4_V_3_we0 <= ap_const_logic_0;
    weightMem4_V_3_we1 <= ap_const_logic_0;
    weightMem5_V_0_address0 <= StreamingMatrixVecto_5_U0_weightMem_V_address0;
    weightMem5_V_0_address1 <= ap_const_lv15_0;
    weightMem5_V_0_ce0 <= StreamingMatrixVecto_5_U0_weightMem_V_ce0;
    weightMem5_V_0_ce1 <= ap_const_logic_0;
    weightMem5_V_0_d0 <= ap_const_lv32_0;
    weightMem5_V_0_d1 <= ap_const_lv32_0;
    weightMem5_V_0_we0 <= ap_const_logic_0;
    weightMem5_V_0_we1 <= ap_const_logic_0;
    weightMem6_V_0_address0 <= StreamingMatrixVecto_2_U0_weightMem_V_address0;
    weightMem6_V_0_address1 <= ap_const_lv15_0;
    weightMem6_V_0_ce0 <= StreamingMatrixVecto_2_U0_weightMem_V_ce0;
    weightMem6_V_0_ce1 <= ap_const_logic_0;
    weightMem6_V_0_d0 <= ap_const_lv4_0;
    weightMem6_V_0_d1 <= ap_const_lv4_0;
    weightMem6_V_0_we0 <= ap_const_logic_0;
    weightMem6_V_0_we1 <= ap_const_logic_0;
    weightMem7_V_0_address0 <= StreamingMatrixVecto_1_U0_weightMem_V_address0;
    weightMem7_V_0_address1 <= ap_const_lv15_0;
    weightMem7_V_0_ce0 <= StreamingMatrixVecto_1_U0_weightMem_V_ce0;
    weightMem7_V_0_ce1 <= ap_const_logic_0;
    weightMem7_V_0_d0 <= ap_const_lv8_0;
    weightMem7_V_0_d1 <= ap_const_lv8_0;
    weightMem7_V_0_we0 <= ap_const_logic_0;
    weightMem7_V_0_we1 <= ap_const_logic_0;
    weightMem8_V_0_address0 <= StreamingMatrixVecto_U0_weightMem_0_V_address0;
    weightMem8_V_0_address1 <= ap_const_lv13_0;
    weightMem8_V_0_ce0 <= StreamingMatrixVecto_U0_weightMem_0_V_ce0;
    weightMem8_V_0_ce1 <= ap_const_logic_0;
    weightMem8_V_0_d0 <= ap_const_lv1_0;
    weightMem8_V_0_d1 <= ap_const_lv1_0;
    weightMem8_V_0_we0 <= ap_const_logic_0;
    weightMem8_V_0_we1 <= ap_const_logic_0;
    weightMem8_V_1_address0 <= StreamingMatrixVecto_U0_weightMem_1_V_address0;
    weightMem8_V_1_address1 <= ap_const_lv13_0;
    weightMem8_V_1_ce0 <= StreamingMatrixVecto_U0_weightMem_1_V_ce0;
    weightMem8_V_1_ce1 <= ap_const_logic_0;
    weightMem8_V_1_d0 <= ap_const_lv1_0;
    weightMem8_V_1_d1 <= ap_const_lv1_0;
    weightMem8_V_1_we0 <= ap_const_logic_0;
    weightMem8_V_1_we1 <= ap_const_logic_0;
    weightMem8_V_2_address0 <= StreamingMatrixVecto_U0_weightMem_2_V_address0;
    weightMem8_V_2_address1 <= ap_const_lv13_0;
    weightMem8_V_2_ce0 <= StreamingMatrixVecto_U0_weightMem_2_V_ce0;
    weightMem8_V_2_ce1 <= ap_const_logic_0;
    weightMem8_V_2_d0 <= ap_const_lv1_0;
    weightMem8_V_2_d1 <= ap_const_lv1_0;
    weightMem8_V_2_we0 <= ap_const_logic_0;
    weightMem8_V_2_we1 <= ap_const_logic_0;
    weightMem8_V_3_address0 <= StreamingMatrixVecto_U0_weightMem_3_V_address0;
    weightMem8_V_3_address1 <= ap_const_lv13_0;
    weightMem8_V_3_ce0 <= StreamingMatrixVecto_U0_weightMem_3_V_ce0;
    weightMem8_V_3_ce1 <= ap_const_logic_0;
    weightMem8_V_3_d0 <= ap_const_lv1_0;
    weightMem8_V_3_d1 <= ap_const_lv1_0;
    weightMem8_V_3_we0 <= ap_const_logic_0;
    weightMem8_V_3_we1 <= ap_const_logic_0;
end behav;
