$date
	Wed May 22 17:43:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_and $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module p1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 ! out $end
$var wire 1 % vdd $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z&
1%
0$
0#
0"
0!
$end
#5
1&
1"
#10
1!
1#
#15
0!
z&
0"
#20
