// Seed: 3862286386
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input tri  id_2
);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input uwire id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output wire id_8
);
  module_0 modCall_1 (
      id_7,
      id_2,
      id_5
  );
  logic id_10, id_11;
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    output uwire id_6,
    output wor id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10,
    output wand id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    output wire id_16,
    input wire id_17,
    input wire id_18,
    output wor id_19,
    input tri id_20,
    output supply0 id_21,
    input tri1 id_22,
    input uwire id_23,
    output wire id_24
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
