# aclk {FREQ_HZ 249997500 CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M PHASE 0.0}
# Clock Domain: main_clk_wiz_1_0_clk_dma_250M
create_clock -name aclk -period 4.000 [get_ports aclk]
# Generated clocks
