Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 10 18:35:00 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_chronometer_timing_summary_routed.rpt -rpx test_chronometer_timing_summary_routed.rpx -warn_on_violation
| Design       : test_chronometer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.516        0.000                      0                  225        0.151        0.000                      0                  225        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.516        0.000                      0                  225        0.151        0.000                      0                  225        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 2.408ns (53.233%)  route 2.116ns (46.767%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.346 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.346    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.463 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    U_DISPLAY_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.786 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__6/O[1]
                         net (fo=1, routed)           0.718     9.504    U_DISPLAY_CONTROLLER/countPrescaler0_carry__6_n_6
    SLICE_X3Y100         LUT5 (Prop_lut5_I4_O)        0.332     9.836 r  U_DISPLAY_CONTROLLER/countPrescaler[30]_i_1/O
                         net (fo=1, routed)           0.000     9.836    U_DISPLAY_CONTROLLER/countPrescaler_0[30]
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[30]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.075    15.352    U_DISPLAY_CONTROLLER/countPrescaler_reg[30]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 2.024ns (47.299%)  route 2.255ns (52.701%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.426 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.859     9.284    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_4
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.307     9.591 r  U_DISPLAY_CONTROLLER/countPrescaler[20]_i_1/O
                         net (fo=1, routed)           0.000     9.591    U_DISPLAY_CONTROLLER/countPrescaler_0[20]
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.606    15.029    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[20]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.031    15.204    U_DISPLAY_CONTROLLER/countPrescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 2.141ns (49.434%)  route 2.190ns (50.566%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.544 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/O[3]
                         net (fo=1, routed)           0.793     9.336    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_4
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.307     9.643 r  U_DISPLAY_CONTROLLER/countPrescaler[24]_i_1/O
                         net (fo=1, routed)           0.000     9.643    U_DISPLAY_CONTROLLER/countPrescaler_0[24]
    SLICE_X1Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[24]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDCE (Setup_fdce_C_D)        0.031    15.283    U_DISPLAY_CONTROLLER/countPrescaler_reg[24]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 2.267ns (52.503%)  route 2.051ns (47.497%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.346 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.346    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.463 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    U_DISPLAY_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.682 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__6/O[0]
                         net (fo=1, routed)           0.654     9.335    U_DISPLAY_CONTROLLER/countPrescaler0_carry__6_n_7
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.295     9.630 r  U_DISPLAY_CONTROLLER/countPrescaler[29]_i_1/O
                         net (fo=1, routed)           0.000     9.630    U_DISPLAY_CONTROLLER/countPrescaler_0[29]
    SLICE_X3Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[29]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.031    15.283    U_DISPLAY_CONTROLLER/countPrescaler_reg[29]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 2.258ns (52.345%)  route 2.056ns (47.655%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.346 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.346    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.661 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__5/O[3]
                         net (fo=1, routed)           0.658     9.319    U_DISPLAY_CONTROLLER/countPrescaler0_carry__5_n_4
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.307     9.626 r  U_DISPLAY_CONTROLLER/countPrescaler[28]_i_1/O
                         net (fo=1, routed)           0.000     9.626    U_DISPLAY_CONTROLLER/countPrescaler_0[28]
    SLICE_X3Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[28]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.031    15.283    U_DISPLAY_CONTROLLER/countPrescaler_reg[28]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.319ns (53.929%)  route 1.981ns (46.071%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.346 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.346    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.463 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    U_DISPLAY_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.702 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__6/O[2]
                         net (fo=1, routed)           0.584     9.285    U_DISPLAY_CONTROLLER/countPrescaler0_carry__6_n_5
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.327     9.612 r  U_DISPLAY_CONTROLLER/countPrescaler[31]_i_1/O
                         net (fo=1, routed)           0.000     9.612    U_DISPLAY_CONTROLLER/countPrescaler_0[31]
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[31]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y101         FDCE (Setup_fdce_C_D)        0.075    15.327    U_DISPLAY_CONTROLLER/countPrescaler_reg[31]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.059ns (48.460%)  route 2.190ns (51.540%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.468 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/O[2]
                         net (fo=1, routed)           0.793     9.260    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_5
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.301     9.561 r  U_DISPLAY_CONTROLLER/countPrescaler[23]_i_1/O
                         net (fo=1, routed)           0.000     9.561    U_DISPLAY_CONTROLLER/countPrescaler_0[23]
    SLICE_X1Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[23]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDCE (Setup_fdce_C_D)        0.031    15.283    U_DISPLAY_CONTROLLER/countPrescaler_reg[23]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.907ns (45.817%)  route 2.255ns (54.183%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.309 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/O[3]
                         net (fo=1, routed)           0.859     9.167    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_4
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.307     9.474 r  U_DISPLAY_CONTROLLER/countPrescaler[16]_i_1/O
                         net (fo=1, routed)           0.000     9.474    U_DISPLAY_CONTROLLER/countPrescaler_0[16]
    SLICE_X3Y98          FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.606    15.029    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[16]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.031    15.204    U_DISPLAY_CONTROLLER/countPrescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/countPrescaler_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 2.265ns (53.541%)  route 1.965ns (46.459%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.710     5.312    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  U_DISPLAY_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.397     7.165    U_DISPLAY_CONTROLLER/countPrescaler[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.760 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.760    U_DISPLAY_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.877    U_DISPLAY_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.994    U_DISPLAY_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U_DISPLAY_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.229    U_DISPLAY_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.346 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.346    U_DISPLAY_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.669 r  U_DISPLAY_CONTROLLER/countPrescaler0_carry__5/O[1]
                         net (fo=1, routed)           0.568     9.237    U_DISPLAY_CONTROLLER/countPrescaler0_carry__5_n_6
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.306     9.543 r  U_DISPLAY_CONTROLLER/countPrescaler[26]_i_1/O
                         net (fo=1, routed)           0.000     9.543    U_DISPLAY_CONTROLLER/countPrescaler_0[26]
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.590    15.012    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_CONTROLLER/countPrescaler_reg[26]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y101         FDCE (Setup_fdce_C_D)        0.031    15.283    U_DISPLAY_CONTROLLER/countPrescaler_reg[26]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 U_CHRONOMETER/ms_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CHRONOMETER/h_0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.932ns (23.731%)  route 2.995ns (76.269%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.708     5.310    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_CHRONOMETER/ms_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  U_CHRONOMETER/ms_1_reg[1]/Q
                         net (fo=6, routed)           1.630     7.396    U_CHRONOMETER/TimerOut[5]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.150     7.546 r  U_CHRONOMETER/h_1[3]_i_3/O
                         net (fo=5, routed)           0.835     8.381    U_CHRONOMETER/h_1[3]_i_3_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.326     8.707 r  U_CHRONOMETER/h_0[3]_i_1/O
                         net (fo=4, routed)           0.531     9.238    U_CHRONOMETER/h_0
    SLICE_X7Y102         FDCE                                         r  U_CHRONOMETER/h_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.588    15.010    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  U_CHRONOMETER/h_0_reg[0]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y102         FDCE (Setup_fdce_C_CE)      -0.205    15.046    U_CHRONOMETER/h_0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_CHRONOMETER/DATA_OUT_reg[30]/Q
                         net (fo=1, routed)           0.102     1.760    U_DISPLAY_CONTROLLER/Q[30]
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[30]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.076     1.609    U_DISPLAY_CONTROLLER/RegNumberOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_CHRONOMETER/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           0.112     1.770    U_DISPLAY_CONTROLLER/Q[12]
    SLICE_X1Y104         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[12]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.066     1.599    U_DISPLAY_CONTROLLER/RegNumberOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_CHRONOMETER/DATA_OUT_reg[18]/Q
                         net (fo=1, routed)           0.112     1.770    U_DISPLAY_CONTROLLER/Q[18]
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[18]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.066     1.599    U_DISPLAY_CONTROLLER/RegNumberOut_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/ms_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CHRONOMETER/DATA_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.684%)  route 0.143ns (50.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.597     1.516    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_CHRONOMETER/ms_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_CHRONOMETER/ms_1_reg[1]/Q
                         net (fo=6, routed)           0.143     1.800    U_CHRONOMETER/TimerOut[5]
    SLICE_X3Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[5]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.072     1.628    U_CHRONOMETER/DATA_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/ms_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CHRONOMETER/DATA_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.597     1.516    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_CHRONOMETER/ms_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_CHRONOMETER/ms_1_reg[2]/Q
                         net (fo=6, routed)           0.150     1.808    U_CHRONOMETER/TimerOut[6]
    SLICE_X3Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[6]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.075     1.631    U_CHRONOMETER/DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_CHRONOMETER/DATA_OUT_reg[10]/Q
                         net (fo=1, routed)           0.112     1.794    U_DISPLAY_CONTROLLER/Q[10]
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[10]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.075     1.608    U_DISPLAY_CONTROLLER/RegNumberOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.597     1.516    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_CHRONOMETER/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.766    U_DISPLAY_CONTROLLER/Q[15]
    SLICE_X5Y104         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.867     2.033    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[15]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y104         FDCE (Hold_fdce_C_D)         0.047     1.579    U_DISPLAY_CONTROLLER/RegNumberOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/s_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CHRONOMETER/DATA_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.765%)  route 0.137ns (49.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.597     1.516    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  U_CHRONOMETER/s_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_CHRONOMETER/s_1_reg[1]/Q
                         net (fo=5, routed)           0.137     1.794    U_CHRONOMETER/TimerOut[13]
    SLICE_X6Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.867     2.033    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[13]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.076     1.605    U_CHRONOMETER/DATA_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_CHRONOMETER/DATA_OUT_reg[19]/Q
                         net (fo=1, routed)           0.110     1.791    U_DISPLAY_CONTROLLER/Q[19]
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[19]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.063     1.596    U_DISPLAY_CONTROLLER/RegNumberOut_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_CHRONOMETER/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_CONTROLLER/RegNumberOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.598     1.517    U_CHRONOMETER/CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  U_CHRONOMETER/DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_CHRONOMETER/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.110     1.791    U_DISPLAY_CONTROLLER/Q[4]
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.871     2.036    U_DISPLAY_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  U_DISPLAY_CONTROLLER/RegNumberOut_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.063     1.596    U_DISPLAY_CONTROLLER/RegNumberOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    U_CHRONOMETER/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    U_CHRONOMETER/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    U_CHRONOMETER/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_CHRONOMETER/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_CHRONOMETER/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    U_CHRONOMETER/DATA_OUT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_CHRONOMETER/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_CHRONOMETER/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_CHRONOMETER/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     U_CHRONOMETER/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_CHRONOMETER/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    U_CHRONOMETER/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    U_CHRONOMETER/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    U_CHRONOMETER/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_CHRONOMETER/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_CHRONOMETER/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    U_CHRONOMETER/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    U_CHRONOMETER/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    U_CHRONOMETER/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    U_CHRONOMETER/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    U_CHRONOMETER/DATA_OUT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    U_CHRONOMETER/DATA_OUT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    U_CHRONOMETER/DATA_OUT_reg[15]/C



