Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f48616190f924c4bb11aec434947919a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot math_testbench_behav xil_defaultlib.math_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture math_arch of entity xil_defaultlib.input_node [\input_node(15,0)(15,0)\]
Compiling architecture math_arch of entity xil_defaultlib.axi_fifo [\axi_fifo(ram_width=16,ram_depth...]
Compiling architecture math_arch of entity xil_defaultlib.add_node [\add_node(15,0)(15,0)(15,0)\]
Compiling architecture math_arch of entity xil_defaultlib.prod_node [\prod_node(15,0)(15,0)(15,0)\]
Compiling architecture math_arch of entity xil_defaultlib.div_node [\div_node(15,0)(15,0)(15,0)\]
Compiling architecture math_arch of entity xil_defaultlib.output_node [\output_node(15,0)(15,0)\]
Compiling architecture math_arch of entity xil_defaultlib.math [\math(math_ram_width=16,math_ram...]
Compiling architecture math_arch of entity xil_defaultlib.math_testbench
Built simulation snapshot math_testbench_behav
