#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ed1c78fc90 .scope module, "controller_tb" "controller_tb" 2 4;
 .timescale 0 0;
v000001ed1c809bc0_0 .net "be", 0 0, L_000001ed1c7a72d0;  1 drivers
v000001ed1c8091c0_0 .var "clk", 0 0;
v000001ed1c809300_0 .var "flags", 1 0;
v000001ed1c8096c0_0 .var "instruction", 15 0;
v000001ed1c809760_0 .net "je", 0 0, L_000001ed1c7a7260;  1 drivers
v000001ed1c809b20_0 .net "memwrite", 0 0, L_000001ed1c7a7340;  1 drivers
v000001ed1c809800_0 .net "mmuxsel", 0 0, L_000001ed1c7a7110;  1 drivers
v000001ed1c809c60_0 .net "pc", 7 0, L_000001ed1c7a7500;  1 drivers
v000001ed1c8098a0_0 .net "re0", 0 0, L_000001ed1c7a6d90;  1 drivers
v000001ed1c809f80_0 .net "rw", 0 0, L_000001ed1c7a7b20;  1 drivers
S_000001ed1c7b0640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 21, 2 21 0, S_000001ed1c78fc90;
 .timescale 0 0;
v000001ed1c78fe20_0 .var/i "i", 31 0;
S_000001ed1c7b07d0 .scope module, "test" "controller" 2 14, 3 3 0, S_000001ed1c78fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "instruction";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /OUTPUT 8 "pc";
    .port_info 4 /OUTPUT 1 "be";
    .port_info 5 /OUTPUT 1 "rw";
    .port_info 6 /OUTPUT 1 "mmuxsel";
    .port_info 7 /OUTPUT 1 "je";
    .port_info 8 /OUTPUT 1 "re0";
    .port_info 9 /OUTPUT 1 "memwrite";
L_000001ed1c7a72d0 .functor BUFZ 1, v000001ed1c746db0_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a7b20 .functor BUFZ 1, v000001ed1c809580_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a7110 .functor BUFZ 1, v000001ed1c809120_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a7260 .functor BUFZ 1, v000001ed1c793a70_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a6d90 .functor BUFZ 1, v000001ed1c809ee0_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a7340 .functor BUFZ 1, v000001ed1c809d00_0, C4<0>, C4<0>, C4<0>;
L_000001ed1c7a7500 .functor BUFZ 8, v000001ed1c8093a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ed1c746a00_0 .net "be", 0 0, L_000001ed1c7a72d0;  alias, 1 drivers
v000001ed1c746db0_0 .var "bufenable", 0 0;
v000001ed1c7b0960_0 .net "clk", 0 0, v000001ed1c8091c0_0;  1 drivers
v000001ed1c7b0a00_0 .net "flags", 1 0, v000001ed1c809300_0;  1 drivers
v000001ed1c793930_0 .net "instruction", 15 0, v000001ed1c8096c0_0;  1 drivers
v000001ed1c7939d0_0 .net "je", 0 0, L_000001ed1c7a7260;  alias, 1 drivers
v000001ed1c793a70_0 .var "jumpenable", 0 0;
v000001ed1c809440_0 .net "memwrite", 0 0, L_000001ed1c7a7340;  alias, 1 drivers
v000001ed1c809080_0 .net "mmuxsel", 0 0, L_000001ed1c7a7110;  alias, 1 drivers
v000001ed1c809120_0 .var "muxsel", 0 0;
v000001ed1c8094e0_0 .net "pc", 7 0, L_000001ed1c7a7500;  alias, 1 drivers
v000001ed1c8093a0_0 .var "programcounter", 7 0;
v000001ed1c809260_0 .net "re0", 0 0, L_000001ed1c7a6d90;  alias, 1 drivers
v000001ed1c809580_0 .var "regwrite", 0 0;
v000001ed1c809ee0_0 .var "ret0", 0 0;
v000001ed1c809620_0 .net "rw", 0 0, L_000001ed1c7a7b20;  alias, 1 drivers
v000001ed1c809d00_0 .var "writetomem", 0 0;
E_000001ed1c78b750 .event posedge, v000001ed1c7b0960_0;
    .scope S_000001ed1c7b07d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ed1c8093a0_0, 0, 8;
    %delay 10, 0;
    %end;
    .thread T_0;
    .scope S_000001ed1c7b07d0;
T_1 ;
    %wait E_000001ed1c78b750;
    %load/vec4 v000001ed1c793930_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 3 29 "$finish" {0 0 0};
T_1.0 ;
    %load/vec4 v000001ed1c793930_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %jmp T_1.20;
T_1.2 ;
    %load/vec4 v000001ed1c793930_0;
    %parti/s 3, 9, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %jmp T_1.26;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_1.26;
T_1.22 ;
    %load/vec4 v000001ed1c7b0a00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
T_1.28 ;
    %jmp T_1.26;
T_1.23 ;
    %load/vec4 v000001ed1c7b0a00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
T_1.30 ;
    %jmp T_1.26;
T_1.24 ;
    %load/vec4 v000001ed1c7b0a00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_1.32;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
T_1.32 ;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v000001ed1c7b0a00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
T_1.34 ;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1.20;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed1c809120_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed1c746db0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed1c809580_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809120_0, 0, 1;
    %jmp T_1.20;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809d00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809d00_0, 0, 1;
    %jmp T_1.20;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c809580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c746db0_0, 0, 1;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed1c7b07d0;
T_2 ;
    %wait E_000001ed1c78b750;
    %load/vec4 v000001ed1c793a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001ed1c793930_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ed1c8093a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c793a70_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ed1c793a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001ed1c8093a0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ed1c8093a0_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %delay 20, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ed1c78fc90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed1c8091c0_0, 0, 1;
    %fork t_1, S_000001ed1c7b0640;
    %jmp t_0;
    .scope S_000001ed1c7b0640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed1c78fe20_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001ed1c78fe20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 10, 0;
    %load/vec4 v000001ed1c8091c0_0;
    %inv;
    %store/vec4 v000001ed1c8091c0_0, 0, 1;
    %load/vec4 v000001ed1c78fe20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed1c78fe20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000001ed1c78fc90;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000001ed1c78fc90;
T_4 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001ed1c8096c0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000001ed1c8096c0_0, 0, 16;
    %delay 90, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ed1c8096c0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ed1c809300_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_000001ed1c78fc90;
T_5 ;
    %vpi_call 2 37 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, v000001ed1c809c60_0, v000001ed1c8091c0_0, v000001ed1c8096c0_0, v000001ed1c809300_0, v000001ed1c809bc0_0, v000001ed1c809f80_0, v000001ed1c809800_0, v000001ed1c809760_0, v000001ed1c8098a0_0, v000001ed1c809b20_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "./controller.v";
