
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ea4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800a084  0800a084  0000b084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a148  0800a148  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a148  0800a148  0000b148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a150  0800a150  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a150  0800a150  0000b150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a154  0800a154  0000b154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a158  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cc4  200001d4  0800a32c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e98  0800a32c  0000ce98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000145c1  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a10  00000000  00000000  000207c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  000241d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c47  00000000  00000000  00025280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029dde  00000000  00000000  00025ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161e6  00000000  00000000  0004fca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010165a  00000000  00000000  00065e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001674e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047b0  00000000  00000000  00167528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0016bcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a06c 	.word	0x0800a06c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a06c 	.word	0x0800a06c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <io_analogue_add_channel>:
 * hadc : Pointer to the ADC handle (used for inputs). Pass NULL if unused
 * hdac : Pointer to the DAC handle (used for outputs). Pass NULL if unused
 * channel : ADC or DAC channel number (e.g., ADC_CHANNEL_4)
 * dir : Direction of the channel: IO_ANALOGUE_INPUT or IO_ANALOGUE_OUTPUT
 */
void io_analogue_add_channel(ADC_HandleTypeDef* hadc, DAC_HandleTypeDef* hdac, uint32_t channel, IO_Analogue_Direction dir) {
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	60f8      	str	r0, [r7, #12]
 80002d8:	60b9      	str	r1, [r7, #8]
 80002da:	607a      	str	r2, [r7, #4]
 80002dc:	70fb      	strb	r3, [r7, #3]
	if (io_analogue_channel_count >= MAX_IO_ANALOGUE) return; // Cannot add another channel if all channels taken
 80002de:	4b17      	ldr	r3, [pc, #92]	@ (800033c <io_analogue_add_channel+0x6c>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2b07      	cmp	r3, #7
 80002e4:	dc24      	bgt.n	8000330 <io_analogue_add_channel+0x60>

	io_analogue_channels[io_analogue_channel_count].hadc = hadc;
 80002e6:	4b15      	ldr	r3, [pc, #84]	@ (800033c <io_analogue_add_channel+0x6c>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a15      	ldr	r2, [pc, #84]	@ (8000340 <io_analogue_add_channel+0x70>)
 80002ec:	011b      	lsls	r3, r3, #4
 80002ee:	4413      	add	r3, r2
 80002f0:	68fa      	ldr	r2, [r7, #12]
 80002f2:	601a      	str	r2, [r3, #0]
	io_analogue_channels[io_analogue_channel_count].hdac = hdac;
 80002f4:	4b11      	ldr	r3, [pc, #68]	@ (800033c <io_analogue_add_channel+0x6c>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a11      	ldr	r2, [pc, #68]	@ (8000340 <io_analogue_add_channel+0x70>)
 80002fa:	011b      	lsls	r3, r3, #4
 80002fc:	4413      	add	r3, r2
 80002fe:	3304      	adds	r3, #4
 8000300:	68ba      	ldr	r2, [r7, #8]
 8000302:	601a      	str	r2, [r3, #0]
	io_analogue_channels[io_analogue_channel_count].channel = channel;
 8000304:	4b0d      	ldr	r3, [pc, #52]	@ (800033c <io_analogue_add_channel+0x6c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a0d      	ldr	r2, [pc, #52]	@ (8000340 <io_analogue_add_channel+0x70>)
 800030a:	011b      	lsls	r3, r3, #4
 800030c:	4413      	add	r3, r2
 800030e:	3308      	adds	r3, #8
 8000310:	687a      	ldr	r2, [r7, #4]
 8000312:	601a      	str	r2, [r3, #0]
	io_analogue_channels[io_analogue_channel_count].direction = dir;
 8000314:	4b09      	ldr	r3, [pc, #36]	@ (800033c <io_analogue_add_channel+0x6c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a09      	ldr	r2, [pc, #36]	@ (8000340 <io_analogue_add_channel+0x70>)
 800031a:	011b      	lsls	r3, r3, #4
 800031c:	4413      	add	r3, r2
 800031e:	330c      	adds	r3, #12
 8000320:	78fa      	ldrb	r2, [r7, #3]
 8000322:	701a      	strb	r2, [r3, #0]
	io_analogue_channel_count++;
 8000324:	4b05      	ldr	r3, [pc, #20]	@ (800033c <io_analogue_add_channel+0x6c>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	3301      	adds	r3, #1
 800032a:	4a04      	ldr	r2, [pc, #16]	@ (800033c <io_analogue_add_channel+0x6c>)
 800032c:	6013      	str	r3, [r2, #0]
 800032e:	e000      	b.n	8000332 <io_analogue_add_channel+0x62>
	if (io_analogue_channel_count >= MAX_IO_ANALOGUE) return; // Cannot add another channel if all channels taken
 8000330:	bf00      	nop
}
 8000332:	3714      	adds	r7, #20
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	20000270 	.word	0x20000270
 8000340:	200001f0 	.word	0x200001f0

08000344 <io_analogue_read>:
 * Starts an ADC conversion and returns the digital value (0-4095)
 *
 * index : Index of the channel to read (assigned in order of registration with io_analogue_add_channel)
 * return uint32_t : The ADC conversion result, or 0 is the channel is invalid or not an input channel.
 */
uint32_t io_analogue_read(int index) {
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	if (index >= 0 && index < io_analogue_channel_count && io_analogue_channels[index].direction == IO_ANALOGUE_INPUT) {
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b00      	cmp	r3, #0
 8000350:	db2a      	blt.n	80003a8 <io_analogue_read+0x64>
 8000352:	4b18      	ldr	r3, [pc, #96]	@ (80003b4 <io_analogue_read+0x70>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	429a      	cmp	r2, r3
 800035a:	da25      	bge.n	80003a8 <io_analogue_read+0x64>
 800035c:	4a16      	ldr	r2, [pc, #88]	@ (80003b8 <io_analogue_read+0x74>)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	011b      	lsls	r3, r3, #4
 8000362:	4413      	add	r3, r2
 8000364:	330c      	adds	r3, #12
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d11d      	bne.n	80003a8 <io_analogue_read+0x64>
		// Start ADC conversion
		HAL_ADC_Start(io_analogue_channels[index].hadc);
 800036c:	4a12      	ldr	r2, [pc, #72]	@ (80003b8 <io_analogue_read+0x74>)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	011b      	lsls	r3, r3, #4
 8000372:	4413      	add	r3, r2
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4618      	mov	r0, r3
 8000378:	f001 f8ae 	bl	80014d8 <HAL_ADC_Start>
		// Wait until the AD conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(io_analogue_channels[index].hadc, 100) == HAL_OK) {
 800037c:	4a0e      	ldr	r2, [pc, #56]	@ (80003b8 <io_analogue_read+0x74>)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	011b      	lsls	r3, r3, #4
 8000382:	4413      	add	r3, r2
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	2164      	movs	r1, #100	@ 0x64
 8000388:	4618      	mov	r0, r3
 800038a:	f001 f989 	bl	80016a0 <HAL_ADC_PollForConversion>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d109      	bne.n	80003a8 <io_analogue_read+0x64>
			// Return the ADC value
			return HAL_ADC_GetValue(io_analogue_channels[index].hadc);
 8000394:	4a08      	ldr	r2, [pc, #32]	@ (80003b8 <io_analogue_read+0x74>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	011b      	lsls	r3, r3, #4
 800039a:	4413      	add	r3, r2
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4618      	mov	r0, r3
 80003a0:	f001 fa84 	bl	80018ac <HAL_ADC_GetValue>
 80003a4:	4603      	mov	r3, r0
 80003a6:	e000      	b.n	80003aa <io_analogue_read+0x66>
		}
	}
	return 0;
 80003a8:	2300      	movs	r3, #0
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000270 	.word	0x20000270
 80003b8:	200001f0 	.word	0x200001f0

080003bc <io_analogue_write>:
 * Sets the DAC output voltage based on the provided digital value (e.g., 0-4095)
 *
 * index : Index of the channel to write to
 * value : The 12-bit digital value to output via the DAC.
 */
void io_analogue_write(int index, uint32_t value) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	6039      	str	r1, [r7, #0]
	if (index >= 0 && index < io_analogue_channel_count && io_analogue_channels[index].direction == IO_ANALOGUE_OUTPUT) {
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	db2c      	blt.n	8000426 <io_analogue_write+0x6a>
 80003cc:	4b18      	ldr	r3, [pc, #96]	@ (8000430 <io_analogue_write+0x74>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	687a      	ldr	r2, [r7, #4]
 80003d2:	429a      	cmp	r2, r3
 80003d4:	da27      	bge.n	8000426 <io_analogue_write+0x6a>
 80003d6:	4a17      	ldr	r2, [pc, #92]	@ (8000434 <io_analogue_write+0x78>)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	011b      	lsls	r3, r3, #4
 80003dc:	4413      	add	r3, r2
 80003de:	330c      	adds	r3, #12
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	d11f      	bne.n	8000426 <io_analogue_write+0x6a>
		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(io_analogue_channels[index].hdac, io_analogue_channels[index].channel, DAC_ALIGN_12B_R, value);
 80003e6:	4a13      	ldr	r2, [pc, #76]	@ (8000434 <io_analogue_write+0x78>)
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	011b      	lsls	r3, r3, #4
 80003ec:	4413      	add	r3, r2
 80003ee:	3304      	adds	r3, #4
 80003f0:	6818      	ldr	r0, [r3, #0]
 80003f2:	4a10      	ldr	r2, [pc, #64]	@ (8000434 <io_analogue_write+0x78>)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	011b      	lsls	r3, r3, #4
 80003f8:	4413      	add	r3, r2
 80003fa:	3308      	adds	r3, #8
 80003fc:	6819      	ldr	r1, [r3, #0]
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	2200      	movs	r2, #0
 8000402:	f002 f8d5 	bl	80025b0 <HAL_DAC_SetValue>
		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(io_analogue_channels[index].hdac, io_analogue_channels[index].channel);
 8000406:	4a0b      	ldr	r2, [pc, #44]	@ (8000434 <io_analogue_write+0x78>)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	011b      	lsls	r3, r3, #4
 800040c:	4413      	add	r3, r2
 800040e:	3304      	adds	r3, #4
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	4908      	ldr	r1, [pc, #32]	@ (8000434 <io_analogue_write+0x78>)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	011b      	lsls	r3, r3, #4
 8000418:	440b      	add	r3, r1
 800041a:	3308      	adds	r3, #8
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4619      	mov	r1, r3
 8000420:	4610      	mov	r0, r2
 8000422:	f002 f859 	bl	80024d8 <HAL_DAC_Start>
	}
}
 8000426:	bf00      	nop
 8000428:	3708      	adds	r7, #8
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	20000270 	.word	0x20000270
 8000434:	200001f0 	.word	0x200001f0

08000438 <io_digital_add_channel>:
// Allocates storage for all the IO channels.
IO_Digital_Channel io_digital_channels[MAX_IO_DIGITAL]; // Array of type IO_Channel (struct created in header)
int io_digital_channel_count = 0;


void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	460b      	mov	r3, r1
 8000442:	807b      	strh	r3, [r7, #2]
 8000444:	4613      	mov	r3, r2
 8000446:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000448:	4b11      	ldr	r3, [pc, #68]	@ (8000490 <io_digital_add_channel+0x58>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	2b0f      	cmp	r3, #15
 800044e:	dc19      	bgt.n	8000484 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000450:	4b0f      	ldr	r3, [pc, #60]	@ (8000490 <io_digital_add_channel+0x58>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	490f      	ldr	r1, [pc, #60]	@ (8000494 <io_digital_add_channel+0x5c>)
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 800045c:	4b0c      	ldr	r3, [pc, #48]	@ (8000490 <io_digital_add_channel+0x58>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a0c      	ldr	r2, [pc, #48]	@ (8000494 <io_digital_add_channel+0x5c>)
 8000462:	00db      	lsls	r3, r3, #3
 8000464:	4413      	add	r3, r2
 8000466:	887a      	ldrh	r2, [r7, #2]
 8000468:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800046a:	4b09      	ldr	r3, [pc, #36]	@ (8000490 <io_digital_add_channel+0x58>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4a09      	ldr	r2, [pc, #36]	@ (8000494 <io_digital_add_channel+0x5c>)
 8000470:	00db      	lsls	r3, r3, #3
 8000472:	4413      	add	r3, r2
 8000474:	787a      	ldrb	r2, [r7, #1]
 8000476:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 8000478:	4b05      	ldr	r3, [pc, #20]	@ (8000490 <io_digital_add_channel+0x58>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	3301      	adds	r3, #1
 800047e:	4a04      	ldr	r2, [pc, #16]	@ (8000490 <io_digital_add_channel+0x58>)
 8000480:	6013      	str	r3, [r2, #0]
 8000482:	e000      	b.n	8000486 <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000484:	bf00      	nop
}
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr
 8000490:	200002f4 	.word	0x200002f4
 8000494:	20000274 	.word	0x20000274

08000498 <io_digital_read>:

GPIO_PinState io_digital_read(int index) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_INPUT) {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	db1a      	blt.n	80004dc <io_digital_read+0x44>
 80004a6:	4b10      	ldr	r3, [pc, #64]	@ (80004e8 <io_digital_read+0x50>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	da15      	bge.n	80004dc <io_digital_read+0x44>
 80004b0:	4a0e      	ldr	r2, [pc, #56]	@ (80004ec <io_digital_read+0x54>)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	00db      	lsls	r3, r3, #3
 80004b6:	4413      	add	r3, r2
 80004b8:	799b      	ldrb	r3, [r3, #6]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d10e      	bne.n	80004dc <io_digital_read+0x44>
		return HAL_GPIO_ReadPin(io_digital_channels[index].port, io_digital_channels[index].pin);
 80004be:	4a0b      	ldr	r2, [pc, #44]	@ (80004ec <io_digital_read+0x54>)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80004c6:	4909      	ldr	r1, [pc, #36]	@ (80004ec <io_digital_read+0x54>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	00db      	lsls	r3, r3, #3
 80004cc:	440b      	add	r3, r1
 80004ce:	889b      	ldrh	r3, [r3, #4]
 80004d0:	4619      	mov	r1, r3
 80004d2:	4610      	mov	r0, r2
 80004d4:	f002 fbd6 	bl	8002c84 <HAL_GPIO_ReadPin>
 80004d8:	4603      	mov	r3, r0
 80004da:	e000      	b.n	80004de <io_digital_read+0x46>
	}
	return GPIO_PIN_RESET;
 80004dc:	2300      	movs	r3, #0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	200002f4 	.word	0x200002f4
 80004ec:	20000274 	.word	0x20000274

080004f0 <io_digital_write>:

void io_digital_write(int index, GPIO_PinState value) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	460b      	mov	r3, r1
 80004fa:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_OUTPUT) {
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	db18      	blt.n	8000534 <io_digital_write+0x44>
 8000502:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <io_digital_write+0x4c>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	429a      	cmp	r2, r3
 800050a:	da13      	bge.n	8000534 <io_digital_write+0x44>
 800050c:	4a0c      	ldr	r2, [pc, #48]	@ (8000540 <io_digital_write+0x50>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	4413      	add	r3, r2
 8000514:	799b      	ldrb	r3, [r3, #6]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d10c      	bne.n	8000534 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 800051a:	4a09      	ldr	r2, [pc, #36]	@ (8000540 <io_digital_write+0x50>)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000522:	4a07      	ldr	r2, [pc, #28]	@ (8000540 <io_digital_write+0x50>)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	00db      	lsls	r3, r3, #3
 8000528:	4413      	add	r3, r2
 800052a:	889b      	ldrh	r3, [r3, #4]
 800052c:	78fa      	ldrb	r2, [r7, #3]
 800052e:	4619      	mov	r1, r3
 8000530:	f002 fbc0 	bl	8002cb4 <HAL_GPIO_WritePin>
	}
}
 8000534:	bf00      	nop
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	200002f4 	.word	0x200002f4
 8000540:	20000274 	.word	0x20000274

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b094      	sub	sp, #80	@ 0x50
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f000 fb4a 	bl	8000be2 <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_13, IO_INPUT); // On-board button input
 800054e:	2200      	movs	r2, #0
 8000550:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000554:	4836      	ldr	r0, [pc, #216]	@ (8000630 <main+0xec>)
 8000556:	f7ff ff6f 	bl	8000438 <io_digital_add_channel>
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_OUTPUT); // On-board LED output
 800055a:	2201      	movs	r2, #1
 800055c:	2140      	movs	r1, #64	@ 0x40
 800055e:	4834      	ldr	r0, [pc, #208]	@ (8000630 <main+0xec>)
 8000560:	f7ff ff6a 	bl	8000438 <io_digital_add_channel>
  io_analogue_add_channel(&hadc2, NULL, ADC_CHANNEL_4, IO_ANALOGUE_INPUT);
 8000564:	2300      	movs	r3, #0
 8000566:	4a33      	ldr	r2, [pc, #204]	@ (8000634 <main+0xf0>)
 8000568:	2100      	movs	r1, #0
 800056a:	4833      	ldr	r0, [pc, #204]	@ (8000638 <main+0xf4>)
 800056c:	f7ff feb0 	bl	80002d0 <io_analogue_add_channel>
  io_analogue_add_channel(&hadc2, NULL, ADC_CHANNEL_13, IO_ANALOGUE_OUTPUT);
 8000570:	2301      	movs	r3, #1
 8000572:	4a32      	ldr	r2, [pc, #200]	@ (800063c <main+0xf8>)
 8000574:	2100      	movs	r1, #0
 8000576:	4830      	ldr	r0, [pc, #192]	@ (8000638 <main+0xf4>)
 8000578:	f7ff feaa 	bl	80002d0 <io_analogue_add_channel>
  io_analogue_add_channel(&hadc2, NULL, ADC_CHANNEL_2, IO_ANALOGUE_INPUT);
 800057c:	2300      	movs	r3, #0
 800057e:	4a30      	ldr	r2, [pc, #192]	@ (8000640 <main+0xfc>)
 8000580:	2100      	movs	r1, #0
 8000582:	482d      	ldr	r0, [pc, #180]	@ (8000638 <main+0xf4>)
 8000584:	f7ff fea4 	bl	80002d0 <io_analogue_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f862 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f94c 	bl	8000828 <MX_GPIO_Init>
  MX_USB_Device_Init();
 8000590:	f008 fb8c 	bl	8008cac <MX_USB_Device_Init>
  MX_ADC2_Init();
 8000594:	f000 f8a8 	bl	80006e8 <MX_ADC2_Init>
  MX_DAC2_Init();
 8000598:	f000 f90c 	bl	80007b4 <MX_DAC2_Init>
  /* USER CODE BEGIN 2 */

  // Initialise channel 1 to RESET (LED)
  io_digital_write(1, GPIO_PIN_RESET);
 800059c:	2100      	movs	r1, #0
 800059e:	2001      	movs	r0, #1
 80005a0:	f7ff ffa6 	bl	80004f0 <io_digital_write>

  // Store previous button state
  GPIO_PinState prevButtonState = GPIO_PIN_RESET;
 80005a4:	2300      	movs	r3, #0
 80005a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read the button
	  GPIO_PinState buttonState = io_digital_read(0); // Digital channel 0 is PC13 = on-board button
 80005aa:	2000      	movs	r0, #0
 80005ac:	f7ff ff74 	bl	8000498 <io_digital_read>
 80005b0:	4603      	mov	r3, r0
 80005b2:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

	  // Turn on LED conditioned on button input, output over serial
	  if (buttonState) {
 80005b6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d00d      	beq.n	80005da <main+0x96>
		  // Button down, turn on LED
		  io_digital_write(1, GPIO_PIN_SET); // Turn on digital channel 1 (LED)
 80005be:	2101      	movs	r1, #1
 80005c0:	2001      	movs	r0, #1
 80005c2:	f7ff ff95 	bl	80004f0 <io_digital_write>
		  if (prevButtonState != buttonState) {
 80005c6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80005ca:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d010      	beq.n	80005f4 <main+0xb0>
			  usb_serial_println("LED ON");
 80005d2:	481c      	ldr	r0, [pc, #112]	@ (8000644 <main+0x100>)
 80005d4:	f000 fac6 	bl	8000b64 <usb_serial_println>
 80005d8:	e00c      	b.n	80005f4 <main+0xb0>
		  }
	  } else {
		  // Button up, turn off ELD
		  io_digital_write(1, GPIO_PIN_RESET);
 80005da:	2100      	movs	r1, #0
 80005dc:	2001      	movs	r0, #1
 80005de:	f7ff ff87 	bl	80004f0 <io_digital_write>
		  if (prevButtonState != buttonState) {
 80005e2:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80005e6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d002      	beq.n	80005f4 <main+0xb0>
			  usb_serial_println("LED OFF");
 80005ee:	4816      	ldr	r0, [pc, #88]	@ (8000648 <main+0x104>)
 80005f0:	f000 fab8 	bl	8000b64 <usb_serial_println>
		  }
	  }

	  prevButtonState = buttonState;
 80005f4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80005f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	  // Read potentiometer input and print its output over usb serial
	  uint32_t potValue = io_analogue_read(0);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f7ff fea1 	bl	8000344 <io_analogue_read>
 8000602:	64b8      	str	r0, [r7, #72]	@ 0x48
	  //char potMsg[64];
	  //snprintf(potMsg, sizeof(potMsg), "Pot value: %lu\r\n", (unsigned long)potValue); //%lu is format specifier for uint32_t (unsigned long)
	  //usb_serial_print(potMsg);

	  // Output the potentiometer value to analogue channel 1 (A5)
	  io_analogue_write(1, potValue);
 8000604:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000606:	2001      	movs	r0, #1
 8000608:	f7ff fed8 	bl	80003bc <io_analogue_write>

	  // Read the analogue channel 2 (A1) input (should mirror A5 output as they are linked together)
	  char msg[64];
	  uint32_t a1Value = io_analogue_read(2);
 800060c:	2002      	movs	r0, #2
 800060e:	f7ff fe99 	bl	8000344 <io_analogue_read>
 8000612:	6478      	str	r0, [r7, #68]	@ 0x44
	  sprintf(msg, "Pot value: %lu, A1 value: %lu", potValue, a1Value);
 8000614:	1d38      	adds	r0, r7, #4
 8000616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000618:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800061a:	490c      	ldr	r1, [pc, #48]	@ (800064c <main+0x108>)
 800061c:	f009 f886 	bl	800972c <siprintf>
	  usb_serial_println(msg);
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fa9e 	bl	8000b64 <usb_serial_println>

	  HAL_Delay(10); // Reduce button bounce
 8000628:	200a      	movs	r0, #10
 800062a:	f000 fb4b 	bl	8000cc4 <HAL_Delay>
  {
 800062e:	e7bc      	b.n	80005aa <main+0x66>
 8000630:	48000800 	.word	0x48000800
 8000634:	10c00010 	.word	0x10c00010
 8000638:	200002f8 	.word	0x200002f8
 800063c:	36902000 	.word	0x36902000
 8000640:	08600004 	.word	0x08600004
 8000644:	0800a084 	.word	0x0800a084
 8000648:	0800a08c 	.word	0x0800a08c
 800064c:	0800a094 	.word	0x0800a094

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	@ 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0318 	add.w	r3, r7, #24
 800065a:	2238      	movs	r2, #56	@ 0x38
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f009 f886 	bl	8009770 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000672:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000676:	f004 f837 	bl	80046e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067a:	2302      	movs	r3, #2
 800067c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000682:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000684:	2340      	movs	r3, #64	@ 0x40
 8000686:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000688:	2302      	movs	r3, #2
 800068a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000690:	2301      	movs	r3, #1
 8000692:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000694:	230c      	movs	r3, #12
 8000696:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000698:	2302      	movs	r3, #2
 800069a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800069c:	2304      	movs	r3, #4
 800069e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006a0:	2302      	movs	r3, #2
 80006a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0318 	add.w	r3, r7, #24
 80006a8:	4618      	mov	r0, r3
 80006aa:	f004 f8d1 	bl	8004850 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80006b4:	f000 f904 	bl	80008c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006bc:	2301      	movs	r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2100      	movs	r1, #0
 80006d0:	4618      	mov	r0, r3
 80006d2:	f004 fbcf 	bl	8004e74 <HAL_RCC_ClockConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80006dc:	f000 f8f0 	bl	80008c0 <Error_Handler>
  }
}
 80006e0:	bf00      	nop
 80006e2:	3750      	adds	r7, #80	@ 0x50
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b088      	sub	sp, #32
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ee:	463b      	mov	r3, r7
 80006f0:	2220      	movs	r2, #32
 80006f2:	2100      	movs	r1, #0
 80006f4:	4618      	mov	r0, r3
 80006f6:	f009 f83b 	bl	8009770 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006fa:	4b2b      	ldr	r3, [pc, #172]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 80006fc:	4a2b      	ldr	r2, [pc, #172]	@ (80007ac <MX_ADC2_Init+0xc4>)
 80006fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000700:	4b29      	ldr	r3, [pc, #164]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000702:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000706:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000708:	4b27      	ldr	r3, [pc, #156]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800070e:	4b26      	ldr	r3, [pc, #152]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000714:	4b24      	ldr	r3, [pc, #144]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800071a:	4b23      	ldr	r3, [pc, #140]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000720:	4b21      	ldr	r3, [pc, #132]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000722:	2204      	movs	r2, #4
 8000724:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000726:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000728:	2200      	movs	r2, #0
 800072a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800072c:	4b1e      	ldr	r3, [pc, #120]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800072e:	2200      	movs	r2, #0
 8000730:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000732:	4b1d      	ldr	r3, [pc, #116]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000734:	2201      	movs	r2, #1
 8000736:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000738:	4b1b      	ldr	r3, [pc, #108]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000740:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000746:	4b18      	ldr	r3, [pc, #96]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800074c:	4b16      	ldr	r3, [pc, #88]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800075a:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000764:	f000 fcfc 	bl	8001160 <HAL_ADC_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800076e:	f000 f8a7 	bl	80008c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <MX_ADC2_Init+0xc8>)
 8000774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000776:	2306      	movs	r3, #6
 8000778:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800077e:	237f      	movs	r3, #127	@ 0x7f
 8000780:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000782:	2304      	movs	r3, #4
 8000784:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800078a:	463b      	mov	r3, r7
 800078c:	4619      	mov	r1, r3
 800078e:	4806      	ldr	r0, [pc, #24]	@ (80007a8 <MX_ADC2_Init+0xc0>)
 8000790:	f001 f89a 	bl	80018c8 <HAL_ADC_ConfigChannel>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800079a:	f000 f891 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	200002f8 	.word	0x200002f8
 80007ac:	50000100 	.word	0x50000100
 80007b0:	10c00010 	.word	0x10c00010

080007b4 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08c      	sub	sp, #48	@ 0x30
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ba:	463b      	mov	r3, r7
 80007bc:	2230      	movs	r2, #48	@ 0x30
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f008 ffd5 	bl	8009770 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 80007c6:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_DAC2_Init+0x6c>)
 80007c8:	4a16      	ldr	r2, [pc, #88]	@ (8000824 <MX_DAC2_Init+0x70>)
 80007ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80007cc:	4814      	ldr	r0, [pc, #80]	@ (8000820 <MX_DAC2_Init+0x6c>)
 80007ce:	f001 fe60 	bl	8002492 <HAL_DAC_Init>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80007d8:	f000 f872 	bl	80008c0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80007dc:	2302      	movs	r3, #2
 80007de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80007e0:	2300      	movs	r3, #0
 80007e2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80007f0:	2300      	movs	r3, #0
 80007f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000800:	463b      	mov	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	4619      	mov	r1, r3
 8000806:	4806      	ldr	r0, [pc, #24]	@ (8000820 <MX_DAC2_Init+0x6c>)
 8000808:	f001 ff00 	bl	800260c <HAL_DAC_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000812:	f000 f855 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	3730      	adds	r7, #48	@ 0x30
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000364 	.word	0x20000364
 8000824:	50000c00 	.word	0x50000c00

08000828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082e:	f107 030c 	add.w	r3, r7, #12
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083e:	4b1e      	ldr	r3, [pc, #120]	@ (80008b8 <MX_GPIO_Init+0x90>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000842:	4a1d      	ldr	r2, [pc, #116]	@ (80008b8 <MX_GPIO_Init+0x90>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084a:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <MX_GPIO_Init+0x90>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <MX_GPIO_Init+0x90>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085a:	4a17      	ldr	r2, [pc, #92]	@ (80008b8 <MX_GPIO_Init+0x90>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <MX_GPIO_Init+0x90>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2140      	movs	r1, #64	@ 0x40
 8000872:	4812      	ldr	r0, [pc, #72]	@ (80008bc <MX_GPIO_Init+0x94>)
 8000874:	f002 fa1e 	bl	8002cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000878:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800087c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000882:	2302      	movs	r3, #2
 8000884:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	4619      	mov	r1, r3
 800088c:	480b      	ldr	r0, [pc, #44]	@ (80008bc <MX_GPIO_Init+0x94>)
 800088e:	f002 f877 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000892:	2340      	movs	r3, #64	@ 0x40
 8000894:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000896:	2301      	movs	r3, #1
 8000898:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 030c 	add.w	r3, r7, #12
 80008a6:	4619      	mov	r1, r3
 80008a8:	4804      	ldr	r0, [pc, #16]	@ (80008bc <MX_GPIO_Init+0x94>)
 80008aa:	f002 f869 	bl	8002980 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ae:	bf00      	nop
 80008b0:	3720      	adds	r7, #32
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40021000 	.word	0x40021000
 80008bc:	48000800 	.word	0x48000800

080008c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c4:	b672      	cpsid	i
}
 80008c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <Error_Handler+0x8>

080008cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <HAL_MspInit+0x44>)
 80008d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <HAL_MspInit+0x44>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80008de:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <HAL_MspInit+0x44>)
 80008e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_MspInit+0x44>)
 80008ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ee:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_MspInit+0x44>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_MspInit+0x44>)
 80008f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000902:	f003 ff95 	bl	8004830 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000

08000914 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b09e      	sub	sp, #120	@ 0x78
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800092c:	f107 0310 	add.w	r3, r7, #16
 8000930:	2254      	movs	r2, #84	@ 0x54
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f008 ff1b 	bl	8009770 <memset>
  if(hadc->Instance==ADC2)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a1e      	ldr	r2, [pc, #120]	@ (80009b8 <HAL_ADC_MspInit+0xa4>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d134      	bne.n	80009ae <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000944:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000948:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800094a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800094e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000950:	f107 0310 	add.w	r3, r7, #16
 8000954:	4618      	mov	r0, r3
 8000956:	f004 fc7d 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000960:	f7ff ffae 	bl	80008c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000964:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 8000966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000968:	4a14      	ldr	r2, [pc, #80]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 800096a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800096e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000970:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 8000972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 800097e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000980:	4a0e      	ldr	r2, [pc, #56]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000988:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <HAL_ADC_MspInit+0xa8>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098c:	f003 0301 	and.w	r3, r3, #1
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA1     ------> ADC2_IN2
    PA5     ------> ADC2_IN13
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7;
 8000994:	23a2      	movs	r3, #162	@ 0xa2
 8000996:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000998:	2303      	movs	r3, #3
 800099a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009a4:	4619      	mov	r1, r3
 80009a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009aa:	f001 ffe9 	bl	8002980 <HAL_GPIO_Init>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 80009ae:	bf00      	nop
 80009b0:	3778      	adds	r7, #120	@ 0x78
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	50000100 	.word	0x50000100
 80009bc:	40021000 	.word	0x40021000

080009c0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	@ 0x28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC2)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a15      	ldr	r2, [pc, #84]	@ (8000a34 <HAL_DAC_MspInit+0x74>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d124      	bne.n	8000a2c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC2_MspInit 0 */

    /* USER CODE END DAC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 80009e2:	4b15      	ldr	r3, [pc, #84]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e6:	4a14      	ldr	r2, [pc, #80]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 80009e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ee:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <HAL_DAC_MspInit+0x78>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a12:	2340      	movs	r3, #64	@ 0x40
 8000a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a16:	2303      	movs	r3, #3
 8000a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	4619      	mov	r1, r3
 8000a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a28:	f001 ffaa 	bl	8002980 <HAL_GPIO_Init>

    /* USER CODE END DAC2_MspInit 1 */

  }

}
 8000a2c:	bf00      	nop
 8000a2e:	3728      	adds	r7, #40	@ 0x28
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	50000c00 	.word	0x50000c00
 8000a38:	40021000 	.word	0x40021000

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <NMI_Handler+0x4>

08000a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <MemManage_Handler+0x4>

08000a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a92:	f000 f8f9 	bl	8000c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000aa0:	4802      	ldr	r0, [pc, #8]	@ (8000aac <USB_LP_IRQHandler+0x10>)
 8000aa2:	f002 fa0f 	bl	8002ec4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20001854 	.word	0x20001854

08000ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab8:	4a14      	ldr	r2, [pc, #80]	@ (8000b0c <_sbrk+0x5c>)
 8000aba:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <_sbrk+0x60>)
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac4:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <_sbrk+0x64>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d102      	bne.n	8000ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <_sbrk+0x64>)
 8000ace:	4a12      	ldr	r2, [pc, #72]	@ (8000b18 <_sbrk+0x68>)
 8000ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ad2:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <_sbrk+0x64>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d207      	bcs.n	8000af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae0:	f008 fe4e 	bl	8009780 <__errno>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aea:	f04f 33ff 	mov.w	r3, #4294967295
 8000aee:	e009      	b.n	8000b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af0:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <_sbrk+0x64>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af6:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <_sbrk+0x64>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	4a05      	ldr	r2, [pc, #20]	@ (8000b14 <_sbrk+0x64>)
 8000b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b02:	68fb      	ldr	r3, [r7, #12]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20020000 	.word	0x20020000
 8000b10:	00000400 	.word	0x00000400
 8000b14:	20000378 	.word	0x20000378
 8000b18:	20001e98 	.word	0x20001e98

08000b1c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <SystemInit+0x20>)
 8000b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b26:	4a05      	ldr	r2, [pc, #20]	@ (8000b3c <SystemInit+0x20>)
 8000b28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <usb_serial_print>:
//	First source file
//		Defines how the functions work (i.e., the actual implementation).

#include "usb_serial.h" // Includes the header file so this source file knows about the function declared

void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff fb69 	bl	8000220 <strlen>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8000b52:	89fb      	ldrh	r3, [r7, #14]
 8000b54:	4619      	mov	r1, r3
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f008 f966 	bl	8008e28 <CDC_Transmit_FS>
}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <usb_serial_println>:

void usb_serial_println(const char *msg) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b0a2      	sub	sp, #136	@ 0x88
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000b6c:	f107 0008 	add.w	r0, r7, #8
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <usb_serial_println+0x28>)
 8000b74:	2180      	movs	r1, #128	@ 0x80
 8000b76:	f008 fda3 	bl	80096c0 <sniprintf>
	usb_serial_print(buffer);
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff ffde 	bl	8000b40 <usb_serial_print>
}
 8000b84:	bf00      	nop
 8000b86:	3788      	adds	r7, #136	@ 0x88
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	0800a0b4 	.word	0x0800a0b4

08000b90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b90:	480d      	ldr	r0, [pc, #52]	@ (8000bc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b94:	f7ff ffc2 	bl	8000b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b98:	480c      	ldr	r0, [pc, #48]	@ (8000bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8000b9a:	490d      	ldr	r1, [pc, #52]	@ (8000bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd4 <LoopForever+0xe>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ba0:	e002      	b.n	8000ba8 <LoopCopyDataInit>

08000ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba6:	3304      	adds	r3, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bac:	d3f9      	bcc.n	8000ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bae:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bdc <LoopForever+0x16>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb4:	e001      	b.n	8000bba <LoopFillZerobss>

08000bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb8:	3204      	adds	r2, #4

08000bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bbc:	d3fb      	bcc.n	8000bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bbe:	f008 fde5 	bl	800978c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bc2:	f7ff fcbf 	bl	8000544 <main>

08000bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bc6:	e7fe      	b.n	8000bc6 <LoopForever>
  ldr   r0, =_estack
 8000bc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000bd4:	0800a158 	.word	0x0800a158
  ldr r2, =_sbss
 8000bd8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000bdc:	20001e98 	.word	0x20001e98

08000be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000be0:	e7fe      	b.n	8000be0 <ADC1_2_IRQHandler>

08000be2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b082      	sub	sp, #8
 8000be6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000be8:	2300      	movs	r3, #0
 8000bea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bec:	2003      	movs	r0, #3
 8000bee:	f001 fc11 	bl	8002414 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bf2:	200f      	movs	r0, #15
 8000bf4:	f000 f80e 	bl	8000c14 <HAL_InitTick>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d002      	beq.n	8000c04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	71fb      	strb	r3, [r7, #7]
 8000c02:	e001      	b.n	8000c08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c04:	f7ff fe62 	bl	80008cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c08:	79fb      	ldrb	r3, [r7, #7]

}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c20:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <HAL_InitTick+0x68>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d022      	beq.n	8000c6e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c28:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <HAL_InitTick+0x6c>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <HAL_InitTick+0x68>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c34:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f001 fc1c 	bl	800247a <HAL_SYSTICK_Config>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d10f      	bne.n	8000c68 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b0f      	cmp	r3, #15
 8000c4c:	d809      	bhi.n	8000c62 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	6879      	ldr	r1, [r7, #4]
 8000c52:	f04f 30ff 	mov.w	r0, #4294967295
 8000c56:	f001 fbe8 	bl	800242a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c84 <HAL_InitTick+0x70>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6013      	str	r3, [r2, #0]
 8000c60:	e007      	b.n	8000c72 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	73fb      	strb	r3, [r7, #15]
 8000c66:	e004      	b.n	8000c72 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	73fb      	strb	r3, [r7, #15]
 8000c6c:	e001      	b.n	8000c72 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3710      	adds	r7, #16
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000004 	.word	0x20000004

08000c88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <HAL_IncTick+0x1c>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <HAL_IncTick+0x20>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a03      	ldr	r2, [pc, #12]	@ (8000ca4 <HAL_IncTick+0x1c>)
 8000c98:	6013      	str	r3, [r2, #0]
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	2000037c 	.word	0x2000037c
 8000ca8:	20000008 	.word	0x20000008

08000cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb0:	4b03      	ldr	r3, [pc, #12]	@ (8000cc0 <HAL_GetTick+0x14>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	2000037c 	.word	0x2000037c

08000cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff ffee 	bl	8000cac <HAL_GetTick>
 8000cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cdc:	d004      	beq.n	8000ce8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <HAL_Delay+0x40>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ce8:	bf00      	nop
 8000cea:	f7ff ffdf 	bl	8000cac <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	68fa      	ldr	r2, [r7, #12]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d8f7      	bhi.n	8000cea <HAL_Delay+0x26>
  {
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000008 	.word	0x20000008

08000d08 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	431a      	orrs	r2, r3
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	609a      	str	r2, [r3, #8]
}
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
 8000d36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	609a      	str	r2, [r3, #8]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b087      	sub	sp, #28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
 8000d7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	3360      	adds	r3, #96	@ 0x60
 8000d82:	461a      	mov	r2, r3
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	4413      	add	r3, r2
 8000d8a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <LL_ADC_SetOffset+0x44>)
 8000d92:	4013      	ands	r3, r2
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000da8:	bf00      	nop
 8000daa:	371c      	adds	r7, #28
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	03fff000 	.word	0x03fff000

08000db8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3360      	adds	r3, #96	@ 0x60
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	4413      	add	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b087      	sub	sp, #28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	3360      	adds	r3, #96	@ 0x60
 8000df4:	461a      	mov	r2, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000e0e:	bf00      	nop
 8000e10:	371c      	adds	r7, #28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b087      	sub	sp, #28
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	3360      	adds	r3, #96	@ 0x60
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	4413      	add	r3, r2
 8000e32:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	431a      	orrs	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000e44:	bf00      	nop
 8000e46:	371c      	adds	r7, #28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b087      	sub	sp, #28
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	3360      	adds	r3, #96	@ 0x60
 8000e60:	461a      	mov	r2, r3
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	431a      	orrs	r2, r3
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000e7a:	bf00      	nop
 8000e7c:	371c      	adds	r7, #28
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000e86:	b480      	push	{r7}
 8000e88:	b083      	sub	sp, #12
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
 8000e8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	615a      	str	r2, [r3, #20]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d101      	bne.n	8000ec4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e000      	b.n	8000ec6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b087      	sub	sp, #28
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	60f8      	str	r0, [r7, #12]
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3330      	adds	r3, #48	@ 0x30
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	0a1b      	lsrs	r3, r3, #8
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	4413      	add	r3, r2
 8000ef0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	f003 031f 	and.w	r3, r3, #31
 8000efc:	211f      	movs	r1, #31
 8000efe:	fa01 f303 	lsl.w	r3, r1, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	401a      	ands	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	0e9b      	lsrs	r3, r3, #26
 8000f0a:	f003 011f 	and.w	r1, r3, #31
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	f003 031f 	and.w	r3, r3, #31
 8000f14:	fa01 f303 	lsl.w	r3, r1, r3
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f1e:	bf00      	nop
 8000f20:	371c      	adds	r7, #28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b087      	sub	sp, #28
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	60f8      	str	r0, [r7, #12]
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	3314      	adds	r3, #20
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	0e5b      	lsrs	r3, r3, #25
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	4413      	add	r3, r2
 8000f48:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	0d1b      	lsrs	r3, r3, #20
 8000f52:	f003 031f 	and.w	r3, r3, #31
 8000f56:	2107      	movs	r1, #7
 8000f58:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	401a      	ands	r2, r3
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	0d1b      	lsrs	r3, r3, #20
 8000f64:	f003 031f 	and.w	r3, r3, #31
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	431a      	orrs	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000f74:	bf00      	nop
 8000f76:	371c      	adds	r7, #28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f003 0318 	and.w	r3, r3, #24
 8000fa2:	4908      	ldr	r1, [pc, #32]	@ (8000fc4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fa4:	40d9      	lsrs	r1, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	400b      	ands	r3, r1
 8000faa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000fb6:	bf00      	nop
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	0007ffff 	.word	0x0007ffff

08000fc8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f003 031f 	and.w	r3, r3, #31
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001010:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	6093      	str	r3, [r2, #8]
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001034:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001038:	d101      	bne.n	800103e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800103a:	2301      	movs	r3, #1
 800103c:	e000      	b.n	8001040 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800105c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001060:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001084:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001088:	d101      	bne.n	800108e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800108e:	2300      	movs	r3, #0
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010b0:	f043 0201 	orr.w	r2, r3, #1
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d101      	bne.n	80010dc <LL_ADC_IsEnabled+0x18>
 80010d8:	2301      	movs	r3, #1
 80010da:	e000      	b.n	80010de <LL_ADC_IsEnabled+0x1a>
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010fe:	f043 0204 	orr.w	r2, r3, #4
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	2b04      	cmp	r3, #4
 8001124:	d101      	bne.n	800112a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001126:	2301      	movs	r3, #1
 8001128:	e000      	b.n	800112c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800112a:	2300      	movs	r3, #0
}
 800112c:	4618      	mov	r0, r3
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	2b08      	cmp	r3, #8
 800114a:	d101      	bne.n	8001150 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800114c:	2301      	movs	r3, #1
 800114e:	e000      	b.n	8001152 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
	...

08001160 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b089      	sub	sp, #36	@ 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001168:	2300      	movs	r3, #0
 800116a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e1a9      	b.n	80014ce <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001184:	2b00      	cmp	r3, #0
 8001186:	d109      	bne.n	800119c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff fbc3 	bl	8000914 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff3f 	bl	8001024 <LL_ADC_IsDeepPowerDownEnabled>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d004      	beq.n	80011b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ff25 	bl	8001000 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff5a 	bl	8001074 <LL_ADC_IsInternalRegulatorEnabled>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d115      	bne.n	80011f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff3e 	bl	800104c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011d0:	4b9c      	ldr	r3, [pc, #624]	@ (8001444 <HAL_ADC_Init+0x2e4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	099b      	lsrs	r3, r3, #6
 80011d6:	4a9c      	ldr	r2, [pc, #624]	@ (8001448 <HAL_ADC_Init+0x2e8>)
 80011d8:	fba2 2303 	umull	r2, r3, r2, r3
 80011dc:	099b      	lsrs	r3, r3, #6
 80011de:	3301      	adds	r3, #1
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011e4:	e002      	b.n	80011ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f9      	bne.n	80011e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff3c 	bl	8001074 <LL_ADC_IsInternalRegulatorEnabled>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10d      	bne.n	800121e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001206:	f043 0210 	orr.w	r2, r3, #16
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001212:	f043 0201 	orr.w	r2, r3, #1
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ff75 	bl	8001112 <LL_ADC_REG_IsConversionOngoing>
 8001228:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800122e:	f003 0310 	and.w	r3, r3, #16
 8001232:	2b00      	cmp	r3, #0
 8001234:	f040 8142 	bne.w	80014bc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	2b00      	cmp	r3, #0
 800123c:	f040 813e 	bne.w	80014bc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001244:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001248:	f043 0202 	orr.w	r2, r3, #2
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff35 	bl	80010c4 <LL_ADC_IsEnabled>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d141      	bne.n	80012e4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001268:	d004      	beq.n	8001274 <HAL_ADC_Init+0x114>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a77      	ldr	r2, [pc, #476]	@ (800144c <HAL_ADC_Init+0x2ec>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d10f      	bne.n	8001294 <HAL_ADC_Init+0x134>
 8001274:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001278:	f7ff ff24 	bl	80010c4 <LL_ADC_IsEnabled>
 800127c:	4604      	mov	r4, r0
 800127e:	4873      	ldr	r0, [pc, #460]	@ (800144c <HAL_ADC_Init+0x2ec>)
 8001280:	f7ff ff20 	bl	80010c4 <LL_ADC_IsEnabled>
 8001284:	4603      	mov	r3, r0
 8001286:	4323      	orrs	r3, r4
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf0c      	ite	eq
 800128c:	2301      	moveq	r3, #1
 800128e:	2300      	movne	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	e012      	b.n	80012ba <HAL_ADC_Init+0x15a>
 8001294:	486e      	ldr	r0, [pc, #440]	@ (8001450 <HAL_ADC_Init+0x2f0>)
 8001296:	f7ff ff15 	bl	80010c4 <LL_ADC_IsEnabled>
 800129a:	4604      	mov	r4, r0
 800129c:	486d      	ldr	r0, [pc, #436]	@ (8001454 <HAL_ADC_Init+0x2f4>)
 800129e:	f7ff ff11 	bl	80010c4 <LL_ADC_IsEnabled>
 80012a2:	4603      	mov	r3, r0
 80012a4:	431c      	orrs	r4, r3
 80012a6:	486c      	ldr	r0, [pc, #432]	@ (8001458 <HAL_ADC_Init+0x2f8>)
 80012a8:	f7ff ff0c 	bl	80010c4 <LL_ADC_IsEnabled>
 80012ac:	4603      	mov	r3, r0
 80012ae:	4323      	orrs	r3, r4
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	bf0c      	ite	eq
 80012b4:	2301      	moveq	r3, #1
 80012b6:	2300      	movne	r3, #0
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d012      	beq.n	80012e4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012c6:	d004      	beq.n	80012d2 <HAL_ADC_Init+0x172>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a5f      	ldr	r2, [pc, #380]	@ (800144c <HAL_ADC_Init+0x2ec>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d101      	bne.n	80012d6 <HAL_ADC_Init+0x176>
 80012d2:	4a62      	ldr	r2, [pc, #392]	@ (800145c <HAL_ADC_Init+0x2fc>)
 80012d4:	e000      	b.n	80012d8 <HAL_ADC_Init+0x178>
 80012d6:	4a62      	ldr	r2, [pc, #392]	@ (8001460 <HAL_ADC_Init+0x300>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	4619      	mov	r1, r3
 80012de:	4610      	mov	r0, r2
 80012e0:	f7ff fd12 	bl	8000d08 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7f5b      	ldrb	r3, [r3, #29]
 80012e8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012ee:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80012f4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80012fa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001302:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800130e:	2b01      	cmp	r3, #1
 8001310:	d106      	bne.n	8001320 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001316:	3b01      	subs	r3, #1
 8001318:	045b      	lsls	r3, r3, #17
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001324:	2b00      	cmp	r3, #0
 8001326:	d009      	beq.n	800133c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800132c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001334:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4313      	orrs	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	68da      	ldr	r2, [r3, #12]
 8001342:	4b48      	ldr	r3, [pc, #288]	@ (8001464 <HAL_ADC_Init+0x304>)
 8001344:	4013      	ands	r3, r2
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	6812      	ldr	r2, [r2, #0]
 800134a:	69b9      	ldr	r1, [r7, #24]
 800134c:	430b      	orrs	r3, r1
 800134e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	430a      	orrs	r2, r1
 8001364:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fee4 	bl	8001138 <LL_ADC_INJ_IsConversionOngoing>
 8001370:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d17f      	bne.n	8001478 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d17c      	bne.n	8001478 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001382:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800138a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800138c:	4313      	orrs	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800139a:	f023 0302 	bic.w	r3, r3, #2
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	69b9      	ldr	r1, [r7, #24]
 80013a4:	430b      	orrs	r3, r1
 80013a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d017      	beq.n	80013e0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	691a      	ldr	r2, [r3, #16]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80013be:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80013c8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80013cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6911      	ldr	r1, [r2, #16]
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	6812      	ldr	r2, [r2, #0]
 80013d8:	430b      	orrs	r3, r1
 80013da:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80013de:	e013      	b.n	8001408 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	691a      	ldr	r2, [r3, #16]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80013ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	6812      	ldr	r2, [r2, #0]
 80013fc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001400:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001404:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800140e:	2b01      	cmp	r3, #1
 8001410:	d12a      	bne.n	8001468 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800141c:	f023 0304 	bic.w	r3, r3, #4
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001428:	4311      	orrs	r1, r2
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800142e:	4311      	orrs	r1, r2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001434:	430a      	orrs	r2, r1
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f042 0201 	orr.w	r2, r2, #1
 8001440:	611a      	str	r2, [r3, #16]
 8001442:	e019      	b.n	8001478 <HAL_ADC_Init+0x318>
 8001444:	20000000 	.word	0x20000000
 8001448:	053e2d63 	.word	0x053e2d63
 800144c:	50000100 	.word	0x50000100
 8001450:	50000400 	.word	0x50000400
 8001454:	50000500 	.word	0x50000500
 8001458:	50000600 	.word	0x50000600
 800145c:	50000300 	.word	0x50000300
 8001460:	50000700 	.word	0x50000700
 8001464:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	691a      	ldr	r2, [r3, #16]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f022 0201 	bic.w	r2, r2, #1
 8001476:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	695b      	ldr	r3, [r3, #20]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d10c      	bne.n	800149a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f023 010f 	bic.w	r1, r3, #15
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	1e5a      	subs	r2, r3, #1
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	430a      	orrs	r2, r1
 8001496:	631a      	str	r2, [r3, #48]	@ 0x30
 8001498:	e007      	b.n	80014aa <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 020f 	bic.w	r2, r2, #15
 80014a8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014ae:	f023 0303 	bic.w	r3, r3, #3
 80014b2:	f043 0201 	orr.w	r2, r3, #1
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014ba:	e007      	b.n	80014cc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c0:	f043 0210 	orr.w	r2, r3, #16
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80014cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3724      	adds	r7, #36	@ 0x24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd90      	pop	{r4, r7, pc}
 80014d6:	bf00      	nop

080014d8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014e8:	d004      	beq.n	80014f4 <HAL_ADC_Start+0x1c>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a67      	ldr	r2, [pc, #412]	@ (800168c <HAL_ADC_Start+0x1b4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d101      	bne.n	80014f8 <HAL_ADC_Start+0x20>
 80014f4:	4b66      	ldr	r3, [pc, #408]	@ (8001690 <HAL_ADC_Start+0x1b8>)
 80014f6:	e000      	b.n	80014fa <HAL_ADC_Start+0x22>
 80014f8:	4b66      	ldr	r3, [pc, #408]	@ (8001694 <HAL_ADC_Start+0x1bc>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fd64 	bl	8000fc8 <LL_ADC_GetMultimode>
 8001500:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff fe03 	bl	8001112 <LL_ADC_REG_IsConversionOngoing>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	f040 80b4 	bne.w	800167c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800151a:	2b01      	cmp	r3, #1
 800151c:	d101      	bne.n	8001522 <HAL_ADC_Start+0x4a>
 800151e:	2302      	movs	r3, #2
 8001520:	e0af      	b.n	8001682 <HAL_ADC_Start+0x1aa>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 fe0c 	bl	8002148 <ADC_Enable>
 8001530:	4603      	mov	r3, r0
 8001532:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001534:	7dfb      	ldrb	r3, [r7, #23]
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 809b 	bne.w	8001672 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001540:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001544:	f023 0301 	bic.w	r3, r3, #1
 8001548:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a4d      	ldr	r2, [pc, #308]	@ (800168c <HAL_ADC_Start+0x1b4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d009      	beq.n	800156e <HAL_ADC_Start+0x96>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a4e      	ldr	r2, [pc, #312]	@ (8001698 <HAL_ADC_Start+0x1c0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d002      	beq.n	800156a <HAL_ADC_Start+0x92>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e003      	b.n	8001572 <HAL_ADC_Start+0x9a>
 800156a:	4b4c      	ldr	r3, [pc, #304]	@ (800169c <HAL_ADC_Start+0x1c4>)
 800156c:	e001      	b.n	8001572 <HAL_ADC_Start+0x9a>
 800156e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	4293      	cmp	r3, r2
 8001578:	d002      	beq.n	8001580 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d105      	bne.n	800158c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001584:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001598:	d106      	bne.n	80015a8 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800159e:	f023 0206 	bic.w	r2, r3, #6
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	661a      	str	r2, [r3, #96]	@ 0x60
 80015a6:	e002      	b.n	80015ae <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	221c      	movs	r2, #28
 80015b4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a32      	ldr	r2, [pc, #200]	@ (800168c <HAL_ADC_Start+0x1b4>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d009      	beq.n	80015dc <HAL_ADC_Start+0x104>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a32      	ldr	r2, [pc, #200]	@ (8001698 <HAL_ADC_Start+0x1c0>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d002      	beq.n	80015d8 <HAL_ADC_Start+0x100>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	e003      	b.n	80015e0 <HAL_ADC_Start+0x108>
 80015d8:	4b30      	ldr	r3, [pc, #192]	@ (800169c <HAL_ADC_Start+0x1c4>)
 80015da:	e001      	b.n	80015e0 <HAL_ADC_Start+0x108>
 80015dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d008      	beq.n	80015fa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d005      	beq.n	80015fa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	2b05      	cmp	r3, #5
 80015f2:	d002      	beq.n	80015fa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	2b09      	cmp	r3, #9
 80015f8:	d114      	bne.n	8001624 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d007      	beq.n	8001618 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800160c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001610:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff fd64 	bl	80010ea <LL_ADC_REG_StartConversion>
 8001622:	e02d      	b.n	8001680 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001628:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a15      	ldr	r2, [pc, #84]	@ (800168c <HAL_ADC_Start+0x1b4>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d009      	beq.n	800164e <HAL_ADC_Start+0x176>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a16      	ldr	r2, [pc, #88]	@ (8001698 <HAL_ADC_Start+0x1c0>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d002      	beq.n	800164a <HAL_ADC_Start+0x172>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	e003      	b.n	8001652 <HAL_ADC_Start+0x17a>
 800164a:	4b14      	ldr	r3, [pc, #80]	@ (800169c <HAL_ADC_Start+0x1c4>)
 800164c:	e001      	b.n	8001652 <HAL_ADC_Start+0x17a>
 800164e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001652:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d00f      	beq.n	8001680 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001664:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001668:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001670:	e006      	b.n	8001680 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800167a:	e001      	b.n	8001680 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800167c:	2302      	movs	r3, #2
 800167e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001680:	7dfb      	ldrb	r3, [r7, #23]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	50000100 	.word	0x50000100
 8001690:	50000300 	.word	0x50000300
 8001694:	50000700 	.word	0x50000700
 8001698:	50000500 	.word	0x50000500
 800169c:	50000400 	.word	0x50000400

080016a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016b2:	d004      	beq.n	80016be <HAL_ADC_PollForConversion+0x1e>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a77      	ldr	r2, [pc, #476]	@ (8001898 <HAL_ADC_PollForConversion+0x1f8>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d101      	bne.n	80016c2 <HAL_ADC_PollForConversion+0x22>
 80016be:	4b77      	ldr	r3, [pc, #476]	@ (800189c <HAL_ADC_PollForConversion+0x1fc>)
 80016c0:	e000      	b.n	80016c4 <HAL_ADC_PollForConversion+0x24>
 80016c2:	4b77      	ldr	r3, [pc, #476]	@ (80018a0 <HAL_ADC_PollForConversion+0x200>)
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fc7f 	bl	8000fc8 <LL_ADC_GetMultimode>
 80016ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d102      	bne.n	80016da <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80016d4:	2308      	movs	r3, #8
 80016d6:	61fb      	str	r3, [r7, #28]
 80016d8:	e037      	b.n	800174a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	2b05      	cmp	r3, #5
 80016e4:	d002      	beq.n	80016ec <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	2b09      	cmp	r3, #9
 80016ea:	d111      	bne.n	8001710 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d007      	beq.n	800170a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016fe:	f043 0220 	orr.w	r2, r3, #32
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e0c1      	b.n	800188e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800170a:	2304      	movs	r3, #4
 800170c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800170e:	e01c      	b.n	800174a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001718:	d004      	beq.n	8001724 <HAL_ADC_PollForConversion+0x84>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a5e      	ldr	r2, [pc, #376]	@ (8001898 <HAL_ADC_PollForConversion+0x1f8>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_ADC_PollForConversion+0x88>
 8001724:	4b5d      	ldr	r3, [pc, #372]	@ (800189c <HAL_ADC_PollForConversion+0x1fc>)
 8001726:	e000      	b.n	800172a <HAL_ADC_PollForConversion+0x8a>
 8001728:	4b5d      	ldr	r3, [pc, #372]	@ (80018a0 <HAL_ADC_PollForConversion+0x200>)
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fc5a 	bl	8000fe4 <LL_ADC_GetMultiDMATransfer>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d007      	beq.n	8001746 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800173a:	f043 0220 	orr.w	r2, r3, #32
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e0a3      	b.n	800188e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001746:	2304      	movs	r3, #4
 8001748:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800174a:	f7ff faaf 	bl	8000cac <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001750:	e021      	b.n	8001796 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d01d      	beq.n	8001796 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800175a:	f7ff faa7 	bl	8000cac <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d302      	bcc.n	8001770 <HAL_ADC_PollForConversion+0xd0>
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d112      	bne.n	8001796 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	4013      	ands	r3, r2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10b      	bne.n	8001796 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001782:	f043 0204 	orr.w	r2, r3, #4
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e07b      	b.n	800188e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	4013      	ands	r3, r2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0d6      	beq.n	8001752 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fb79 	bl	8000eac <LL_ADC_REG_IsTriggerSourceSWStart>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d01c      	beq.n	80017fa <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7f5b      	ldrb	r3, [r3, #29]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d118      	bne.n	80017fa <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b08      	cmp	r3, #8
 80017d4:	d111      	bne.n	80017fa <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d105      	bne.n	80017fa <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f2:	f043 0201 	orr.w	r2, r3, #1
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a26      	ldr	r2, [pc, #152]	@ (8001898 <HAL_ADC_PollForConversion+0x1f8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d009      	beq.n	8001818 <HAL_ADC_PollForConversion+0x178>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a26      	ldr	r2, [pc, #152]	@ (80018a4 <HAL_ADC_PollForConversion+0x204>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d002      	beq.n	8001814 <HAL_ADC_PollForConversion+0x174>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	e003      	b.n	800181c <HAL_ADC_PollForConversion+0x17c>
 8001814:	4b24      	ldr	r3, [pc, #144]	@ (80018a8 <HAL_ADC_PollForConversion+0x208>)
 8001816:	e001      	b.n	800181c <HAL_ADC_PollForConversion+0x17c>
 8001818:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	4293      	cmp	r3, r2
 8001822:	d008      	beq.n	8001836 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	2b05      	cmp	r3, #5
 800182e:	d002      	beq.n	8001836 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	2b09      	cmp	r3, #9
 8001834:	d104      	bne.n	8001840 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	e014      	b.n	800186a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <HAL_ADC_PollForConversion+0x1f8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d009      	beq.n	800185e <HAL_ADC_PollForConversion+0x1be>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a15      	ldr	r2, [pc, #84]	@ (80018a4 <HAL_ADC_PollForConversion+0x204>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d002      	beq.n	800185a <HAL_ADC_PollForConversion+0x1ba>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	e003      	b.n	8001862 <HAL_ADC_PollForConversion+0x1c2>
 800185a:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <HAL_ADC_PollForConversion+0x208>)
 800185c:	e001      	b.n	8001862 <HAL_ADC_PollForConversion+0x1c2>
 800185e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001862:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	2b08      	cmp	r3, #8
 800186e:	d104      	bne.n	800187a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2208      	movs	r2, #8
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	e008      	b.n	800188c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d103      	bne.n	800188c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	220c      	movs	r2, #12
 800188a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3720      	adds	r7, #32
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	50000100 	.word	0x50000100
 800189c:	50000300 	.word	0x50000300
 80018a0:	50000700 	.word	0x50000700
 80018a4:	50000500 	.word	0x50000500
 80018a8:	50000400 	.word	0x50000400

080018ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0b6      	sub	sp, #216	@ 0xd8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d2:	2300      	movs	r3, #0
 80018d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80018d8:	2300      	movs	r3, #0
 80018da:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d102      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x24>
 80018e6:	2302      	movs	r3, #2
 80018e8:	f000 bc13 	b.w	8002112 <HAL_ADC_ConfigChannel+0x84a>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff fc0a 	bl	8001112 <LL_ADC_REG_IsConversionOngoing>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	f040 83f3 	bne.w	80020ec <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6818      	ldr	r0, [r3, #0]
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	6859      	ldr	r1, [r3, #4]
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	f7ff fadd 	bl	8000ed2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fbf8 	bl	8001112 <LL_ADC_REG_IsConversionOngoing>
 8001922:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fc04 	bl	8001138 <LL_ADC_INJ_IsConversionOngoing>
 8001930:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001934:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001938:	2b00      	cmp	r3, #0
 800193a:	f040 81d9 	bne.w	8001cf0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800193e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001942:	2b00      	cmp	r3, #0
 8001944:	f040 81d4 	bne.w	8001cf0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001950:	d10f      	bne.n	8001972 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6818      	ldr	r0, [r3, #0]
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2200      	movs	r2, #0
 800195c:	4619      	mov	r1, r3
 800195e:	f7ff fae4 	bl	8000f2a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fa8b 	bl	8000e86 <LL_ADC_SetSamplingTimeCommonConfig>
 8001970:	e00e      	b.n	8001990 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6818      	ldr	r0, [r3, #0]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	6819      	ldr	r1, [r3, #0]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	461a      	mov	r2, r3
 8001980:	f7ff fad3 	bl	8000f2a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fa7b 	bl	8000e86 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	695a      	ldr	r2, [r3, #20]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	08db      	lsrs	r3, r3, #3
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	d022      	beq.n	80019f8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	6919      	ldr	r1, [r3, #16]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80019c2:	f7ff f9d5 	bl	8000d70 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	6919      	ldr	r1, [r3, #16]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	461a      	mov	r2, r3
 80019d4:	f7ff fa21 	bl	8000e1a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6818      	ldr	r0, [r3, #0]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d102      	bne.n	80019ee <HAL_ADC_ConfigChannel+0x126>
 80019e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019ec:	e000      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x128>
 80019ee:	2300      	movs	r3, #0
 80019f0:	461a      	mov	r2, r3
 80019f2:	f7ff fa2d 	bl	8000e50 <LL_ADC_SetOffsetSaturation>
 80019f6:	e17b      	b.n	8001cf0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff f9da 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10a      	bne.n	8001a24 <HAL_ADC_ConfigChannel+0x15c>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff f9cf 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	0e9b      	lsrs	r3, r3, #26
 8001a1e:	f003 021f 	and.w	r2, r3, #31
 8001a22:	e01e      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x19a>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f9c4 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a3a:	fa93 f3a3 	rbit	r3, r3
 8001a3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001a52:	2320      	movs	r3, #32
 8001a54:	e004      	b.n	8001a60 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001a56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a5a:	fab3 f383 	clz	r3, r3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d105      	bne.n	8001a7a <HAL_ADC_ConfigChannel+0x1b2>
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	0e9b      	lsrs	r3, r3, #26
 8001a74:	f003 031f 	and.w	r3, r3, #31
 8001a78:	e018      	b.n	8001aac <HAL_ADC_ConfigChannel+0x1e4>
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a86:	fa93 f3a3 	rbit	r3, r3
 8001a8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001a9e:	2320      	movs	r3, #32
 8001aa0:	e004      	b.n	8001aac <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001aa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001aa6:	fab3 f383 	clz	r3, r3
 8001aaa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d106      	bne.n	8001abe <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff f993 	bl	8000de4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff f977 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001aca:	4603      	mov	r3, r0
 8001acc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d10a      	bne.n	8001aea <HAL_ADC_ConfigChannel+0x222>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2101      	movs	r1, #1
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff f96c 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	0e9b      	lsrs	r3, r3, #26
 8001ae4:	f003 021f 	and.w	r2, r3, #31
 8001ae8:	e01e      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x260>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2101      	movs	r1, #1
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff f961 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001af6:	4603      	mov	r3, r0
 8001af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b00:	fa93 f3a3 	rbit	r3, r3
 8001b04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001b08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001b10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001b18:	2320      	movs	r3, #32
 8001b1a:	e004      	b.n	8001b26 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001b1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d105      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x278>
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	0e9b      	lsrs	r3, r3, #26
 8001b3a:	f003 031f 	and.w	r3, r3, #31
 8001b3e:	e018      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x2aa>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b4c:	fa93 f3a3 	rbit	r3, r3
 8001b50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001b54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001b64:	2320      	movs	r3, #32
 8001b66:	e004      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001b68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b6c:	fab3 f383 	clz	r3, r3
 8001b70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d106      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff f930 	bl	8000de4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2102      	movs	r1, #2
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff f914 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d10a      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0x2e8>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2102      	movs	r1, #2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff f909 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	0e9b      	lsrs	r3, r3, #26
 8001baa:	f003 021f 	and.w	r2, r3, #31
 8001bae:	e01e      	b.n	8001bee <HAL_ADC_ConfigChannel+0x326>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2102      	movs	r1, #2
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff f8fe 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bc6:	fa93 f3a3 	rbit	r3, r3
 8001bca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001bce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001bd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001bde:	2320      	movs	r3, #32
 8001be0:	e004      	b.n	8001bec <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001be2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d105      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x33e>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0e9b      	lsrs	r3, r3, #26
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	e016      	b.n	8001c34 <HAL_ADC_ConfigChannel+0x36c>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001c18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001c1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001c1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001c26:	2320      	movs	r3, #32
 8001c28:	e004      	b.n	8001c34 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001c2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c2e:	fab3 f383 	clz	r3, r3
 8001c32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d106      	bne.n	8001c46 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2102      	movs	r1, #2
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff f8cf 	bl	8000de4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2103      	movs	r1, #3
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff f8b3 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10a      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x3aa>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2103      	movs	r1, #3
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f8a8 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	0e9b      	lsrs	r3, r3, #26
 8001c6c:	f003 021f 	and.w	r2, r3, #31
 8001c70:	e017      	b.n	8001ca2 <HAL_ADC_ConfigChannel+0x3da>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2103      	movs	r1, #3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff f89d 	bl	8000db8 <LL_ADC_GetOffsetChannel>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c84:	fa93 f3a3 	rbit	r3, r3
 8001c88:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001c8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c8c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001c8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001c94:	2320      	movs	r3, #32
 8001c96:	e003      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001c98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c9a:	fab3 f383 	clz	r3, r3
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d105      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x3f2>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	0e9b      	lsrs	r3, r3, #26
 8001cb4:	f003 031f 	and.w	r3, r3, #31
 8001cb8:	e011      	b.n	8001cde <HAL_ADC_ConfigChannel+0x416>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001cc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001cca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001ccc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	e003      	b.n	8001cde <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001cd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cd8:	fab3 f383 	clz	r3, r3
 8001cdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d106      	bne.n	8001cf0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2103      	movs	r1, #3
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f87a 	bl	8000de4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff f9e5 	bl	80010c4 <LL_ADC_IsEnabled>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f040 813d 	bne.w	8001f7c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	6819      	ldr	r1, [r3, #0]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f7ff f936 	bl	8000f80 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4aa2      	ldr	r2, [pc, #648]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x6dc>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	f040 812e 	bne.w	8001f7c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x480>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0e9b      	lsrs	r3, r3, #26
 8001d36:	3301      	adds	r3, #1
 8001d38:	f003 031f 	and.w	r3, r3, #31
 8001d3c:	2b09      	cmp	r3, #9
 8001d3e:	bf94      	ite	ls
 8001d40:	2301      	movls	r3, #1
 8001d42:	2300      	movhi	r3, #0
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	e019      	b.n	8001d7c <HAL_ADC_ConfigChannel+0x4b4>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001d56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d58:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001d60:	2320      	movs	r3, #32
 8001d62:	e003      	b.n	8001d6c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001d64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d66:	fab3 f383 	clz	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2b09      	cmp	r3, #9
 8001d74:	bf94      	ite	ls
 8001d76:	2301      	movls	r3, #1
 8001d78:	2300      	movhi	r3, #0
 8001d7a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d079      	beq.n	8001e74 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d107      	bne.n	8001d9c <HAL_ADC_ConfigChannel+0x4d4>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	0e9b      	lsrs	r3, r3, #26
 8001d92:	3301      	adds	r3, #1
 8001d94:	069b      	lsls	r3, r3, #26
 8001d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d9a:	e015      	b.n	8001dc8 <HAL_ADC_ConfigChannel+0x500>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001da4:	fa93 f3a3 	rbit	r3, r3
 8001da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001dac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001dae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d101      	bne.n	8001db8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001db4:	2320      	movs	r3, #32
 8001db6:	e003      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001db8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	069b      	lsls	r3, r3, #26
 8001dc4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d109      	bne.n	8001de8 <HAL_ADC_ConfigChannel+0x520>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	0e9b      	lsrs	r3, r3, #26
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	2101      	movs	r1, #1
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	e017      	b.n	8001e18 <HAL_ADC_ConfigChannel+0x550>
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001df0:	fa93 f3a3 	rbit	r3, r3
 8001df4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001df6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001df8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001dfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001e00:	2320      	movs	r3, #32
 8001e02:	e003      	b.n	8001e0c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e06:	fab3 f383 	clz	r3, r3
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	f003 031f 	and.w	r3, r3, #31
 8001e12:	2101      	movs	r1, #1
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	ea42 0103 	orr.w	r1, r2, r3
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d10a      	bne.n	8001e3e <HAL_ADC_ConfigChannel+0x576>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	0e9b      	lsrs	r3, r3, #26
 8001e2e:	3301      	adds	r3, #1
 8001e30:	f003 021f 	and.w	r2, r3, #31
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	051b      	lsls	r3, r3, #20
 8001e3c:	e018      	b.n	8001e70 <HAL_ADC_ConfigChannel+0x5a8>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e46:	fa93 f3a3 	rbit	r3, r3
 8001e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001e56:	2320      	movs	r3, #32
 8001e58:	e003      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e5c:	fab3 f383 	clz	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	3301      	adds	r3, #1
 8001e64:	f003 021f 	and.w	r2, r3, #31
 8001e68:	4613      	mov	r3, r2
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	4413      	add	r3, r2
 8001e6e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e70:	430b      	orrs	r3, r1
 8001e72:	e07e      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d107      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x5c8>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	0e9b      	lsrs	r3, r3, #26
 8001e86:	3301      	adds	r3, #1
 8001e88:	069b      	lsls	r3, r3, #26
 8001e8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e8e:	e015      	b.n	8001ebc <HAL_ADC_ConfigChannel+0x5f4>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8001ea8:	2320      	movs	r3, #32
 8001eaa:	e003      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eae:	fab3 f383 	clz	r3, r3
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	069b      	lsls	r3, r3, #26
 8001eb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d109      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x614>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	0e9b      	lsrs	r3, r3, #26
 8001ece:	3301      	adds	r3, #1
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eda:	e017      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x644>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee2:	6a3b      	ldr	r3, [r7, #32]
 8001ee4:	fa93 f3a3 	rbit	r3, r3
 8001ee8:	61fb      	str	r3, [r7, #28]
  return result;
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001ef4:	2320      	movs	r3, #32
 8001ef6:	e003      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efa:	fab3 f383 	clz	r3, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	3301      	adds	r3, #1
 8001f02:	f003 031f 	and.w	r3, r3, #31
 8001f06:	2101      	movs	r1, #1
 8001f08:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0c:	ea42 0103 	orr.w	r1, r2, r3
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10d      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x670>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	0e9b      	lsrs	r3, r3, #26
 8001f22:	3301      	adds	r3, #1
 8001f24:	f003 021f 	and.w	r2, r3, #31
 8001f28:	4613      	mov	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3b1e      	subs	r3, #30
 8001f30:	051b      	lsls	r3, r3, #20
 8001f32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f36:	e01b      	b.n	8001f70 <HAL_ADC_ConfigChannel+0x6a8>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	613b      	str	r3, [r7, #16]
  return result;
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8001f50:	2320      	movs	r3, #32
 8001f52:	e003      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	fab3 f383 	clz	r3, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	f003 021f 	and.w	r2, r3, #31
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	3b1e      	subs	r3, #30
 8001f6a:	051b      	lsls	r3, r3, #20
 8001f6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f70:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe ffd7 	bl	8000f2a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x6e0>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80be 	beq.w	8002106 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f92:	d004      	beq.n	8001f9e <HAL_ADC_ConfigChannel+0x6d6>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a04      	ldr	r2, [pc, #16]	@ (8001fac <HAL_ADC_ConfigChannel+0x6e4>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d10a      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x6ec>
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x6e8>)
 8001fa0:	e009      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x6ee>
 8001fa2:	bf00      	nop
 8001fa4:	407f0000 	.word	0x407f0000
 8001fa8:	80080000 	.word	0x80080000
 8001fac:	50000100 	.word	0x50000100
 8001fb0:	50000300 	.word	0x50000300
 8001fb4:	4b59      	ldr	r3, [pc, #356]	@ (800211c <HAL_ADC_ConfigChannel+0x854>)
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe fecc 	bl	8000d54 <LL_ADC_GetCommonPathInternalCh>
 8001fbc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a56      	ldr	r2, [pc, #344]	@ (8002120 <HAL_ADC_ConfigChannel+0x858>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d004      	beq.n	8001fd4 <HAL_ADC_ConfigChannel+0x70c>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a55      	ldr	r2, [pc, #340]	@ (8002124 <HAL_ADC_ConfigChannel+0x85c>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d13a      	bne.n	800204a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d134      	bne.n	800204a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fe8:	d005      	beq.n	8001ff6 <HAL_ADC_ConfigChannel+0x72e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a4e      	ldr	r2, [pc, #312]	@ (8002128 <HAL_ADC_ConfigChannel+0x860>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	f040 8085 	bne.w	8002100 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ffe:	d004      	beq.n	800200a <HAL_ADC_ConfigChannel+0x742>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a49      	ldr	r2, [pc, #292]	@ (800212c <HAL_ADC_ConfigChannel+0x864>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d101      	bne.n	800200e <HAL_ADC_ConfigChannel+0x746>
 800200a:	4a49      	ldr	r2, [pc, #292]	@ (8002130 <HAL_ADC_ConfigChannel+0x868>)
 800200c:	e000      	b.n	8002010 <HAL_ADC_ConfigChannel+0x748>
 800200e:	4a43      	ldr	r2, [pc, #268]	@ (800211c <HAL_ADC_ConfigChannel+0x854>)
 8002010:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002014:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002018:	4619      	mov	r1, r3
 800201a:	4610      	mov	r0, r2
 800201c:	f7fe fe87 	bl	8000d2e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002020:	4b44      	ldr	r3, [pc, #272]	@ (8002134 <HAL_ADC_ConfigChannel+0x86c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	099b      	lsrs	r3, r3, #6
 8002026:	4a44      	ldr	r2, [pc, #272]	@ (8002138 <HAL_ADC_ConfigChannel+0x870>)
 8002028:	fba2 2303 	umull	r2, r3, r2, r3
 800202c:	099b      	lsrs	r3, r3, #6
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	4613      	mov	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800203a:	e002      	b.n	8002042 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3b01      	subs	r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1f9      	bne.n	800203c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002048:	e05a      	b.n	8002100 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a3b      	ldr	r2, [pc, #236]	@ (800213c <HAL_ADC_ConfigChannel+0x874>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d125      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002054:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002058:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d11f      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a31      	ldr	r2, [pc, #196]	@ (800212c <HAL_ADC_ConfigChannel+0x864>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d104      	bne.n	8002074 <HAL_ADC_ConfigChannel+0x7ac>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a34      	ldr	r2, [pc, #208]	@ (8002140 <HAL_ADC_ConfigChannel+0x878>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d047      	beq.n	8002104 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800207c:	d004      	beq.n	8002088 <HAL_ADC_ConfigChannel+0x7c0>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a2a      	ldr	r2, [pc, #168]	@ (800212c <HAL_ADC_ConfigChannel+0x864>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d101      	bne.n	800208c <HAL_ADC_ConfigChannel+0x7c4>
 8002088:	4a29      	ldr	r2, [pc, #164]	@ (8002130 <HAL_ADC_ConfigChannel+0x868>)
 800208a:	e000      	b.n	800208e <HAL_ADC_ConfigChannel+0x7c6>
 800208c:	4a23      	ldr	r2, [pc, #140]	@ (800211c <HAL_ADC_ConfigChannel+0x854>)
 800208e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002092:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002096:	4619      	mov	r1, r3
 8002098:	4610      	mov	r0, r2
 800209a:	f7fe fe48 	bl	8000d2e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800209e:	e031      	b.n	8002104 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a27      	ldr	r2, [pc, #156]	@ (8002144 <HAL_ADC_ConfigChannel+0x87c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d12d      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d127      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a1c      	ldr	r2, [pc, #112]	@ (800212c <HAL_ADC_ConfigChannel+0x864>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d022      	beq.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020c8:	d004      	beq.n	80020d4 <HAL_ADC_ConfigChannel+0x80c>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_ADC_ConfigChannel+0x864>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x810>
 80020d4:	4a16      	ldr	r2, [pc, #88]	@ (8002130 <HAL_ADC_ConfigChannel+0x868>)
 80020d6:	e000      	b.n	80020da <HAL_ADC_ConfigChannel+0x812>
 80020d8:	4a10      	ldr	r2, [pc, #64]	@ (800211c <HAL_ADC_ConfigChannel+0x854>)
 80020da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020e2:	4619      	mov	r1, r3
 80020e4:	4610      	mov	r0, r2
 80020e6:	f7fe fe22 	bl	8000d2e <LL_ADC_SetCommonPathInternalCh>
 80020ea:	e00c      	b.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f0:	f043 0220 	orr.w	r2, r3, #32
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80020fe:	e002      	b.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002100:	bf00      	nop
 8002102:	e000      	b.n	8002106 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002104:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800210e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002112:	4618      	mov	r0, r3
 8002114:	37d8      	adds	r7, #216	@ 0xd8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	50000700 	.word	0x50000700
 8002120:	c3210000 	.word	0xc3210000
 8002124:	90c00010 	.word	0x90c00010
 8002128:	50000600 	.word	0x50000600
 800212c:	50000100 	.word	0x50000100
 8002130:	50000300 	.word	0x50000300
 8002134:	20000000 	.word	0x20000000
 8002138:	053e2d63 	.word	0x053e2d63
 800213c:	c7520000 	.word	0xc7520000
 8002140:	50000500 	.word	0x50000500
 8002144:	cb840000 	.word	0xcb840000

08002148 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002150:	2300      	movs	r3, #0
 8002152:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe ffb3 	bl	80010c4 <LL_ADC_IsEnabled>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d176      	bne.n	8002252 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	4b3c      	ldr	r3, [pc, #240]	@ (800225c <ADC_Enable+0x114>)
 800216c:	4013      	ands	r3, r2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00d      	beq.n	800218e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002176:	f043 0210 	orr.w	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	f043 0201 	orr.w	r2, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e062      	b.n	8002254 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe ff82 	bl	800109c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021a0:	d004      	beq.n	80021ac <ADC_Enable+0x64>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a2e      	ldr	r2, [pc, #184]	@ (8002260 <ADC_Enable+0x118>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d101      	bne.n	80021b0 <ADC_Enable+0x68>
 80021ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002264 <ADC_Enable+0x11c>)
 80021ae:	e000      	b.n	80021b2 <ADC_Enable+0x6a>
 80021b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <ADC_Enable+0x120>)
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe fdce 	bl	8000d54 <LL_ADC_GetCommonPathInternalCh>
 80021b8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80021ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d013      	beq.n	80021ea <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021c2:	4b2a      	ldr	r3, [pc, #168]	@ (800226c <ADC_Enable+0x124>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	099b      	lsrs	r3, r3, #6
 80021c8:	4a29      	ldr	r2, [pc, #164]	@ (8002270 <ADC_Enable+0x128>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	099b      	lsrs	r3, r3, #6
 80021d0:	1c5a      	adds	r2, r3, #1
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021dc:	e002      	b.n	80021e4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f9      	bne.n	80021de <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021ea:	f7fe fd5f 	bl	8000cac <HAL_GetTick>
 80021ee:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021f0:	e028      	b.n	8002244 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe ff64 	bl	80010c4 <LL_ADC_IsEnabled>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d104      	bne.n	800220c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe ff48 	bl	800109c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800220c:	f7fe fd4e 	bl	8000cac <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d914      	bls.n	8002244 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d00d      	beq.n	8002244 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	f043 0210 	orr.w	r2, r3, #16
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002238:	f043 0201 	orr.w	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e007      	b.n	8002254 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	2b01      	cmp	r3, #1
 8002250:	d1cf      	bne.n	80021f2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	8000003f 	.word	0x8000003f
 8002260:	50000100 	.word	0x50000100
 8002264:	50000300 	.word	0x50000300
 8002268:	50000700 	.word	0x50000700
 800226c:	20000000 	.word	0x20000000
 8002270:	053e2d63 	.word	0x053e2d63

08002274 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800228a:	68ba      	ldr	r2, [r7, #8]
 800228c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002290:	4013      	ands	r3, r2
 8002292:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800229c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022a6:	4a04      	ldr	r2, [pc, #16]	@ (80022b8 <__NVIC_SetPriorityGrouping+0x44>)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	60d3      	str	r3, [r2, #12]
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c0:	4b04      	ldr	r3, [pc, #16]	@ (80022d4 <__NVIC_GetPriorityGrouping+0x18>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	f003 0307 	and.w	r3, r3, #7
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	db0b      	blt.n	8002302 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f003 021f 	and.w	r2, r3, #31
 80022f0:	4907      	ldr	r1, [pc, #28]	@ (8002310 <__NVIC_EnableIRQ+0x38>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	2001      	movs	r0, #1
 80022fa:	fa00 f202 	lsl.w	r2, r0, r2
 80022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000e100 	.word	0xe000e100

08002314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	6039      	str	r1, [r7, #0]
 800231e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002324:	2b00      	cmp	r3, #0
 8002326:	db0a      	blt.n	800233e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	b2da      	uxtb	r2, r3
 800232c:	490c      	ldr	r1, [pc, #48]	@ (8002360 <__NVIC_SetPriority+0x4c>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	0112      	lsls	r2, r2, #4
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	440b      	add	r3, r1
 8002338:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800233c:	e00a      	b.n	8002354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	b2da      	uxtb	r2, r3
 8002342:	4908      	ldr	r1, [pc, #32]	@ (8002364 <__NVIC_SetPriority+0x50>)
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	3b04      	subs	r3, #4
 800234c:	0112      	lsls	r2, r2, #4
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	440b      	add	r3, r1
 8002352:	761a      	strb	r2, [r3, #24]
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000e100 	.word	0xe000e100
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002368:	b480      	push	{r7}
 800236a:	b089      	sub	sp, #36	@ 0x24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f1c3 0307 	rsb	r3, r3, #7
 8002382:	2b04      	cmp	r3, #4
 8002384:	bf28      	it	cs
 8002386:	2304      	movcs	r3, #4
 8002388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3304      	adds	r3, #4
 800238e:	2b06      	cmp	r3, #6
 8002390:	d902      	bls.n	8002398 <NVIC_EncodePriority+0x30>
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3b03      	subs	r3, #3
 8002396:	e000      	b.n	800239a <NVIC_EncodePriority+0x32>
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800239c:	f04f 32ff 	mov.w	r2, #4294967295
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	401a      	ands	r2, r3
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b0:	f04f 31ff 	mov.w	r1, #4294967295
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	43d9      	mvns	r1, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c0:	4313      	orrs	r3, r2
         );
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3724      	adds	r7, #36	@ 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
	...

080023d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3b01      	subs	r3, #1
 80023dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023e0:	d301      	bcc.n	80023e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e2:	2301      	movs	r3, #1
 80023e4:	e00f      	b.n	8002406 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002410 <SysTick_Config+0x40>)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ee:	210f      	movs	r1, #15
 80023f0:	f04f 30ff 	mov.w	r0, #4294967295
 80023f4:	f7ff ff8e 	bl	8002314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023f8:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <SysTick_Config+0x40>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023fe:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <SysTick_Config+0x40>)
 8002400:	2207      	movs	r2, #7
 8002402:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	e000e010 	.word	0xe000e010

08002414 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f7ff ff29 	bl	8002274 <__NVIC_SetPriorityGrouping>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	60b9      	str	r1, [r7, #8]
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002438:	f7ff ff40 	bl	80022bc <__NVIC_GetPriorityGrouping>
 800243c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68b9      	ldr	r1, [r7, #8]
 8002442:	6978      	ldr	r0, [r7, #20]
 8002444:	f7ff ff90 	bl	8002368 <NVIC_EncodePriority>
 8002448:	4602      	mov	r2, r0
 800244a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff ff5f 	bl	8002314 <__NVIC_SetPriority>
}
 8002456:	bf00      	nop
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b082      	sub	sp, #8
 8002462:	af00      	add	r7, sp, #0
 8002464:	4603      	mov	r3, r0
 8002466:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff33 	bl	80022d8 <__NVIC_EnableIRQ>
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b082      	sub	sp, #8
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7ff ffa4 	bl	80023d0 <SysTick_Config>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e014      	b.n	80024ce <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	791b      	ldrb	r3, [r3, #4]
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d105      	bne.n	80024ba <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7fe fa83 	bl	80009c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2202      	movs	r2, #2
 80024be:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e056      	b.n	800259a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	795b      	ldrb	r3, [r3, #5]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d101      	bne.n	80024f8 <HAL_DAC_Start+0x20>
 80024f4:	2302      	movs	r3, #2
 80024f6:	e050      	b.n	800259a <HAL_DAC_Start+0xc2>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2202      	movs	r2, #2
 8002502:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2201      	movs	r2, #1
 8002512:	409a      	lsls	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	430a      	orrs	r2, r1
 800251a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800251c:	4b22      	ldr	r3, [pc, #136]	@ (80025a8 <HAL_DAC_Start+0xd0>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	4a22      	ldr	r2, [pc, #136]	@ (80025ac <HAL_DAC_Start+0xd4>)
 8002524:	fba2 2303 	umull	r2, r3, r2, r3
 8002528:	099b      	lsrs	r3, r3, #6
 800252a:	3301      	adds	r3, #1
 800252c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800252e:	e002      	b.n	8002536 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b01      	subs	r3, #1
 8002534:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f9      	bne.n	8002530 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10f      	bne.n	8002562 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800254c:	2b02      	cmp	r3, #2
 800254e:	d11d      	bne.n	800258c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	e014      	b.n	800258c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2102      	movs	r1, #2
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	429a      	cmp	r2, r3
 800257a:	d107      	bne.n	800258c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0202 	orr.w	r2, r2, #2
 800258a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000000 	.word	0x20000000
 80025ac:	053e2d63 	.word	0x053e2d63

080025b0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e018      	b.n	80025fe <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d105      	bne.n	80025ea <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4413      	add	r3, r2
 80025e4:	3308      	adds	r3, #8
 80025e6:	617b      	str	r3, [r7, #20]
 80025e8:	e004      	b.n	80025f4 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4413      	add	r3, r2
 80025f0:	3314      	adds	r3, #20
 80025f2:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	461a      	mov	r2, r3
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	371c      	adds	r7, #28
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
	...

0800260c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <HAL_DAC_ConfigChannel+0x1c>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e1a1      	b.n	8002970 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	795b      	ldrb	r3, [r3, #5]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d101      	bne.n	800263e <HAL_DAC_ConfigChannel+0x32>
 800263a:	2302      	movs	r3, #2
 800263c:	e198      	b.n	8002970 <HAL_DAC_ConfigChannel+0x364>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2201      	movs	r2, #1
 8002642:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2202      	movs	r2, #2
 8002648:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b04      	cmp	r3, #4
 8002650:	d17a      	bne.n	8002748 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002652:	f7fe fb2b 	bl	8000cac <HAL_GetTick>
 8002656:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d13d      	bne.n	80026da <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800265e:	e018      	b.n	8002692 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002660:	f7fe fb24 	bl	8000cac <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b01      	cmp	r3, #1
 800266c:	d911      	bls.n	8002692 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002674:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	f043 0208 	orr.w	r2, r3, #8
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2203      	movs	r2, #3
 800268c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e16e      	b.n	8002970 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002698:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1df      	bne.n	8002660 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80026aa:	e020      	b.n	80026ee <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80026ac:	f7fe fafe 	bl	8000cac <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d90f      	bls.n	80026da <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	da0a      	bge.n	80026da <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	f043 0208 	orr.w	r2, r3, #8
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2203      	movs	r2, #3
 80026d4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e14a      	b.n	8002970 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	dbe3      	blt.n	80026ac <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0310 	and.w	r3, r3, #16
 80026fa:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	ea02 0103 	and.w	r1, r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	21ff      	movs	r1, #255	@ 0xff
 800272a:	fa01 f303 	lsl.w	r3, r1, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	ea02 0103 	and.w	r1, r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f003 0310 	and.w	r3, r3, #16
 800273e:	409a      	lsls	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d11d      	bne.n	800278c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002756:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	221f      	movs	r2, #31
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002768:	4013      	ands	r3, r2
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002780:	4313      	orrs	r3, r2
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800278a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002792:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	2207      	movs	r2, #7
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027a4:	4013      	ands	r3, r2
 80027a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d102      	bne.n	80027b6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
 80027b4:	e00f      	b.n	80027d6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d102      	bne.n	80027c4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80027be:	2301      	movs	r3, #1
 80027c0:	623b      	str	r3, [r7, #32]
 80027c2:	e008      	b.n	80027d6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d102      	bne.n	80027d2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80027cc:	2301      	movs	r3, #1
 80027ce:	623b      	str	r3, [r7, #32]
 80027d0:	e001      	b.n	80027d6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	4313      	orrs	r3, r2
 80027e0:	6a3a      	ldr	r2, [r7, #32]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f003 0310 	and.w	r3, r3, #16
 80027ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027f8:	4013      	ands	r3, r2
 80027fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	791b      	ldrb	r3, [r3, #4]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d102      	bne.n	800280a <HAL_DAC_ConfigChannel+0x1fe>
 8002804:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002808:	e000      	b.n	800280c <HAL_DAC_ConfigChannel+0x200>
 800280a:	2300      	movs	r3, #0
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	4313      	orrs	r3, r2
 8002810:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002824:	4013      	ands	r3, r2
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	795b      	ldrb	r3, [r3, #5]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d102      	bne.n	8002836 <HAL_DAC_ConfigChannel+0x22a>
 8002830:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002834:	e000      	b.n	8002838 <HAL_DAC_ConfigChannel+0x22c>
 8002836:	2300      	movs	r3, #0
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	4313      	orrs	r3, r2
 800283c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b02      	cmp	r3, #2
 800284c:	d114      	bne.n	8002878 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800284e:	f002 fcaf 	bl	80051b0 <HAL_RCC_GetHCLKFreq>
 8002852:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4a48      	ldr	r2, [pc, #288]	@ (8002978 <HAL_DAC_ConfigChannel+0x36c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d904      	bls.n	8002866 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002862:	627b      	str	r3, [r7, #36]	@ 0x24
 8002864:	e00f      	b.n	8002886 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4a44      	ldr	r2, [pc, #272]	@ (800297c <HAL_DAC_ConfigChannel+0x370>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d90a      	bls.n	8002884 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
 8002876:	e006      	b.n	8002886 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800287e:	4313      	orrs	r3, r2
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
 8002882:	e000      	b.n	8002886 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002884:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f003 0310 	and.w	r3, r3, #16
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002894:	4313      	orrs	r3, r2
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800289e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6819      	ldr	r1, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f003 0310 	and.w	r3, r3, #16
 80028ac:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43da      	mvns	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	400a      	ands	r2, r1
 80028bc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f003 0310 	and.w	r3, r3, #16
 80028cc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028d8:	4013      	ands	r3, r2
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028f0:	4313      	orrs	r3, r2
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028fa:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6819      	ldr	r1, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f003 0310 	and.w	r3, r3, #16
 8002908:	22c0      	movs	r2, #192	@ 0xc0
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43da      	mvns	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	400a      	ands	r2, r1
 8002916:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	089b      	lsrs	r3, r3, #2
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	089b      	lsrs	r3, r3, #2
 800292a:	021b      	lsls	r3, r3, #8
 800292c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	4313      	orrs	r3, r2
 8002934:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002946:	fa01 f303 	lsl.w	r3, r1, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	ea02 0103 	and.w	r1, r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	409a      	lsls	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2201      	movs	r2, #1
 8002966:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800296e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3728      	adds	r7, #40	@ 0x28
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	09896800 	.word	0x09896800
 800297c:	04c4b400 	.word	0x04c4b400

08002980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800298e:	e15a      	b.n	8002c46 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	2101      	movs	r1, #1
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	fa01 f303 	lsl.w	r3, r1, r3
 800299c:	4013      	ands	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 814c 	beq.w	8002c40 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d005      	beq.n	80029c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d130      	bne.n	8002a22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	2203      	movs	r2, #3
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029f6:	2201      	movs	r2, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	091b      	lsrs	r3, r3, #4
 8002a0c:	f003 0201 	and.w	r2, r3, #1
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d017      	beq.n	8002a5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	2203      	movs	r2, #3
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4013      	ands	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d123      	bne.n	8002ab2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	08da      	lsrs	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3208      	adds	r2, #8
 8002a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	220f      	movs	r2, #15
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	691a      	ldr	r2, [r3, #16]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	08da      	lsrs	r2, r3, #3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3208      	adds	r2, #8
 8002aac:	6939      	ldr	r1, [r7, #16]
 8002aae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	2203      	movs	r2, #3
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0203 	and.w	r2, r3, #3
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80a6 	beq.w	8002c40 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002af4:	4b5b      	ldr	r3, [pc, #364]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af8:	4a5a      	ldr	r2, [pc, #360]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b00:	4b58      	ldr	r3, [pc, #352]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002b02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b0c:	4a56      	ldr	r2, [pc, #344]	@ (8002c68 <HAL_GPIO_Init+0x2e8>)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	3302      	adds	r3, #2
 8002b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f003 0303 	and.w	r3, r3, #3
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	220f      	movs	r2, #15
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b36:	d01f      	beq.n	8002b78 <HAL_GPIO_Init+0x1f8>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a4c      	ldr	r2, [pc, #304]	@ (8002c6c <HAL_GPIO_Init+0x2ec>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d019      	beq.n	8002b74 <HAL_GPIO_Init+0x1f4>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a4b      	ldr	r2, [pc, #300]	@ (8002c70 <HAL_GPIO_Init+0x2f0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <HAL_GPIO_Init+0x1f0>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a4a      	ldr	r2, [pc, #296]	@ (8002c74 <HAL_GPIO_Init+0x2f4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00d      	beq.n	8002b6c <HAL_GPIO_Init+0x1ec>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a49      	ldr	r2, [pc, #292]	@ (8002c78 <HAL_GPIO_Init+0x2f8>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d007      	beq.n	8002b68 <HAL_GPIO_Init+0x1e8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a48      	ldr	r2, [pc, #288]	@ (8002c7c <HAL_GPIO_Init+0x2fc>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d101      	bne.n	8002b64 <HAL_GPIO_Init+0x1e4>
 8002b60:	2305      	movs	r3, #5
 8002b62:	e00a      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b64:	2306      	movs	r3, #6
 8002b66:	e008      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b68:	2304      	movs	r3, #4
 8002b6a:	e006      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e004      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	f002 0203 	and.w	r2, r2, #3
 8002b80:	0092      	lsls	r2, r2, #2
 8002b82:	4093      	lsls	r3, r2
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b8a:	4937      	ldr	r1, [pc, #220]	@ (8002c68 <HAL_GPIO_Init+0x2e8>)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	3302      	adds	r3, #2
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b98:	4b39      	ldr	r3, [pc, #228]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bbc:	4a30      	ldr	r2, [pc, #192]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002be6:	4a26      	ldr	r2, [pc, #152]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002bec:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c10:	4a1b      	ldr	r2, [pc, #108]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c16:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c3a:	4a11      	ldr	r2, [pc, #68]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	3301      	adds	r3, #1
 8002c44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f47f ae9d 	bne.w	8002990 <HAL_GPIO_Init+0x10>
  }
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40010000 	.word	0x40010000
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000c00 	.word	0x48000c00
 8002c78:	48001000 	.word	0x48001000
 8002c7c:	48001400 	.word	0x48001400
 8002c80:	40010400 	.word	0x40010400

08002c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691a      	ldr	r2, [r3, #16]
 8002c94:	887b      	ldrh	r3, [r7, #2]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
 8002ca0:	e001      	b.n	8002ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cc4:	787b      	ldrb	r3, [r7, #1]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cca:	887a      	ldrh	r2, [r7, #2]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cd0:	e002      	b.n	8002cd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cd2:	887a      	ldrh	r2, [r7, #2]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0c0      	b.n	8002e78 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d106      	bne.n	8002d10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f006 f9d4 	bl	80090b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2203      	movs	r2, #3
 8002d14:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f002 fcfe 	bl	800571e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	73fb      	strb	r3, [r7, #15]
 8002d26:	e03e      	b.n	8002da6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	440b      	add	r3, r1
 8002d36:	3311      	adds	r3, #17
 8002d38:	2201      	movs	r2, #1
 8002d3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d3c:	7bfa      	ldrb	r2, [r7, #15]
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	4613      	mov	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	440b      	add	r3, r1
 8002d4a:	3310      	adds	r3, #16
 8002d4c:	7bfa      	ldrb	r2, [r7, #15]
 8002d4e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d50:	7bfa      	ldrb	r2, [r7, #15]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3313      	adds	r3, #19
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d64:	7bfa      	ldrb	r2, [r7, #15]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	440b      	add	r3, r1
 8002d72:	3320      	adds	r3, #32
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d78:	7bfa      	ldrb	r2, [r7, #15]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	440b      	add	r3, r1
 8002d86:	3324      	adds	r3, #36	@ 0x24
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	1c5a      	adds	r2, r3, #1
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	440b      	add	r3, r1
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
 8002da2:	3301      	adds	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	791b      	ldrb	r3, [r3, #4]
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d3bb      	bcc.n	8002d28 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002db0:	2300      	movs	r3, #0
 8002db2:	73fb      	strb	r3, [r7, #15]
 8002db4:	e044      	b.n	8002e40 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002db6:	7bfa      	ldrb	r2, [r7, #15]
 8002db8:	6879      	ldr	r1, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	440b      	add	r3, r1
 8002dc4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002dcc:	7bfa      	ldrb	r2, [r7, #15]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	440b      	add	r3, r1
 8002dda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002dde:	7bfa      	ldrb	r2, [r7, #15]
 8002de0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002de2:	7bfa      	ldrb	r2, [r7, #15]
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	440b      	add	r3, r1
 8002df0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002df8:	7bfa      	ldrb	r2, [r7, #15]
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4413      	add	r3, r2
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	440b      	add	r3, r1
 8002e06:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e0e:	7bfa      	ldrb	r2, [r7, #15]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	440b      	add	r3, r1
 8002e1c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e24:	7bfa      	ldrb	r2, [r7, #15]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	440b      	add	r3, r1
 8002e32:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	791b      	ldrb	r3, [r3, #4]
 8002e44:	7bfa      	ldrb	r2, [r7, #15]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d3b5      	bcc.n	8002db6 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6818      	ldr	r0, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3304      	adds	r3, #4
 8002e52:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e56:	f002 fc7d 	bl	8005754 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	7a9b      	ldrb	r3, [r3, #10]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d102      	bne.n	8002e76 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f001 fc0e 	bl	8004692 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d101      	bne.n	8002e96 <HAL_PCD_Start+0x16>
 8002e92:	2302      	movs	r3, #2
 8002e94:	e012      	b.n	8002ebc <HAL_PCD_Start+0x3c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f002 fc24 	bl	80056f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f004 fa01 	bl	80072b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f004 fa06 	bl	80072e2 <USB_ReadInterrupts>
 8002ed6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fb06 	bl	80034f4 <PCD_EP_ISR_Handler>

    return;
 8002ee8:	e110      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f06:	b292      	uxth	r2, r2
 8002f08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f006 f964 	bl	80091da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002f12:	2100      	movs	r1, #0
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f8fc 	bl	8003112 <HAL_PCD_SetAddress>

    return;
 8002f1a:	e0f7      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f38:	b292      	uxth	r2, r2
 8002f3a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f3e:	e0e5      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00c      	beq.n	8002f64 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f5c:	b292      	uxth	r2, r2
 8002f5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f62:	e0d3      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d034      	beq.n	8002fd8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0204 	bic.w	r2, r2, #4
 8002f80:	b292      	uxth	r2, r2
 8002f82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 0208 	bic.w	r2, r2, #8
 8002f98:	b292      	uxth	r2, r2
 8002f9a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d107      	bne.n	8002fb8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f006 fb04 	bl	80095c0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f006 f947 	bl	800924c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fd0:	b292      	uxth	r2, r2
 8002fd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fd6:	e099      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d027      	beq.n	8003032 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f042 0208 	orr.w	r2, r2, #8
 8002ff4:	b292      	uxth	r2, r2
 8002ff6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003002:	b29a      	uxth	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800300c:	b292      	uxth	r2, r2
 800300e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800301a:	b29a      	uxth	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f042 0204 	orr.w	r2, r2, #4
 8003024:	b292      	uxth	r2, r2
 8003026:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f006 f8f4 	bl	8009218 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003030:	e06c      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003038:	2b00      	cmp	r3, #0
 800303a:	d040      	beq.n	80030be <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003044:	b29a      	uxth	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800304e:	b292      	uxth	r2, r2
 8003050:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d12b      	bne.n	80030b6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003066:	b29a      	uxth	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0204 	orr.w	r2, r2, #4
 8003070:	b292      	uxth	r2, r2
 8003072:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800307e:	b29a      	uxth	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0208 	orr.w	r2, r2, #8
 8003088:	b292      	uxth	r2, r2
 800308a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2201      	movs	r2, #1
 8003092:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800309e:	b29b      	uxth	r3, r3
 80030a0:	089b      	lsrs	r3, r3, #2
 80030a2:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80030ac:	2101      	movs	r1, #1
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f006 fa86 	bl	80095c0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80030b4:	e02a      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f006 f8ae 	bl	8009218 <HAL_PCD_SuspendCallback>
    return;
 80030bc:	e026      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00f      	beq.n	80030e8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030da:	b292      	uxth	r2, r2
 80030dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f006 f86c 	bl	80091be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80030e6:	e011      	b.n	800310c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00c      	beq.n	800310c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003104:	b292      	uxth	r2, r2
 8003106:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800310a:	bf00      	nop
  }
}
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
 800311a:	460b      	mov	r3, r1
 800311c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_PCD_SetAddress+0x1a>
 8003128:	2302      	movs	r3, #2
 800312a:	e012      	b.n	8003152 <HAL_PCD_SetAddress+0x40>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f004 f8a2 	bl	800728c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
 8003162:	4608      	mov	r0, r1
 8003164:	4611      	mov	r1, r2
 8003166:	461a      	mov	r2, r3
 8003168:	4603      	mov	r3, r0
 800316a:	70fb      	strb	r3, [r7, #3]
 800316c:	460b      	mov	r3, r1
 800316e:	803b      	strh	r3, [r7, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003178:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800317c:	2b00      	cmp	r3, #0
 800317e:	da0e      	bge.n	800319e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003180:	78fb      	ldrb	r3, [r7, #3]
 8003182:	f003 0207 	and.w	r2, r3, #7
 8003186:	4613      	mov	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	4413      	add	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	3310      	adds	r3, #16
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	4413      	add	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	705a      	strb	r2, [r3, #1]
 800319c:	e00e      	b.n	80031bc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800319e:	78fb      	ldrb	r3, [r7, #3]
 80031a0:	f003 0207 	and.w	r2, r3, #7
 80031a4:	4613      	mov	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4413      	add	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	4413      	add	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80031bc:	78fb      	ldrb	r3, [r7, #3]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	b2da      	uxtb	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80031c8:	883b      	ldrh	r3, [r7, #0]
 80031ca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	78ba      	ldrb	r2, [r7, #2]
 80031d6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80031d8:	78bb      	ldrb	r3, [r7, #2]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d102      	bne.n	80031e4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d101      	bne.n	80031f2 <HAL_PCD_EP_Open+0x98>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e00e      	b.n	8003210 <HAL_PCD_EP_Open+0xb6>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68f9      	ldr	r1, [r7, #12]
 8003200:	4618      	mov	r0, r3
 8003202:	f002 fac5 	bl	8005790 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800320e:	7afb      	ldrb	r3, [r7, #11]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003228:	2b00      	cmp	r3, #0
 800322a:	da0e      	bge.n	800324a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800322c:	78fb      	ldrb	r3, [r7, #3]
 800322e:	f003 0207 	and.w	r2, r3, #7
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	3310      	adds	r3, #16
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	4413      	add	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2201      	movs	r2, #1
 8003246:	705a      	strb	r2, [r3, #1]
 8003248:	e00e      	b.n	8003268 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	f003 0207 	and.w	r2, r3, #7
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	4413      	add	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003268:	78fb      	ldrb	r3, [r7, #3]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	b2da      	uxtb	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800327a:	2b01      	cmp	r3, #1
 800327c:	d101      	bne.n	8003282 <HAL_PCD_EP_Close+0x6a>
 800327e:	2302      	movs	r3, #2
 8003280:	e00e      	b.n	80032a0 <HAL_PCD_EP_Close+0x88>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68f9      	ldr	r1, [r7, #12]
 8003290:	4618      	mov	r0, r3
 8003292:	f002 ff65 	bl	8006160 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	607a      	str	r2, [r7, #4]
 80032b2:	603b      	str	r3, [r7, #0]
 80032b4:	460b      	mov	r3, r1
 80032b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032b8:	7afb      	ldrb	r3, [r7, #11]
 80032ba:	f003 0207 	and.w	r2, r3, #7
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	4413      	add	r3, r2
 80032ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2200      	movs	r2, #0
 80032e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032e8:	7afb      	ldrb	r3, [r7, #11]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6979      	ldr	r1, [r7, #20]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f003 f91d 	bl	800653a <USB_EPStartXfer>

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	460b      	mov	r3, r1
 8003314:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003316:	78fb      	ldrb	r3, [r7, #3]
 8003318:	f003 0207 	and.w	r2, r3, #7
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	440b      	add	r3, r1
 8003328:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800332c:	681b      	ldr	r3, [r3, #0]
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b086      	sub	sp, #24
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	603b      	str	r3, [r7, #0]
 8003346:	460b      	mov	r3, r1
 8003348:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800334a:	7afb      	ldrb	r3, [r7, #11]
 800334c:	f003 0207 	and.w	r2, r3, #7
 8003350:	4613      	mov	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	3310      	adds	r3, #16
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4413      	add	r3, r2
 800335e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2200      	movs	r2, #0
 800337e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	2201      	movs	r2, #1
 8003384:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003386:	7afb      	ldrb	r3, [r7, #11]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	b2da      	uxtb	r2, r3
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6979      	ldr	r1, [r7, #20]
 8003398:	4618      	mov	r0, r3
 800339a:	f003 f8ce 	bl	800653a <USB_EPStartXfer>

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	460b      	mov	r3, r1
 80033b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	7912      	ldrb	r2, [r2, #4]
 80033be:	4293      	cmp	r3, r2
 80033c0:	d901      	bls.n	80033c6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e03e      	b.n	8003444 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80033c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	da0e      	bge.n	80033ec <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033ce:	78fb      	ldrb	r3, [r7, #3]
 80033d0:	f003 0207 	and.w	r2, r3, #7
 80033d4:	4613      	mov	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	3310      	adds	r3, #16
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	4413      	add	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2201      	movs	r2, #1
 80033e8:	705a      	strb	r2, [r3, #1]
 80033ea:	e00c      	b.n	8003406 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2201      	movs	r2, #1
 800340a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	b2da      	uxtb	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <HAL_PCD_EP_SetStall+0x7e>
 8003422:	2302      	movs	r3, #2
 8003424:	e00e      	b.n	8003444 <HAL_PCD_EP_SetStall+0x9c>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68f9      	ldr	r1, [r7, #12]
 8003434:	4618      	mov	r0, r3
 8003436:	f003 fe2f 	bl	8007098 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003458:	78fb      	ldrb	r3, [r7, #3]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	7912      	ldrb	r2, [r2, #4]
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e040      	b.n	80034ec <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800346a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800346e:	2b00      	cmp	r3, #0
 8003470:	da0e      	bge.n	8003490 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003472:	78fb      	ldrb	r3, [r7, #3]
 8003474:	f003 0207 	and.w	r2, r3, #7
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	3310      	adds	r3, #16
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	4413      	add	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	705a      	strb	r2, [r3, #1]
 800348e:	e00e      	b.n	80034ae <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003490:	78fb      	ldrb	r3, [r7, #3]
 8003492:	f003 0207 	and.w	r2, r3, #7
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034b4:	78fb      	ldrb	r3, [r7, #3]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_PCD_EP_ClrStall+0x82>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e00e      	b.n	80034ec <HAL_PCD_EP_ClrStall+0xa0>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68f9      	ldr	r1, [r7, #12]
 80034dc:	4618      	mov	r0, r3
 80034de:	f003 fe2c 	bl	800713a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b092      	sub	sp, #72	@ 0x48
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034fc:	e333      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003506:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003508:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800350a:	b2db      	uxtb	r3, r3
 800350c:	f003 030f 	and.w	r3, r3, #15
 8003510:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003514:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003518:	2b00      	cmp	r3, #0
 800351a:	f040 8108 	bne.w	800372e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800351e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	2b00      	cmp	r3, #0
 8003526:	d14c      	bne.n	80035c2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	b29b      	uxth	r3, r3
 8003530:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003538:	813b      	strh	r3, [r7, #8]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	893b      	ldrh	r3, [r7, #8]
 8003540:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003544:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003548:	b29b      	uxth	r3, r3
 800354a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3310      	adds	r3, #16
 8003550:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800355a:	b29b      	uxth	r3, r3
 800355c:	461a      	mov	r2, r3
 800355e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4413      	add	r3, r2
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	4413      	add	r3, r2
 800356c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003578:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800357a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	441a      	add	r2, r3
 8003584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003586:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003588:	2100      	movs	r1, #0
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f005 fdfd 	bl	800918a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	7b1b      	ldrb	r3, [r3, #12]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 82e5 	beq.w	8003b66 <PCD_EP_ISR_Handler+0x672>
 800359c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f040 82e0 	bne.w	8003b66 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	7b1b      	ldrb	r3, [r3, #12]
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	731a      	strb	r2, [r3, #12]
 80035c0:	e2d1      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80035c8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80035d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d032      	beq.n	8003642 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	461a      	mov	r2, r3
 80035e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4413      	add	r3, r2
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	4413      	add	r3, r2
 80035f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035fa:	881b      	ldrh	r3, [r3, #0]
 80035fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003602:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6818      	ldr	r0, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800360e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003610:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003614:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003616:	b29b      	uxth	r3, r3
 8003618:	f003 feb6 	bl	8007388 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	881b      	ldrh	r3, [r3, #0]
 8003622:	b29a      	uxth	r2, r3
 8003624:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003628:	4013      	ands	r3, r2
 800362a:	817b      	strh	r3, [r7, #10]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	897a      	ldrh	r2, [r7, #10]
 8003632:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003636:	b292      	uxth	r2, r2
 8003638:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f005 fd78 	bl	8009130 <HAL_PCD_SetupStageCallback>
 8003640:	e291      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003642:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003646:	2b00      	cmp	r3, #0
 8003648:	f280 828d 	bge.w	8003b66 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	b29a      	uxth	r2, r3
 8003654:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003658:	4013      	ands	r3, r2
 800365a:	81fb      	strh	r3, [r7, #14]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	89fa      	ldrh	r2, [r7, #14]
 8003662:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003666:	b292      	uxth	r2, r2
 8003668:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003672:	b29b      	uxth	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4413      	add	r3, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	4413      	add	r3, r2
 8003684:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800368e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003690:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d019      	beq.n	80036ce <PCD_EP_ISR_Handler+0x1da>
 800369a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d015      	beq.n	80036ce <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6818      	ldr	r0, [r3, #0]
 80036a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a8:	6959      	ldr	r1, [r3, #20]
 80036aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ac:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80036ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	f003 fe68 	bl	8007388 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80036b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ba:	695a      	ldr	r2, [r3, #20]
 80036bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	441a      	add	r2, r3
 80036c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80036c6:	2100      	movs	r1, #0
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f005 fd43 	bl	8009154 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80036d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f040 8242 	bne.w	8003b66 <PCD_EP_ISR_Handler+0x672>
 80036e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036e4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80036e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036ec:	f000 823b 	beq.w	8003b66 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003700:	81bb      	strh	r3, [r7, #12]
 8003702:	89bb      	ldrh	r3, [r7, #12]
 8003704:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003708:	81bb      	strh	r3, [r7, #12]
 800370a:	89bb      	ldrh	r3, [r7, #12]
 800370c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003710:	81bb      	strh	r3, [r7, #12]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	89bb      	ldrh	r3, [r7, #12]
 8003718:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800371c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003728:	b29b      	uxth	r3, r3
 800372a:	8013      	strh	r3, [r2, #0]
 800372c:	e21b      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003740:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003744:	2b00      	cmp	r3, #0
 8003746:	f280 80f1 	bge.w	800392c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	461a      	mov	r2, r3
 8003750:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	b29a      	uxth	r2, r3
 800375c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003760:	4013      	ands	r3, r2
 8003762:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003774:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003778:	b292      	uxth	r2, r2
 800377a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800377c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	4413      	add	r3, r2
 8003790:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003794:	7b1b      	ldrb	r3, [r3, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d123      	bne.n	80037e2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	461a      	mov	r2, r3
 80037a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6812      	ldr	r2, [r2, #0]
 80037b2:	4413      	add	r3, r2
 80037b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80037c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 808b 	beq.w	80038e2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d2:	6959      	ldr	r1, [r3, #20]
 80037d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d6:	88da      	ldrh	r2, [r3, #6]
 80037d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037dc:	f003 fdd4 	bl	8007388 <USB_ReadPMA>
 80037e0:	e07f      	b.n	80038e2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80037e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e4:	78db      	ldrb	r3, [r3, #3]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d109      	bne.n	80037fe <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80037ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80037ec:	461a      	mov	r2, r3
 80037ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 f9c6 	bl	8003b82 <HAL_PCD_EP_DB_Receive>
 80037f6:	4603      	mov	r3, r0
 80037f8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80037fc:	e071      	b.n	80038e2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	461a      	mov	r2, r3
 8003804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	b29b      	uxth	r3, r3
 8003810:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003818:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	441a      	add	r2, r3
 8003828:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800382a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800382e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003832:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003836:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800383a:	b29b      	uxth	r3, r3
 800383c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	461a      	mov	r2, r3
 8003844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	b29b      	uxth	r3, r3
 8003850:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d022      	beq.n	800389e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003860:	b29b      	uxth	r3, r3
 8003862:	461a      	mov	r2, r3
 8003864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	4413      	add	r3, r2
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	4413      	add	r3, r2
 8003872:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800387c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003880:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003884:	2b00      	cmp	r3, #0
 8003886:	d02c      	beq.n	80038e2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6818      	ldr	r0, [r3, #0]
 800388c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388e:	6959      	ldr	r1, [r3, #20]
 8003890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003892:	891a      	ldrh	r2, [r3, #8]
 8003894:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003898:	f003 fd76 	bl	8007388 <USB_ReadPMA>
 800389c:	e021      	b.n	80038e2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	461a      	mov	r2, r3
 80038aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	4413      	add	r3, r2
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6812      	ldr	r2, [r2, #0]
 80038b6:	4413      	add	r3, r2
 80038b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80038c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d009      	beq.n	80038e2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6818      	ldr	r0, [r3, #0]
 80038d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d4:	6959      	ldr	r1, [r3, #20]
 80038d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d8:	895a      	ldrh	r2, [r3, #10]
 80038da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038de:	f003 fd53 	bl	8007388 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038ea:	441a      	add	r2, r3
 80038ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ee:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80038f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f2:	695a      	ldr	r2, [r3, #20]
 80038f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038f8:	441a      	add	r2, r3
 80038fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80038fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d005      	beq.n	8003912 <PCD_EP_ISR_Handler+0x41e>
 8003906:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800390a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	429a      	cmp	r2, r3
 8003910:	d206      	bcs.n	8003920 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	4619      	mov	r1, r3
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f005 fc1b 	bl	8009154 <HAL_PCD_DataOutStageCallback>
 800391e:	e005      	b.n	800392c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003926:	4618      	mov	r0, r3
 8003928:	f002 fe07 	bl	800653a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800392c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800392e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8117 	beq.w	8003b66 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003938:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	3310      	adds	r3, #16
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	4413      	add	r3, r2
 800394a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	881b      	ldrh	r3, [r3, #0]
 800395c:	b29b      	uxth	r3, r3
 800395e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003966:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	441a      	add	r2, r3
 8003976:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003978:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800397c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003980:	b29b      	uxth	r3, r3
 8003982:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003986:	78db      	ldrb	r3, [r3, #3]
 8003988:	2b01      	cmp	r3, #1
 800398a:	f040 80a1 	bne.w	8003ad0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800398e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003990:	2200      	movs	r2, #0
 8003992:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003996:	7b1b      	ldrb	r3, [r3, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 8092 	beq.w	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800399e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d046      	beq.n	8003a36 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80039a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039aa:	785b      	ldrb	r3, [r3, #1]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d126      	bne.n	80039fe <PCD_EP_ISR_Handler+0x50a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	617b      	str	r3, [r7, #20]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039be:	b29b      	uxth	r3, r3
 80039c0:	461a      	mov	r2, r3
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	4413      	add	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]
 80039c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	00da      	lsls	r2, r3, #3
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	4413      	add	r3, r2
 80039d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	801a      	strh	r2, [r3, #0]
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	881b      	ldrh	r3, [r3, #0]
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	801a      	strh	r2, [r3, #0]
 80039fc:	e061      	b.n	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
 80039fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a00:	785b      	ldrb	r3, [r3, #1]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d15d      	bne.n	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	61fb      	str	r3, [r7, #28]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	461a      	mov	r2, r3
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	00da      	lsls	r2, r3, #3
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	4413      	add	r3, r2
 8003a28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	2200      	movs	r2, #0
 8003a32:	801a      	strh	r2, [r3, #0]
 8003a34:	e045      	b.n	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a3e:	785b      	ldrb	r3, [r3, #1]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d126      	bne.n	8003a92 <PCD_EP_ISR_Handler+0x59e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	461a      	mov	r2, r3
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	4413      	add	r3, r2
 8003a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	00da      	lsls	r2, r3, #3
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	4413      	add	r3, r2
 8003a66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a6a:	623b      	str	r3, [r7, #32]
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	881b      	ldrh	r3, [r3, #0]
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	801a      	strh	r2, [r3, #0]
 8003a7c:	6a3b      	ldr	r3, [r7, #32]
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	801a      	strh	r2, [r3, #0]
 8003a90:	e017      	b.n	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
 8003a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a94:	785b      	ldrb	r3, [r3, #1]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d113      	bne.n	8003ac2 <PCD_EP_ISR_Handler+0x5ce>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa8:	4413      	add	r3, r2
 8003aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003aac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	00da      	lsls	r2, r3, #3
 8003ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003abe:	2200      	movs	r2, #0
 8003ac0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f005 fb5e 	bl	800918a <HAL_PCD_DataInStageCallback>
 8003ace:	e04a      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003ad0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d13f      	bne.n	8003b5a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	4413      	add	r3, r2
 8003af4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003afe:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b02:	699a      	ldr	r2, [r3, #24]
 8003b04:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d906      	bls.n	8003b18 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b10:	1ad2      	subs	r2, r2, r3
 8003b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b14:	619a      	str	r2, [r3, #24]
 8003b16:	e002      	b.n	8003b1e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f005 fb2c 	bl	800918a <HAL_PCD_DataInStageCallback>
 8003b32:	e018      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b36:	695a      	ldr	r2, [r3, #20]
 8003b38:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b3a:	441a      	add	r2, r3
 8003b3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b3e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b42:	69da      	ldr	r2, [r3, #28]
 8003b44:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b46:	441a      	add	r2, r3
 8003b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b4a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b52:	4618      	mov	r0, r3
 8003b54:	f002 fcf1 	bl	800653a <USB_EPStartXfer>
 8003b58:	e005      	b.n	8003b66 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003b5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f917 	bl	8003d94 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	b21b      	sxth	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f6ff acc3 	blt.w	80034fe <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3748      	adds	r7, #72	@ 0x48
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b088      	sub	sp, #32
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	60f8      	str	r0, [r7, #12]
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b90:	88fb      	ldrh	r3, [r7, #6]
 8003b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d07c      	beq.n	8003c94 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4413      	add	r3, r2
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bbe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	699a      	ldr	r2, [r3, #24]
 8003bc4:	8b7b      	ldrh	r3, [r7, #26]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d306      	bcc.n	8003bd8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	699a      	ldr	r2, [r3, #24]
 8003bce:	8b7b      	ldrh	r3, [r7, #26]
 8003bd0:	1ad2      	subs	r2, r2, r3
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	619a      	str	r2, [r3, #24]
 8003bd6:	e002      	b.n	8003bde <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d123      	bne.n	8003c2e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	461a      	mov	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	4413      	add	r3, r2
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c00:	833b      	strh	r3, [r7, #24]
 8003c02:	8b3b      	ldrh	r3, [r7, #24]
 8003c04:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c08:	833b      	strh	r3, [r7, #24]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	441a      	add	r2, r3
 8003c18:	8b3b      	ldrh	r3, [r7, #24]
 8003c1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c2e:	88fb      	ldrh	r3, [r7, #6]
 8003c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d01f      	beq.n	8003c78 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c52:	82fb      	strh	r3, [r7, #22]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	441a      	add	r2, r3
 8003c62:	8afb      	ldrh	r3, [r7, #22]
 8003c64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c78:	8b7b      	ldrh	r3, [r7, #26]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 8085 	beq.w	8003d8a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	6959      	ldr	r1, [r3, #20]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	891a      	ldrh	r2, [r3, #8]
 8003c8c:	8b7b      	ldrh	r3, [r7, #26]
 8003c8e:	f003 fb7b 	bl	8007388 <USB_ReadPMA>
 8003c92:	e07a      	b.n	8003d8a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	4413      	add	r3, r2
 8003cae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cb8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	8b7b      	ldrh	r3, [r7, #26]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d306      	bcc.n	8003cd2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	699a      	ldr	r2, [r3, #24]
 8003cc8:	8b7b      	ldrh	r3, [r7, #26]
 8003cca:	1ad2      	subs	r2, r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	619a      	str	r2, [r3, #24]
 8003cd0:	e002      	b.n	8003cd8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d123      	bne.n	8003d28 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cfa:	83fb      	strh	r3, [r7, #30]
 8003cfc:	8bfb      	ldrh	r3, [r7, #30]
 8003cfe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003d02:	83fb      	strh	r3, [r7, #30]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	441a      	add	r2, r3
 8003d12:	8bfb      	ldrh	r3, [r7, #30]
 8003d14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d11f      	bne.n	8003d72 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	461a      	mov	r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4413      	add	r3, r2
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d4c:	83bb      	strh	r3, [r7, #28]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	441a      	add	r2, r3
 8003d5c:	8bbb      	ldrh	r3, [r7, #28]
 8003d5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003d72:	8b7b      	ldrh	r3, [r7, #26]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d008      	beq.n	8003d8a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	6959      	ldr	r1, [r3, #20]
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	895a      	ldrh	r2, [r3, #10]
 8003d84:	8b7b      	ldrh	r3, [r7, #26]
 8003d86:	f003 faff 	bl	8007388 <USB_ReadPMA>
    }
  }

  return count;
 8003d8a:	8b7b      	ldrh	r3, [r7, #26]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3720      	adds	r7, #32
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b0a6      	sub	sp, #152	@ 0x98
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003da2:	88fb      	ldrh	r3, [r7, #6]
 8003da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 81f7 	beq.w	800419c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	6812      	ldr	r2, [r2, #0]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003dcc:	881b      	ldrh	r3, [r3, #0]
 8003dce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dd2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d907      	bls.n	8003df2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	699a      	ldr	r2, [r3, #24]
 8003de6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003dea:	1ad2      	subs	r2, r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	619a      	str	r2, [r3, #24]
 8003df0:	e002      	b.n	8003df8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2200      	movs	r2, #0
 8003df6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f040 80e1 	bne.w	8003fc4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	785b      	ldrb	r3, [r3, #1]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d126      	bne.n	8003e58 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	4413      	add	r3, r2
 8003e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	00da      	lsls	r2, r3, #3
 8003e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e34:	881b      	ldrh	r3, [r3, #0]
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e40:	801a      	strh	r2, [r3, #0]
 8003e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e44:	881b      	ldrh	r3, [r3, #0]
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e54:	801a      	strh	r2, [r3, #0]
 8003e56:	e01a      	b.n	8003e8e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	785b      	ldrb	r3, [r3, #1]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d116      	bne.n	8003e8e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	461a      	mov	r2, r3
 8003e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e74:	4413      	add	r3, r2
 8003e76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	00da      	lsls	r2, r3, #3
 8003e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e80:	4413      	add	r3, r2
 8003e82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	785b      	ldrb	r3, [r3, #1]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d126      	bne.n	8003eea <HAL_PCD_EP_DB_Transmit+0x156>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	623b      	str	r3, [r7, #32]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	461a      	mov	r2, r3
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	623b      	str	r3, [r7, #32]
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	00da      	lsls	r2, r3, #3
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	801a      	strh	r2, [r3, #0]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ede:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	801a      	strh	r2, [r3, #0]
 8003ee8:	e017      	b.n	8003f1a <HAL_PCD_EP_DB_Transmit+0x186>
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	785b      	ldrb	r3, [r3, #1]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d113      	bne.n	8003f1a <HAL_PCD_EP_DB_Transmit+0x186>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	461a      	mov	r2, r3
 8003efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f00:	4413      	add	r3, r2
 8003f02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	00da      	lsls	r2, r3, #3
 8003f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f16:	2200      	movs	r2, #0
 8003f18:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	78db      	ldrb	r3, [r3, #3]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d123      	bne.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	881b      	ldrh	r3, [r3, #0]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f3c:	837b      	strh	r3, [r7, #26]
 8003f3e:	8b7b      	ldrh	r3, [r7, #26]
 8003f40:	f083 0320 	eor.w	r3, r3, #32
 8003f44:	837b      	strh	r3, [r7, #26]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	441a      	add	r2, r3
 8003f54:	8b7b      	ldrh	r3, [r7, #26]
 8003f56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f005 f90a 	bl	800918a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f76:	88fb      	ldrh	r3, [r7, #6]
 8003f78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01f      	beq.n	8003fc0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	461a      	mov	r2, r3
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	881b      	ldrh	r3, [r3, #0]
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f9a:	833b      	strh	r3, [r7, #24]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	441a      	add	r2, r3
 8003faa:	8b3b      	ldrh	r3, [r7, #24]
 8003fac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e31f      	b.n	8004604 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d021      	beq.n	8004012 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	441a      	add	r2, r3
 8003ffa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ffe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004002:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004006:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800400a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800400e:	b29b      	uxth	r3, r3
 8004010:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004018:	2b01      	cmp	r3, #1
 800401a:	f040 82ca 	bne.w	80045b2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004026:	441a      	add	r2, r3
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	69da      	ldr	r2, [r3, #28]
 8004030:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004034:	441a      	add	r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	6a1a      	ldr	r2, [r3, #32]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	429a      	cmp	r2, r3
 8004044:	d309      	bcc.n	800405a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	6a1a      	ldr	r2, [r3, #32]
 8004050:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004052:	1ad2      	subs	r2, r2, r3
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	621a      	str	r2, [r3, #32]
 8004058:	e015      	b.n	8004086 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d107      	bne.n	8004072 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004062:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004066:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004070:	e009      	b.n	8004086 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2200      	movs	r2, #0
 8004084:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	785b      	ldrb	r3, [r3, #1]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d15f      	bne.n	800414e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	643b      	str	r3, [r7, #64]	@ 0x40
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800409c:	b29b      	uxth	r3, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040a2:	4413      	add	r3, r2
 80040a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	00da      	lsls	r2, r3, #3
 80040ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ae:	4413      	add	r3, r2
 80040b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040c4:	801a      	strh	r2, [r3, #0]
 80040c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10a      	bne.n	80040e2 <HAL_PCD_EP_DB_Transmit+0x34e>
 80040cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040da:	b29a      	uxth	r2, r3
 80040dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040de:	801a      	strh	r2, [r3, #0]
 80040e0:	e051      	b.n	8004186 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80040e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80040e6:	d816      	bhi.n	8004116 <HAL_PCD_EP_DB_Transmit+0x382>
 80040e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040ea:	085b      	lsrs	r3, r3, #1
 80040ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80040ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_PCD_EP_DB_Transmit+0x36a>
 80040f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040fa:	3301      	adds	r3, #1
 80040fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80040fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004100:	881b      	ldrh	r3, [r3, #0]
 8004102:	b29a      	uxth	r2, r3
 8004104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004106:	b29b      	uxth	r3, r3
 8004108:	029b      	lsls	r3, r3, #10
 800410a:	b29b      	uxth	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b29a      	uxth	r2, r3
 8004110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004112:	801a      	strh	r2, [r3, #0]
 8004114:	e037      	b.n	8004186 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004116:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	653b      	str	r3, [r7, #80]	@ 0x50
 800411c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	2b00      	cmp	r3, #0
 8004124:	d102      	bne.n	800412c <HAL_PCD_EP_DB_Transmit+0x398>
 8004126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004128:	3b01      	subs	r3, #1
 800412a:	653b      	str	r3, [r7, #80]	@ 0x50
 800412c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	b29a      	uxth	r2, r3
 8004132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004134:	b29b      	uxth	r3, r3
 8004136:	029b      	lsls	r3, r3, #10
 8004138:	b29b      	uxth	r3, r3
 800413a:	4313      	orrs	r3, r2
 800413c:	b29b      	uxth	r3, r3
 800413e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004146:	b29a      	uxth	r2, r3
 8004148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800414a:	801a      	strh	r2, [r3, #0]
 800414c:	e01b      	b.n	8004186 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	785b      	ldrb	r3, [r3, #1]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d117      	bne.n	8004186 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004164:	b29b      	uxth	r3, r3
 8004166:	461a      	mov	r2, r3
 8004168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800416a:	4413      	add	r3, r2
 800416c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	00da      	lsls	r2, r3, #3
 8004174:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004176:	4413      	add	r3, r2
 8004178:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800417c:	647b      	str	r3, [r7, #68]	@ 0x44
 800417e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004180:	b29a      	uxth	r2, r3
 8004182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004184:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6818      	ldr	r0, [r3, #0]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	6959      	ldr	r1, [r3, #20]
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	891a      	ldrh	r2, [r3, #8]
 8004192:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004194:	b29b      	uxth	r3, r3
 8004196:	f003 f8b4 	bl	8007302 <USB_WritePMA>
 800419a:	e20a      	b.n	80045b2 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	461a      	mov	r2, r3
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	4413      	add	r3, r2
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	4413      	add	r3, r2
 80041b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041ba:	881b      	ldrh	r3, [r3, #0]
 80041bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041c0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	699a      	ldr	r2, [r3, #24]
 80041c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d307      	bcc.n	80041e0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	699a      	ldr	r2, [r3, #24]
 80041d4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80041d8:	1ad2      	subs	r2, r2, r3
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	619a      	str	r2, [r3, #24]
 80041de:	e002      	b.n	80041e6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2200      	movs	r2, #0
 80041e4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f040 80f6 	bne.w	80043dc <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	785b      	ldrb	r3, [r3, #1]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d126      	bne.n	8004246 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004206:	b29b      	uxth	r3, r3
 8004208:	461a      	mov	r2, r3
 800420a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800420c:	4413      	add	r3, r2
 800420e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	00da      	lsls	r2, r3, #3
 8004216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004218:	4413      	add	r3, r2
 800421a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800421e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004220:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004222:	881b      	ldrh	r3, [r3, #0]
 8004224:	b29b      	uxth	r3, r3
 8004226:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800422a:	b29a      	uxth	r2, r3
 800422c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800422e:	801a      	strh	r2, [r3, #0]
 8004230:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004232:	881b      	ldrh	r3, [r3, #0]
 8004234:	b29b      	uxth	r3, r3
 8004236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800423a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800423e:	b29a      	uxth	r2, r3
 8004240:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004242:	801a      	strh	r2, [r3, #0]
 8004244:	e01a      	b.n	800427c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	785b      	ldrb	r3, [r3, #1]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d116      	bne.n	800427c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800425c:	b29b      	uxth	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004262:	4413      	add	r3, r2
 8004264:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	00da      	lsls	r2, r3, #3
 800426c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800426e:	4413      	add	r3, r2
 8004270:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004274:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004276:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004278:	2200      	movs	r2, #0
 800427a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	785b      	ldrb	r3, [r3, #1]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d12f      	bne.n	80042ec <HAL_PCD_EP_DB_Transmit+0x558>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800429c:	b29b      	uxth	r3, r3
 800429e:	461a      	mov	r2, r3
 80042a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042a4:	4413      	add	r3, r2
 80042a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	00da      	lsls	r2, r3, #3
 80042b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042b4:	4413      	add	r3, r2
 80042b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042c2:	881b      	ldrh	r3, [r3, #0]
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042d0:	801a      	strh	r2, [r3, #0]
 80042d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042d6:	881b      	ldrh	r3, [r3, #0]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042e8:	801a      	strh	r2, [r3, #0]
 80042ea:	e01c      	b.n	8004326 <HAL_PCD_EP_DB_Transmit+0x592>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	785b      	ldrb	r3, [r3, #1]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d118      	bne.n	8004326 <HAL_PCD_EP_DB_Transmit+0x592>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	461a      	mov	r2, r3
 8004300:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004304:	4413      	add	r3, r2
 8004306:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	00da      	lsls	r2, r3, #3
 8004310:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004314:	4413      	add	r3, r2
 8004316:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800431a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800431e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004322:	2200      	movs	r2, #0
 8004324:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	78db      	ldrb	r3, [r3, #3]
 800432a:	2b02      	cmp	r3, #2
 800432c:	d127      	bne.n	800437e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	881b      	ldrh	r3, [r3, #0]
 800433e:	b29b      	uxth	r3, r3
 8004340:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004344:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004348:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800434c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004350:	f083 0320 	eor.w	r3, r3, #32
 8004354:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	441a      	add	r2, r3
 8004366:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800436a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800436e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800437a:	b29b      	uxth	r3, r3
 800437c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	4619      	mov	r1, r3
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f004 ff00 	bl	800918a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d121      	bne.n	80043d8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	461a      	mov	r2, r3
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ae:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	461a      	mov	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	441a      	add	r2, r3
 80043c0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80043c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	e113      	b.n	8004604 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d121      	bne.n	800442a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4413      	add	r3, r2
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004400:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	461a      	mov	r2, r3
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	441a      	add	r2, r3
 8004412:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004416:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800441a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800441e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004422:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004426:	b29b      	uxth	r3, r3
 8004428:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004430:	2b01      	cmp	r3, #1
 8004432:	f040 80be 	bne.w	80045b2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	695a      	ldr	r2, [r3, #20]
 800443a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800443e:	441a      	add	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	69da      	ldr	r2, [r3, #28]
 8004448:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800444c:	441a      	add	r2, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	6a1a      	ldr	r2, [r3, #32]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	429a      	cmp	r2, r3
 800445c:	d309      	bcc.n	8004472 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	6a1a      	ldr	r2, [r3, #32]
 8004468:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800446a:	1ad2      	subs	r2, r2, r3
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	621a      	str	r2, [r3, #32]
 8004470:	e015      	b.n	800449e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d107      	bne.n	800448a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800447a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800447e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004488:	e009      	b.n	800449e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	2200      	movs	r2, #0
 8004494:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	785b      	ldrb	r3, [r3, #1]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d15f      	bne.n	800456c <HAL_PCD_EP_DB_Transmit+0x7d8>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	461a      	mov	r2, r3
 80044be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044c0:	4413      	add	r3, r2
 80044c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	00da      	lsls	r2, r3, #3
 80044ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044cc:	4413      	add	r3, r2
 80044ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80044d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	b29b      	uxth	r3, r3
 80044da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044de:	b29a      	uxth	r2, r3
 80044e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044e2:	801a      	strh	r2, [r3, #0]
 80044e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10a      	bne.n	8004500 <HAL_PCD_EP_DB_Transmit+0x76c>
 80044ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044fc:	801a      	strh	r2, [r3, #0]
 80044fe:	e04e      	b.n	800459e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004500:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004502:	2b3e      	cmp	r3, #62	@ 0x3e
 8004504:	d816      	bhi.n	8004534 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004508:	085b      	lsrs	r3, r3, #1
 800450a:	663b      	str	r3, [r7, #96]	@ 0x60
 800450c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <HAL_PCD_EP_DB_Transmit+0x788>
 8004516:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004518:	3301      	adds	r3, #1
 800451a:	663b      	str	r3, [r7, #96]	@ 0x60
 800451c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800451e:	881b      	ldrh	r3, [r3, #0]
 8004520:	b29a      	uxth	r2, r3
 8004522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004524:	b29b      	uxth	r3, r3
 8004526:	029b      	lsls	r3, r3, #10
 8004528:	b29b      	uxth	r3, r3
 800452a:	4313      	orrs	r3, r2
 800452c:	b29a      	uxth	r2, r3
 800452e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004530:	801a      	strh	r2, [r3, #0]
 8004532:	e034      	b.n	800459e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004534:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004536:	095b      	lsrs	r3, r3, #5
 8004538:	663b      	str	r3, [r7, #96]	@ 0x60
 800453a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	2b00      	cmp	r3, #0
 8004542:	d102      	bne.n	800454a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004544:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004546:	3b01      	subs	r3, #1
 8004548:	663b      	str	r3, [r7, #96]	@ 0x60
 800454a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	b29a      	uxth	r2, r3
 8004550:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004552:	b29b      	uxth	r3, r3
 8004554:	029b      	lsls	r3, r3, #10
 8004556:	b29b      	uxth	r3, r3
 8004558:	4313      	orrs	r3, r2
 800455a:	b29b      	uxth	r3, r3
 800455c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004564:	b29a      	uxth	r2, r3
 8004566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004568:	801a      	strh	r2, [r3, #0]
 800456a:	e018      	b.n	800459e <HAL_PCD_EP_DB_Transmit+0x80a>
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	785b      	ldrb	r3, [r3, #1]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d114      	bne.n	800459e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800457c:	b29b      	uxth	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004582:	4413      	add	r3, r2
 8004584:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	00da      	lsls	r2, r3, #3
 800458c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800458e:	4413      	add	r3, r2
 8004590:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004594:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004596:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004598:	b29a      	uxth	r2, r3
 800459a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800459c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6818      	ldr	r0, [r3, #0]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	6959      	ldr	r1, [r3, #20]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	895a      	ldrh	r2, [r3, #10]
 80045aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	f002 fea8 	bl	8007302 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	881b      	ldrh	r3, [r3, #0]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045cc:	82fb      	strh	r3, [r7, #22]
 80045ce:	8afb      	ldrh	r3, [r7, #22]
 80045d0:	f083 0310 	eor.w	r3, r3, #16
 80045d4:	82fb      	strh	r3, [r7, #22]
 80045d6:	8afb      	ldrh	r3, [r7, #22]
 80045d8:	f083 0320 	eor.w	r3, r3, #32
 80045dc:	82fb      	strh	r3, [r7, #22]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	461a      	mov	r2, r3
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	441a      	add	r2, r3
 80045ec:	8afb      	ldrh	r3, [r7, #22]
 80045ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045fe:	b29b      	uxth	r3, r3
 8004600:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3798      	adds	r7, #152	@ 0x98
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800460c:	b480      	push	{r7}
 800460e:	b087      	sub	sp, #28
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	607b      	str	r3, [r7, #4]
 8004616:	460b      	mov	r3, r1
 8004618:	817b      	strh	r3, [r7, #10]
 800461a:	4613      	mov	r3, r2
 800461c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800461e:	897b      	ldrh	r3, [r7, #10]
 8004620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00b      	beq.n	8004642 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800462a:	897b      	ldrh	r3, [r7, #10]
 800462c:	f003 0207 	and.w	r2, r3, #7
 8004630:	4613      	mov	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	3310      	adds	r3, #16
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	4413      	add	r3, r2
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	e009      	b.n	8004656 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004642:	897a      	ldrh	r2, [r7, #10]
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004656:	893b      	ldrh	r3, [r7, #8]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d107      	bne.n	800466c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	2200      	movs	r2, #0
 8004660:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	b29a      	uxth	r2, r3
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	80da      	strh	r2, [r3, #6]
 800466a:	e00b      	b.n	8004684 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2201      	movs	r2, #1
 8004670:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	b29a      	uxth	r2, r3
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	0c1b      	lsrs	r3, r3, #16
 800467e:	b29a      	uxth	r2, r3
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004692:	b480      	push	{r7}
 8004694:	b085      	sub	sp, #20
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	f043 0302 	orr.w	r3, r3, #2
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
	...

080046e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d141      	bne.n	800477a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046f6:	4b4b      	ldr	r3, [pc, #300]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004702:	d131      	bne.n	8004768 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004704:	4b47      	ldr	r3, [pc, #284]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800470a:	4a46      	ldr	r2, [pc, #280]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004710:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004714:	4b43      	ldr	r3, [pc, #268]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800471c:	4a41      	ldr	r2, [pc, #260]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800471e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004722:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004724:	4b40      	ldr	r3, [pc, #256]	@ (8004828 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2232      	movs	r2, #50	@ 0x32
 800472a:	fb02 f303 	mul.w	r3, r2, r3
 800472e:	4a3f      	ldr	r2, [pc, #252]	@ (800482c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004730:	fba2 2303 	umull	r2, r3, r2, r3
 8004734:	0c9b      	lsrs	r3, r3, #18
 8004736:	3301      	adds	r3, #1
 8004738:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800473a:	e002      	b.n	8004742 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3b01      	subs	r3, #1
 8004740:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004742:	4b38      	ldr	r3, [pc, #224]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800474e:	d102      	bne.n	8004756 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f2      	bne.n	800473c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004756:	4b33      	ldr	r3, [pc, #204]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800475e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004762:	d158      	bne.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e057      	b.n	8004818 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004768:	4b2e      	ldr	r3, [pc, #184]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800476a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800476e:	4a2d      	ldr	r2, [pc, #180]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004770:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004778:	e04d      	b.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004780:	d141      	bne.n	8004806 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004782:	4b28      	ldr	r3, [pc, #160]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800478a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800478e:	d131      	bne.n	80047f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004790:	4b24      	ldr	r3, [pc, #144]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004796:	4a23      	ldr	r2, [pc, #140]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800479c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047a0:	4b20      	ldr	r3, [pc, #128]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004828 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2232      	movs	r2, #50	@ 0x32
 80047b6:	fb02 f303 	mul.w	r3, r2, r3
 80047ba:	4a1c      	ldr	r2, [pc, #112]	@ (800482c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047bc:	fba2 2303 	umull	r2, r3, r2, r3
 80047c0:	0c9b      	lsrs	r3, r3, #18
 80047c2:	3301      	adds	r3, #1
 80047c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047c6:	e002      	b.n	80047ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047ce:	4b15      	ldr	r3, [pc, #84]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047da:	d102      	bne.n	80047e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1f2      	bne.n	80047c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047e2:	4b10      	ldr	r3, [pc, #64]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ee:	d112      	bne.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e011      	b.n	8004818 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004800:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004804:	e007      	b.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004806:	4b07      	ldr	r3, [pc, #28]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800480e:	4a05      	ldr	r2, [pc, #20]	@ (8004824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004810:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004814:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	40007000 	.word	0x40007000
 8004828:	20000000 	.word	0x20000000
 800482c:	431bde83 	.word	0x431bde83

08004830 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	4a04      	ldr	r2, [pc, #16]	@ (800484c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800483a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800483e:	6093      	str	r3, [r2, #8]
}
 8004840:	bf00      	nop
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40007000 	.word	0x40007000

08004850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e2fe      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d075      	beq.n	800495a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800486e:	4b97      	ldr	r3, [pc, #604]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f003 030c 	and.w	r3, r3, #12
 8004876:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004878:	4b94      	ldr	r3, [pc, #592]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f003 0303 	and.w	r3, r3, #3
 8004880:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	2b0c      	cmp	r3, #12
 8004886:	d102      	bne.n	800488e <HAL_RCC_OscConfig+0x3e>
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	2b03      	cmp	r3, #3
 800488c:	d002      	beq.n	8004894 <HAL_RCC_OscConfig+0x44>
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d10b      	bne.n	80048ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004894:	4b8d      	ldr	r3, [pc, #564]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d05b      	beq.n	8004958 <HAL_RCC_OscConfig+0x108>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d157      	bne.n	8004958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e2d9      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b4:	d106      	bne.n	80048c4 <HAL_RCC_OscConfig+0x74>
 80048b6:	4b85      	ldr	r3, [pc, #532]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a84      	ldr	r2, [pc, #528]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048c0:	6013      	str	r3, [r2, #0]
 80048c2:	e01d      	b.n	8004900 <HAL_RCC_OscConfig+0xb0>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048cc:	d10c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x98>
 80048ce:	4b7f      	ldr	r3, [pc, #508]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a7e      	ldr	r2, [pc, #504]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048d8:	6013      	str	r3, [r2, #0]
 80048da:	4b7c      	ldr	r3, [pc, #496]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a7b      	ldr	r2, [pc, #492]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	e00b      	b.n	8004900 <HAL_RCC_OscConfig+0xb0>
 80048e8:	4b78      	ldr	r3, [pc, #480]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a77      	ldr	r2, [pc, #476]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	4b75      	ldr	r3, [pc, #468]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a74      	ldr	r2, [pc, #464]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80048fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d013      	beq.n	8004930 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fc f9d0 	bl	8000cac <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004910:	f7fc f9cc 	bl	8000cac <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	@ 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e29e      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004922:	4b6a      	ldr	r3, [pc, #424]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCC_OscConfig+0xc0>
 800492e:	e014      	b.n	800495a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004930:	f7fc f9bc 	bl	8000cac <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004938:	f7fc f9b8 	bl	8000cac <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b64      	cmp	r3, #100	@ 0x64
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e28a      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800494a:	4b60      	ldr	r3, [pc, #384]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1f0      	bne.n	8004938 <HAL_RCC_OscConfig+0xe8>
 8004956:	e000      	b.n	800495a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d075      	beq.n	8004a52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004966:	4b59      	ldr	r3, [pc, #356]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 030c 	and.w	r3, r3, #12
 800496e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004970:	4b56      	ldr	r3, [pc, #344]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	2b0c      	cmp	r3, #12
 800497e:	d102      	bne.n	8004986 <HAL_RCC_OscConfig+0x136>
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d002      	beq.n	800498c <HAL_RCC_OscConfig+0x13c>
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	2b04      	cmp	r3, #4
 800498a:	d11f      	bne.n	80049cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800498c:	4b4f      	ldr	r3, [pc, #316]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004994:	2b00      	cmp	r3, #0
 8004996:	d005      	beq.n	80049a4 <HAL_RCC_OscConfig+0x154>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e25d      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049a4:	4b49      	ldr	r3, [pc, #292]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	4946      	ldr	r1, [pc, #280]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049b8:	4b45      	ldr	r3, [pc, #276]	@ (8004ad0 <HAL_RCC_OscConfig+0x280>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fc f929 	bl	8000c14 <HAL_InitTick>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d043      	beq.n	8004a50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e249      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d023      	beq.n	8004a1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049d4:	4b3d      	ldr	r3, [pc, #244]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a3c      	ldr	r2, [pc, #240]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80049da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7fc f964 	bl	8000cac <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e8:	f7fc f960 	bl	8000cac <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e232      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049fa:	4b34      	ldr	r3, [pc, #208]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a06:	4b31      	ldr	r3, [pc, #196]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	061b      	lsls	r3, r3, #24
 8004a14:	492d      	ldr	r1, [pc, #180]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	604b      	str	r3, [r1, #4]
 8004a1a:	e01a      	b.n	8004a52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a2a      	ldr	r2, [pc, #168]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a28:	f7fc f940 	bl	8000cac <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a30:	f7fc f93c 	bl	8000cac <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e20e      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a42:	4b22      	ldr	r3, [pc, #136]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0x1e0>
 8004a4e:	e000      	b.n	8004a52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d041      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d01c      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a66:	4b19      	ldr	r3, [pc, #100]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a6c:	4a17      	ldr	r2, [pc, #92]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a76:	f7fc f919 	bl	8000cac <HAL_GetTick>
 8004a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a7c:	e008      	b.n	8004a90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a7e:	f7fc f915 	bl	8000cac <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d901      	bls.n	8004a90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e1e7      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a90:	4b0e      	ldr	r3, [pc, #56]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0ef      	beq.n	8004a7e <HAL_RCC_OscConfig+0x22e>
 8004a9e:	e020      	b.n	8004ae2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa6:	4a09      	ldr	r2, [pc, #36]	@ (8004acc <HAL_RCC_OscConfig+0x27c>)
 8004aa8:	f023 0301 	bic.w	r3, r3, #1
 8004aac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fc f8fc 	bl	8000cac <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ab6:	e00d      	b.n	8004ad4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab8:	f7fc f8f8 	bl	8000cac <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d906      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e1ca      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
 8004aca:	bf00      	nop
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ad4:	4b8c      	ldr	r3, [pc, #560]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1ea      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0304 	and.w	r3, r3, #4
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 80a6 	beq.w	8004c3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004af0:	2300      	movs	r3, #0
 8004af2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004af4:	4b84      	ldr	r3, [pc, #528]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_RCC_OscConfig+0x2b4>
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_RCC_OscConfig+0x2b6>
 8004b04:	2300      	movs	r3, #0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00d      	beq.n	8004b26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b16:	4b7c      	ldr	r3, [pc, #496]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b22:	2301      	movs	r3, #1
 8004b24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b26:	4b79      	ldr	r3, [pc, #484]	@ (8004d0c <HAL_RCC_OscConfig+0x4bc>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d118      	bne.n	8004b64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b32:	4b76      	ldr	r3, [pc, #472]	@ (8004d0c <HAL_RCC_OscConfig+0x4bc>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a75      	ldr	r2, [pc, #468]	@ (8004d0c <HAL_RCC_OscConfig+0x4bc>)
 8004b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b3e:	f7fc f8b5 	bl	8000cac <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b44:	e008      	b.n	8004b58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b46:	f7fc f8b1 	bl	8000cac <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e183      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b58:	4b6c      	ldr	r3, [pc, #432]	@ (8004d0c <HAL_RCC_OscConfig+0x4bc>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0f0      	beq.n	8004b46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d108      	bne.n	8004b7e <HAL_RCC_OscConfig+0x32e>
 8004b6c:	4b66      	ldr	r3, [pc, #408]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b72:	4a65      	ldr	r2, [pc, #404]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b74:	f043 0301 	orr.w	r3, r3, #1
 8004b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b7c:	e024      	b.n	8004bc8 <HAL_RCC_OscConfig+0x378>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2b05      	cmp	r3, #5
 8004b84:	d110      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x358>
 8004b86:	4b60      	ldr	r3, [pc, #384]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8c:	4a5e      	ldr	r2, [pc, #376]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b8e:	f043 0304 	orr.w	r3, r3, #4
 8004b92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b96:	4b5c      	ldr	r3, [pc, #368]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9c:	4a5a      	ldr	r2, [pc, #360]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004b9e:	f043 0301 	orr.w	r3, r3, #1
 8004ba2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ba6:	e00f      	b.n	8004bc8 <HAL_RCC_OscConfig+0x378>
 8004ba8:	4b57      	ldr	r3, [pc, #348]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bae:	4a56      	ldr	r2, [pc, #344]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004bb0:	f023 0301 	bic.w	r3, r3, #1
 8004bb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bb8:	4b53      	ldr	r3, [pc, #332]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbe:	4a52      	ldr	r2, [pc, #328]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004bc0:	f023 0304 	bic.w	r3, r3, #4
 8004bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d016      	beq.n	8004bfe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd0:	f7fc f86c 	bl	8000cac <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bd6:	e00a      	b.n	8004bee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd8:	f7fc f868 	bl	8000cac <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e138      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bee:	4b46      	ldr	r3, [pc, #280]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0ed      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x388>
 8004bfc:	e015      	b.n	8004c2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfe:	f7fc f855 	bl	8000cac <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c04:	e00a      	b.n	8004c1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c06:	f7fc f851 	bl	8000cac <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e121      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1ed      	bne.n	8004c06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c2a:	7ffb      	ldrb	r3, [r7, #31]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d105      	bne.n	8004c3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c30:	4b35      	ldr	r3, [pc, #212]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c34:	4a34      	ldr	r2, [pc, #208]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0320 	and.w	r3, r3, #32
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d03c      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01c      	beq.n	8004c8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c50:	4b2d      	ldr	r3, [pc, #180]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c56:	4a2c      	ldr	r2, [pc, #176]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c58:	f043 0301 	orr.w	r3, r3, #1
 8004c5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c60:	f7fc f824 	bl	8000cac <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c68:	f7fc f820 	bl	8000cac <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e0f2      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c7a:	4b23      	ldr	r3, [pc, #140]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0ef      	beq.n	8004c68 <HAL_RCC_OscConfig+0x418>
 8004c88:	e01b      	b.n	8004cc2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c90:	4a1d      	ldr	r2, [pc, #116]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004c92:	f023 0301 	bic.w	r3, r3, #1
 8004c96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9a:	f7fc f807 	bl	8000cac <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ca2:	f7fc f803 	bl	8000cac <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e0d5      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cb4:	4b14      	ldr	r3, [pc, #80]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004cb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1ef      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f000 80c9 	beq.w	8004e5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f003 030c 	and.w	r3, r3, #12
 8004cd4:	2b0c      	cmp	r3, #12
 8004cd6:	f000 8083 	beq.w	8004de0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d15e      	bne.n	8004da0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce2:	4b09      	ldr	r3, [pc, #36]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a08      	ldr	r2, [pc, #32]	@ (8004d08 <HAL_RCC_OscConfig+0x4b8>)
 8004ce8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cee:	f7fb ffdd 	bl	8000cac <HAL_GetTick>
 8004cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cf4:	e00c      	b.n	8004d10 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf6:	f7fb ffd9 	bl	8000cac <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d905      	bls.n	8004d10 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e0ab      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d10:	4b55      	ldr	r3, [pc, #340]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1ec      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d1c:	4b52      	ldr	r3, [pc, #328]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	4b52      	ldr	r3, [pc, #328]	@ (8004e6c <HAL_RCC_OscConfig+0x61c>)
 8004d22:	4013      	ands	r3, r2
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6a11      	ldr	r1, [r2, #32]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d2c:	3a01      	subs	r2, #1
 8004d2e:	0112      	lsls	r2, r2, #4
 8004d30:	4311      	orrs	r1, r2
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004d36:	0212      	lsls	r2, r2, #8
 8004d38:	4311      	orrs	r1, r2
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d3e:	0852      	lsrs	r2, r2, #1
 8004d40:	3a01      	subs	r2, #1
 8004d42:	0552      	lsls	r2, r2, #21
 8004d44:	4311      	orrs	r1, r2
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d4a:	0852      	lsrs	r2, r2, #1
 8004d4c:	3a01      	subs	r2, #1
 8004d4e:	0652      	lsls	r2, r2, #25
 8004d50:	4311      	orrs	r1, r2
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d56:	06d2      	lsls	r2, r2, #27
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	4943      	ldr	r1, [pc, #268]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d60:	4b41      	ldr	r3, [pc, #260]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a40      	ldr	r2, [pc, #256]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d6a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d6c:	4b3e      	ldr	r3, [pc, #248]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	4a3d      	ldr	r2, [pc, #244]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d76:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d78:	f7fb ff98 	bl	8000cac <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d80:	f7fb ff94 	bl	8000cac <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e066      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d92:	4b35      	ldr	r3, [pc, #212]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d0f0      	beq.n	8004d80 <HAL_RCC_OscConfig+0x530>
 8004d9e:	e05e      	b.n	8004e5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da0:	4b31      	ldr	r3, [pc, #196]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a30      	ldr	r2, [pc, #192]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004da6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dac:	f7fb ff7e 	bl	8000cac <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db4:	f7fb ff7a 	bl	8000cac <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e04c      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc6:	4b28      	ldr	r3, [pc, #160]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f0      	bne.n	8004db4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004dd2:	4b25      	ldr	r3, [pc, #148]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	4924      	ldr	r1, [pc, #144]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dd8:	4b25      	ldr	r3, [pc, #148]	@ (8004e70 <HAL_RCC_OscConfig+0x620>)
 8004dda:	4013      	ands	r3, r2
 8004ddc:	60cb      	str	r3, [r1, #12]
 8004dde:	e03e      	b.n	8004e5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d101      	bne.n	8004dec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e039      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004dec:	4b1e      	ldr	r3, [pc, #120]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f003 0203 	and.w	r2, r3, #3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d12c      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d123      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d11b      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d113      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3c:	085b      	lsrs	r3, r3, #1
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d109      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e50:	085b      	lsrs	r3, r3, #1
 8004e52:	3b01      	subs	r3, #1
 8004e54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d001      	beq.n	8004e5e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3720      	adds	r7, #32
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	019f800c 	.word	0x019f800c
 8004e70:	feeefffc 	.word	0xfeeefffc

08004e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e11e      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b91      	ldr	r3, [pc, #580]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d910      	bls.n	8004ebc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b8e      	ldr	r3, [pc, #568]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 020f 	bic.w	r2, r3, #15
 8004ea2:	498c      	ldr	r1, [pc, #560]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eaa:	4b8a      	ldr	r3, [pc, #552]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d001      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e106      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d073      	beq.n	8004fb0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d129      	bne.n	8004f24 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ed0:	4b81      	ldr	r3, [pc, #516]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d101      	bne.n	8004ee0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e0f4      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004ee0:	f000 f972 	bl	80051c8 <RCC_GetSysClockFreqFromPLLSource>
 8004ee4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	4a7c      	ldr	r2, [pc, #496]	@ (80050dc <HAL_RCC_ClockConfig+0x268>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d93f      	bls.n	8004f6e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004eee:	4b7a      	ldr	r3, [pc, #488]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d009      	beq.n	8004f0e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d033      	beq.n	8004f6e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d12f      	bne.n	8004f6e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f0e:	4b72      	ldr	r3, [pc, #456]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f16:	4a70      	ldr	r2, [pc, #448]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f1c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f1e:	2380      	movs	r3, #128	@ 0x80
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e024      	b.n	8004f6e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d107      	bne.n	8004f3c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f2c:	4b6a      	ldr	r3, [pc, #424]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d109      	bne.n	8004f4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e0c6      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f3c:	4b66      	ldr	r3, [pc, #408]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e0be      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004f4c:	f000 f8ce 	bl	80050ec <HAL_RCC_GetSysClockFreq>
 8004f50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	4a61      	ldr	r2, [pc, #388]	@ (80050dc <HAL_RCC_ClockConfig+0x268>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d909      	bls.n	8004f6e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f62:	4a5d      	ldr	r2, [pc, #372]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f68:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004f6a:	2380      	movs	r3, #128	@ 0x80
 8004f6c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f6e:	4b5a      	ldr	r3, [pc, #360]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f023 0203 	bic.w	r2, r3, #3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	4957      	ldr	r1, [pc, #348]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f80:	f7fb fe94 	bl	8000cac <HAL_GetTick>
 8004f84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f86:	e00a      	b.n	8004f9e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f88:	f7fb fe90 	bl	8000cac <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e095      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f9e:	4b4e      	ldr	r3, [pc, #312]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f003 020c 	and.w	r2, r3, #12
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d1eb      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d023      	beq.n	8005004 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0304 	and.w	r3, r3, #4
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d005      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fc8:	4b43      	ldr	r3, [pc, #268]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	4a42      	ldr	r2, [pc, #264]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004fce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fd2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0308 	and.w	r3, r3, #8
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004fe8:	4a3b      	ldr	r2, [pc, #236]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004fea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ff0:	4b39      	ldr	r3, [pc, #228]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	4936      	ldr	r1, [pc, #216]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	608b      	str	r3, [r1, #8]
 8005002:	e008      	b.n	8005016 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	2b80      	cmp	r3, #128	@ 0x80
 8005008:	d105      	bne.n	8005016 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800500a:	4b33      	ldr	r3, [pc, #204]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	4a32      	ldr	r2, [pc, #200]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8005010:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005014:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005016:	4b2f      	ldr	r3, [pc, #188]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 030f 	and.w	r3, r3, #15
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d21d      	bcs.n	8005060 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005024:	4b2b      	ldr	r3, [pc, #172]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f023 020f 	bic.w	r2, r3, #15
 800502c:	4929      	ldr	r1, [pc, #164]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	4313      	orrs	r3, r2
 8005032:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005034:	f7fb fe3a 	bl	8000cac <HAL_GetTick>
 8005038:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800503a:	e00a      	b.n	8005052 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800503c:	f7fb fe36 	bl	8000cac <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800504a:	4293      	cmp	r3, r2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e03b      	b.n	80050ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005052:	4b20      	ldr	r3, [pc, #128]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	429a      	cmp	r2, r3
 800505e:	d1ed      	bne.n	800503c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506c:	4b1a      	ldr	r3, [pc, #104]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	4917      	ldr	r1, [pc, #92]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 800507a:	4313      	orrs	r3, r2
 800507c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800508a:	4b13      	ldr	r3, [pc, #76]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	490f      	ldr	r1, [pc, #60]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 800509a:	4313      	orrs	r3, r2
 800509c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800509e:	f000 f825 	bl	80050ec <HAL_RCC_GetSysClockFreq>
 80050a2:	4602      	mov	r2, r0
 80050a4:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	490c      	ldr	r1, [pc, #48]	@ (80050e0 <HAL_RCC_ClockConfig+0x26c>)
 80050b0:	5ccb      	ldrb	r3, [r1, r3]
 80050b2:	f003 031f 	and.w	r3, r3, #31
 80050b6:	fa22 f303 	lsr.w	r3, r2, r3
 80050ba:	4a0a      	ldr	r2, [pc, #40]	@ (80050e4 <HAL_RCC_ClockConfig+0x270>)
 80050bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80050be:	4b0a      	ldr	r3, [pc, #40]	@ (80050e8 <HAL_RCC_ClockConfig+0x274>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fb fda6 	bl	8000c14 <HAL_InitTick>
 80050c8:	4603      	mov	r3, r0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3718      	adds	r7, #24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40022000 	.word	0x40022000
 80050d8:	40021000 	.word	0x40021000
 80050dc:	04c4b400 	.word	0x04c4b400
 80050e0:	0800a104 	.word	0x0800a104
 80050e4:	20000000 	.word	0x20000000
 80050e8:	20000004 	.word	0x20000004

080050ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80050f2:	4b2c      	ldr	r3, [pc, #176]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 030c 	and.w	r3, r3, #12
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	d102      	bne.n	8005104 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050fe:	4b2a      	ldr	r3, [pc, #168]	@ (80051a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005100:	613b      	str	r3, [r7, #16]
 8005102:	e047      	b.n	8005194 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005104:	4b27      	ldr	r3, [pc, #156]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 030c 	and.w	r3, r3, #12
 800510c:	2b08      	cmp	r3, #8
 800510e:	d102      	bne.n	8005116 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005110:	4b26      	ldr	r3, [pc, #152]	@ (80051ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	e03e      	b.n	8005194 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005116:	4b23      	ldr	r3, [pc, #140]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f003 030c 	and.w	r3, r3, #12
 800511e:	2b0c      	cmp	r3, #12
 8005120:	d136      	bne.n	8005190 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005122:	4b20      	ldr	r3, [pc, #128]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800512c:	4b1d      	ldr	r3, [pc, #116]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	091b      	lsrs	r3, r3, #4
 8005132:	f003 030f 	and.w	r3, r3, #15
 8005136:	3301      	adds	r3, #1
 8005138:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2b03      	cmp	r3, #3
 800513e:	d10c      	bne.n	800515a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005140:	4a1a      	ldr	r2, [pc, #104]	@ (80051ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	fbb2 f3f3 	udiv	r3, r2, r3
 8005148:	4a16      	ldr	r2, [pc, #88]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800514a:	68d2      	ldr	r2, [r2, #12]
 800514c:	0a12      	lsrs	r2, r2, #8
 800514e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005152:	fb02 f303 	mul.w	r3, r2, r3
 8005156:	617b      	str	r3, [r7, #20]
      break;
 8005158:	e00c      	b.n	8005174 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800515a:	4a13      	ldr	r2, [pc, #76]	@ (80051a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005162:	4a10      	ldr	r2, [pc, #64]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005164:	68d2      	ldr	r2, [r2, #12]
 8005166:	0a12      	lsrs	r2, r2, #8
 8005168:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800516c:	fb02 f303 	mul.w	r3, r2, r3
 8005170:	617b      	str	r3, [r7, #20]
      break;
 8005172:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005174:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	0e5b      	lsrs	r3, r3, #25
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	3301      	adds	r3, #1
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	fbb2 f3f3 	udiv	r3, r2, r3
 800518c:	613b      	str	r3, [r7, #16]
 800518e:	e001      	b.n	8005194 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005194:	693b      	ldr	r3, [r7, #16]
}
 8005196:	4618      	mov	r0, r3
 8005198:	371c      	adds	r7, #28
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	40021000 	.word	0x40021000
 80051a8:	00f42400 	.word	0x00f42400
 80051ac:	007a1200 	.word	0x007a1200

080051b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051b4:	4b03      	ldr	r3, [pc, #12]	@ (80051c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80051b6:	681b      	ldr	r3, [r3, #0]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	20000000 	.word	0x20000000

080051c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	091b      	lsrs	r3, r3, #4
 80051de:	f003 030f 	and.w	r3, r3, #15
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	2b03      	cmp	r3, #3
 80051ea:	d10c      	bne.n	8005206 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051ec:	4a17      	ldr	r2, [pc, #92]	@ (800524c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	4a14      	ldr	r2, [pc, #80]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051f6:	68d2      	ldr	r2, [r2, #12]
 80051f8:	0a12      	lsrs	r2, r2, #8
 80051fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	617b      	str	r3, [r7, #20]
    break;
 8005204:	e00c      	b.n	8005220 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005206:	4a12      	ldr	r2, [pc, #72]	@ (8005250 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	fbb2 f3f3 	udiv	r3, r2, r3
 800520e:	4a0e      	ldr	r2, [pc, #56]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005210:	68d2      	ldr	r2, [r2, #12]
 8005212:	0a12      	lsrs	r2, r2, #8
 8005214:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005218:	fb02 f303 	mul.w	r3, r2, r3
 800521c:	617b      	str	r3, [r7, #20]
    break;
 800521e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005220:	4b09      	ldr	r3, [pc, #36]	@ (8005248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	0e5b      	lsrs	r3, r3, #25
 8005226:	f003 0303 	and.w	r3, r3, #3
 800522a:	3301      	adds	r3, #1
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800523a:	687b      	ldr	r3, [r7, #4]
}
 800523c:	4618      	mov	r0, r3
 800523e:	371c      	adds	r7, #28
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	40021000 	.word	0x40021000
 800524c:	007a1200 	.word	0x007a1200
 8005250:	00f42400 	.word	0x00f42400

08005254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800525c:	2300      	movs	r3, #0
 800525e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005260:	2300      	movs	r3, #0
 8005262:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8098 	beq.w	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005272:	2300      	movs	r3, #0
 8005274:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005276:	4b43      	ldr	r3, [pc, #268]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10d      	bne.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005282:	4b40      	ldr	r3, [pc, #256]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005286:	4a3f      	ldr	r2, [pc, #252]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800528c:	6593      	str	r3, [r2, #88]	@ 0x58
 800528e:	4b3d      	ldr	r3, [pc, #244]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005296:	60bb      	str	r3, [r7, #8]
 8005298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800529a:	2301      	movs	r3, #1
 800529c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800529e:	4b3a      	ldr	r3, [pc, #232]	@ (8005388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a39      	ldr	r2, [pc, #228]	@ (8005388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052aa:	f7fb fcff 	bl	8000cac <HAL_GetTick>
 80052ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052b0:	e009      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b2:	f7fb fcfb 	bl	8000cac <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d902      	bls.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	74fb      	strb	r3, [r7, #19]
        break;
 80052c4:	e005      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052c6:	4b30      	ldr	r3, [pc, #192]	@ (8005388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0ef      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80052d2:	7cfb      	ldrb	r3, [r7, #19]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d159      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052d8:	4b2a      	ldr	r3, [pc, #168]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d01e      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d019      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052f4:	4b23      	ldr	r3, [pc, #140]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005300:	4b20      	ldr	r3, [pc, #128]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005306:	4a1f      	ldr	r2, [pc, #124]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800530c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005310:	4b1c      	ldr	r3, [pc, #112]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005316:	4a1b      	ldr	r2, [pc, #108]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005318:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800531c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005320:	4a18      	ldr	r2, [pc, #96]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d016      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005332:	f7fb fcbb 	bl	8000cac <HAL_GetTick>
 8005336:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005338:	e00b      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800533a:	f7fb fcb7 	bl	8000cac <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005348:	4293      	cmp	r3, r2
 800534a:	d902      	bls.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	74fb      	strb	r3, [r7, #19]
            break;
 8005350:	e006      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005352:	4b0c      	ldr	r3, [pc, #48]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0ec      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005360:	7cfb      	ldrb	r3, [r7, #19]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005366:	4b07      	ldr	r3, [pc, #28]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800536c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005374:	4903      	ldr	r1, [pc, #12]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800537c:	e008      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800537e:	7cfb      	ldrb	r3, [r7, #19]
 8005380:	74bb      	strb	r3, [r7, #18]
 8005382:	e005      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005384:	40021000 	.word	0x40021000
 8005388:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800538c:	7cfb      	ldrb	r3, [r7, #19]
 800538e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005390:	7c7b      	ldrb	r3, [r7, #17]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d105      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005396:	4ba7      	ldr	r3, [pc, #668]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539a:	4aa6      	ldr	r2, [pc, #664]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800539c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053ae:	4ba1      	ldr	r3, [pc, #644]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b4:	f023 0203 	bic.w	r2, r3, #3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	499d      	ldr	r1, [pc, #628]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053d0:	4b98      	ldr	r3, [pc, #608]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d6:	f023 020c 	bic.w	r2, r3, #12
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	4995      	ldr	r1, [pc, #596]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0304 	and.w	r3, r3, #4
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053f2:	4b90      	ldr	r3, [pc, #576]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	498c      	ldr	r1, [pc, #560]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0308 	and.w	r3, r3, #8
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005414:	4b87      	ldr	r3, [pc, #540]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	4984      	ldr	r1, [pc, #528]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005424:	4313      	orrs	r3, r2
 8005426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0310 	and.w	r3, r3, #16
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005436:	4b7f      	ldr	r3, [pc, #508]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	497b      	ldr	r1, [pc, #492]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00a      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005458:	4b76      	ldr	r3, [pc, #472]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	4973      	ldr	r1, [pc, #460]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800547a:	4b6e      	ldr	r3, [pc, #440]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800547c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005480:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	496a      	ldr	r1, [pc, #424]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800549c:	4b65      	ldr	r3, [pc, #404]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800549e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	4962      	ldr	r1, [pc, #392]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054be:	4b5d      	ldr	r3, [pc, #372]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	4959      	ldr	r1, [pc, #356]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80054e0:	4b54      	ldr	r3, [pc, #336]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054e6:	f023 0203 	bic.w	r2, r3, #3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ee:	4951      	ldr	r1, [pc, #324]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005502:	4b4c      	ldr	r3, [pc, #304]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005508:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	4948      	ldr	r1, [pc, #288]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005520:	2b00      	cmp	r3, #0
 8005522:	d015      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005524:	4b43      	ldr	r3, [pc, #268]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005532:	4940      	ldr	r1, [pc, #256]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005542:	d105      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005544:	4b3b      	ldr	r3, [pc, #236]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	4a3a      	ldr	r2, [pc, #232]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800554e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005558:	2b00      	cmp	r3, #0
 800555a:	d015      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800555c:	4b35      	ldr	r3, [pc, #212]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556a:	4932      	ldr	r1, [pc, #200]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800557a:	d105      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557c:	4b2d      	ldr	r3, [pc, #180]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	4a2c      	ldr	r2, [pc, #176]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005586:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d015      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005594:	4b27      	ldr	r3, [pc, #156]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a2:	4924      	ldr	r1, [pc, #144]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055b2:	d105      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d015      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055cc:	4b19      	ldr	r3, [pc, #100]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055da:	4916      	ldr	r1, [pc, #88]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055ea:	d105      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055ec:	4b11      	ldr	r3, [pc, #68]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	4a10      	ldr	r2, [pc, #64]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d019      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005604:	4b0b      	ldr	r3, [pc, #44]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005612:	4908      	ldr	r1, [pc, #32]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005622:	d109      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005624:	4b03      	ldr	r3, [pc, #12]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	4a02      	ldr	r2, [pc, #8]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800562a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800562e:	60d3      	str	r3, [r2, #12]
 8005630:	e002      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005632:	bf00      	nop
 8005634:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d015      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005644:	4b29      	ldr	r3, [pc, #164]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005652:	4926      	ldr	r1, [pc, #152]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005654:	4313      	orrs	r3, r2
 8005656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005662:	d105      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005664:	4b21      	ldr	r3, [pc, #132]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	4a20      	ldr	r2, [pc, #128]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800566a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800566e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d015      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800567c:	4b1b      	ldr	r3, [pc, #108]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800567e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005682:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800568a:	4918      	ldr	r1, [pc, #96]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800568c:	4313      	orrs	r3, r2
 800568e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800569a:	d105      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800569c:	4b13      	ldr	r3, [pc, #76]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	4a12      	ldr	r2, [pc, #72]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d015      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80056b4:	4b0d      	ldr	r3, [pc, #52]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c2:	490a      	ldr	r1, [pc, #40]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056d2:	d105      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d4:	4b05      	ldr	r3, [pc, #20]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	4a04      	ldr	r2, [pc, #16]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80056e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3718      	adds	r7, #24
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40021000 	.word	0x40021000

080056f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005700:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005704:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	b29a      	uxth	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr

0800571e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800571e:	b480      	push	{r7}
 8005720:	b085      	sub	sp, #20
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005726:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800572a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	b29b      	uxth	r3, r3
 8005738:	43db      	mvns	r3, r3
 800573a:	b29b      	uxth	r3, r3
 800573c:	4013      	ands	r3, r2
 800573e:	b29a      	uxth	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	1d3b      	adds	r3, r7, #4
 800575e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3714      	adds	r7, #20
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005790:	b480      	push	{r7}
 8005792:	b0a7      	sub	sp, #156	@ 0x9c
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800579a:	2300      	movs	r3, #0
 800579c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80057b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	78db      	ldrb	r3, [r3, #3]
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d81f      	bhi.n	8005802 <USB_ActivateEndpoint+0x72>
 80057c2:	a201      	add	r2, pc, #4	@ (adr r2, 80057c8 <USB_ActivateEndpoint+0x38>)
 80057c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c8:	080057d9 	.word	0x080057d9
 80057cc:	080057f5 	.word	0x080057f5
 80057d0:	0800580b 	.word	0x0800580b
 80057d4:	080057e7 	.word	0x080057e7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80057d8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80057dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057e0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80057e4:	e012      	b.n	800580c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80057e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80057ea:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80057ee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80057f2:	e00b      	b.n	800580c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80057f4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80057f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80057fc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005800:	e004      	b.n	800580c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8005808:	e000      	b.n	800580c <USB_ActivateEndpoint+0x7c>
      break;
 800580a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	441a      	add	r2, r3
 8005816:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800581a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800581e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005822:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800582a:	b29b      	uxth	r3, r3
 800582c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4413      	add	r3, r2
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	b29b      	uxth	r3, r3
 800583c:	b21b      	sxth	r3, r3
 800583e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005846:	b21a      	sxth	r2, r3
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	b21b      	sxth	r3, r3
 800584e:	4313      	orrs	r3, r2
 8005850:	b21b      	sxth	r3, r3
 8005852:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	441a      	add	r2, r3
 8005860:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800586c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005874:	b29b      	uxth	r3, r3
 8005876:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	7b1b      	ldrb	r3, [r3, #12]
 800587c:	2b00      	cmp	r3, #0
 800587e:	f040 8180 	bne.w	8005b82 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	785b      	ldrb	r3, [r3, #1]
 8005886:	2b00      	cmp	r3, #0
 8005888:	f000 8084 	beq.w	8005994 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	61bb      	str	r3, [r7, #24]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005896:	b29b      	uxth	r3, r3
 8005898:	461a      	mov	r2, r3
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	4413      	add	r3, r2
 800589e:	61bb      	str	r3, [r7, #24]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	00da      	lsls	r2, r3, #3
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80058ae:	617b      	str	r3, [r7, #20]
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	88db      	ldrh	r3, [r3, #6]
 80058b4:	085b      	lsrs	r3, r3, #1
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	881b      	ldrh	r3, [r3, #0]
 80058cc:	827b      	strh	r3, [r7, #18]
 80058ce:	8a7b      	ldrh	r3, [r7, #18]
 80058d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d01b      	beq.n	8005910 <USB_ActivateEndpoint+0x180>
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	4413      	add	r3, r2
 80058e2:	881b      	ldrh	r3, [r3, #0]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ee:	823b      	strh	r3, [r7, #16]
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	441a      	add	r2, r3
 80058fa:	8a3b      	ldrh	r3, [r7, #16]
 80058fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005900:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005904:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005908:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800590c:	b29b      	uxth	r3, r3
 800590e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	78db      	ldrb	r3, [r3, #3]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d020      	beq.n	800595a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	4413      	add	r3, r2
 8005922:	881b      	ldrh	r3, [r3, #0]
 8005924:	b29b      	uxth	r3, r3
 8005926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800592a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800592e:	81bb      	strh	r3, [r7, #12]
 8005930:	89bb      	ldrh	r3, [r7, #12]
 8005932:	f083 0320 	eor.w	r3, r3, #32
 8005936:	81bb      	strh	r3, [r7, #12]
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	441a      	add	r2, r3
 8005942:	89bb      	ldrh	r3, [r7, #12]
 8005944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800594c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005954:	b29b      	uxth	r3, r3
 8005956:	8013      	strh	r3, [r2, #0]
 8005958:	e3f9      	b.n	800614e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	b29b      	uxth	r3, r3
 8005968:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800596c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005970:	81fb      	strh	r3, [r7, #14]
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	441a      	add	r2, r3
 800597c:	89fb      	ldrh	r3, [r7, #14]
 800597e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005982:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800598a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800598e:	b29b      	uxth	r3, r3
 8005990:	8013      	strh	r3, [r2, #0]
 8005992:	e3dc      	b.n	800614e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	633b      	str	r3, [r7, #48]	@ 0x30
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800599e:	b29b      	uxth	r3, r3
 80059a0:	461a      	mov	r2, r3
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	4413      	add	r3, r2
 80059a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	00da      	lsls	r2, r3, #3
 80059ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b0:	4413      	add	r3, r2
 80059b2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	88db      	ldrh	r3, [r3, #6]
 80059bc:	085b      	lsrs	r3, r3, #1
 80059be:	b29b      	uxth	r3, r3
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	461a      	mov	r2, r3
 80059d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d8:	4413      	add	r3, r2
 80059da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	00da      	lsls	r2, r3, #3
 80059e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e4:	4413      	add	r3, r2
 80059e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80059ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fa:	801a      	strh	r2, [r3, #0]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <USB_ActivateEndpoint+0x28a>
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a16:	801a      	strh	r2, [r3, #0]
 8005a18:	e041      	b.n	8005a9e <USB_ActivateEndpoint+0x30e>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a20:	d81c      	bhi.n	8005a5c <USB_ActivateEndpoint+0x2cc>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	085b      	lsrs	r3, r3, #1
 8005a28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d004      	beq.n	8005a42 <USB_ActivateEndpoint+0x2b2>
 8005a38:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a44:	881b      	ldrh	r3, [r3, #0]
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	029b      	lsls	r3, r3, #10
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	4313      	orrs	r3, r2
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	801a      	strh	r2, [r3, #0]
 8005a5a:	e020      	b.n	8005a9e <USB_ActivateEndpoint+0x30e>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	095b      	lsrs	r3, r3, #5
 8005a62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	f003 031f 	and.w	r3, r3, #31
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d104      	bne.n	8005a7c <USB_ActivateEndpoint+0x2ec>
 8005a72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a76:	3b01      	subs	r3, #1
 8005a78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7e:	881b      	ldrh	r3, [r3, #0]
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	029b      	lsls	r3, r3, #10
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005aac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d01b      	beq.n	8005aee <USB_ActivateEndpoint+0x35e>
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	4413      	add	r3, r2
 8005ac0:	881b      	ldrh	r3, [r3, #0]
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005acc:	843b      	strh	r3, [r7, #32]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	441a      	add	r2, r3
 8005ad8:	8c3b      	ldrh	r3, [r7, #32]
 8005ada:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ade:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ae2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d124      	bne.n	8005b40 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0c:	83bb      	strh	r3, [r7, #28]
 8005b0e:	8bbb      	ldrh	r3, [r7, #28]
 8005b10:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005b14:	83bb      	strh	r3, [r7, #28]
 8005b16:	8bbb      	ldrh	r3, [r7, #28]
 8005b18:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005b1c:	83bb      	strh	r3, [r7, #28]
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	441a      	add	r2, r3
 8005b28:	8bbb      	ldrh	r3, [r7, #28]
 8005b2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	8013      	strh	r3, [r2, #0]
 8005b3e:	e306      	b.n	800614e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4413      	add	r3, r2
 8005b4a:	881b      	ldrh	r3, [r3, #0]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b56:	83fb      	strh	r3, [r7, #30]
 8005b58:	8bfb      	ldrh	r3, [r7, #30]
 8005b5a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005b5e:	83fb      	strh	r3, [r7, #30]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	441a      	add	r2, r3
 8005b6a:	8bfb      	ldrh	r3, [r7, #30]
 8005b6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	8013      	strh	r3, [r2, #0]
 8005b80:	e2e5      	b.n	800614e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	78db      	ldrb	r3, [r3, #3]
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d11e      	bne.n	8005bc8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	881b      	ldrh	r3, [r3, #0]
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ba0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	781b      	ldrb	r3, [r3, #0]
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	441a      	add	r2, r3
 8005bae:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8005bb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bba:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	8013      	strh	r3, [r2, #0]
 8005bc6:	e01d      	b.n	8005c04 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	4413      	add	r3, r2
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bde:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	441a      	add	r2, r3
 8005bec:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005bf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	461a      	mov	r2, r3
 8005c12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005c14:	4413      	add	r3, r2
 8005c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	00da      	lsls	r2, r3, #3
 8005c1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c26:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	891b      	ldrh	r3, [r3, #8]
 8005c2c:	085b      	lsrs	r3, r3, #1
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c36:	801a      	strh	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	461a      	mov	r2, r3
 8005c46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c48:	4413      	add	r3, r2
 8005c4a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	00da      	lsls	r2, r3, #3
 8005c52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c54:	4413      	add	r3, r2
 8005c56:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	895b      	ldrh	r3, [r3, #10]
 8005c60:	085b      	lsrs	r3, r3, #1
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	005b      	lsls	r3, r3, #1
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c6a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	785b      	ldrb	r3, [r3, #1]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f040 81af 	bne.w	8005fd4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	881b      	ldrh	r3, [r3, #0]
 8005c82:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8005c86:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d01d      	beq.n	8005cce <USB_ActivateEndpoint+0x53e>
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	4413      	add	r3, r2
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ca4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	441a      	add	r2, r3
 8005cb6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8005cba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cc2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	881b      	ldrh	r3, [r3, #0]
 8005cda:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8005cde:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d01d      	beq.n	8005d26 <USB_ActivateEndpoint+0x596>
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4413      	add	r3, r2
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d00:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	441a      	add	r2, r3
 8005d0e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8005d12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d1e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	785b      	ldrb	r3, [r3, #1]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d16b      	bne.n	8005e06 <USB_ActivateEndpoint+0x676>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d3e:	4413      	add	r3, r2
 8005d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	00da      	lsls	r2, r3, #3
 8005d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d54:	881b      	ldrh	r3, [r3, #0]
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d60:	801a      	strh	r2, [r3, #0]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10a      	bne.n	8005d80 <USB_ActivateEndpoint+0x5f0>
 8005d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d6c:	881b      	ldrh	r3, [r3, #0]
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d7c:	801a      	strh	r2, [r3, #0]
 8005d7e:	e05d      	b.n	8005e3c <USB_ActivateEndpoint+0x6ac>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d86:	d81c      	bhi.n	8005dc2 <USB_ActivateEndpoint+0x632>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	085b      	lsrs	r3, r3, #1
 8005d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d004      	beq.n	8005da8 <USB_ActivateEndpoint+0x618>
 8005d9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005da2:	3301      	adds	r3, #1
 8005da4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005da8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	029b      	lsls	r3, r3, #10
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	4313      	orrs	r3, r2
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dbe:	801a      	strh	r2, [r3, #0]
 8005dc0:	e03c      	b.n	8005e3c <USB_ActivateEndpoint+0x6ac>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	095b      	lsrs	r3, r3, #5
 8005dc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f003 031f 	and.w	r3, r3, #31
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d104      	bne.n	8005de2 <USB_ActivateEndpoint+0x652>
 8005dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	029b      	lsls	r3, r3, #10
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	4313      	orrs	r3, r2
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e02:	801a      	strh	r2, [r3, #0]
 8005e04:	e01a      	b.n	8005e3c <USB_ActivateEndpoint+0x6ac>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	785b      	ldrb	r3, [r3, #1]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d116      	bne.n	8005e3c <USB_ActivateEndpoint+0x6ac>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e1e:	4413      	add	r3, r2
 8005e20:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	00da      	lsls	r2, r3, #3
 8005e28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005e30:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e3a:	801a      	strh	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	785b      	ldrb	r3, [r3, #1]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d16b      	bne.n	8005f20 <USB_ActivateEndpoint+0x790>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e58:	4413      	add	r3, r2
 8005e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	00da      	lsls	r2, r3, #3
 8005e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e64:	4413      	add	r3, r2
 8005e66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6e:	881b      	ldrh	r3, [r3, #0]
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e7a:	801a      	strh	r2, [r3, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10a      	bne.n	8005e9a <USB_ActivateEndpoint+0x70a>
 8005e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e86:	881b      	ldrh	r3, [r3, #0]
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e96:	801a      	strh	r2, [r3, #0]
 8005e98:	e05b      	b.n	8005f52 <USB_ActivateEndpoint+0x7c2>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ea0:	d81c      	bhi.n	8005edc <USB_ActivateEndpoint+0x74c>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	085b      	lsrs	r3, r3, #1
 8005ea8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	f003 0301 	and.w	r3, r3, #1
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d004      	beq.n	8005ec2 <USB_ActivateEndpoint+0x732>
 8005eb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec4:	881b      	ldrh	r3, [r3, #0]
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	029b      	lsls	r3, r3, #10
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	b29a      	uxth	r2, r3
 8005ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed8:	801a      	strh	r2, [r3, #0]
 8005eda:	e03a      	b.n	8005f52 <USB_ActivateEndpoint+0x7c2>
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	095b      	lsrs	r3, r3, #5
 8005ee2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	f003 031f 	and.w	r3, r3, #31
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d104      	bne.n	8005efc <USB_ActivateEndpoint+0x76c>
 8005ef2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efe:	881b      	ldrh	r3, [r3, #0]
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	029b      	lsls	r3, r3, #10
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1c:	801a      	strh	r2, [r3, #0]
 8005f1e:	e018      	b.n	8005f52 <USB_ActivateEndpoint+0x7c2>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	785b      	ldrb	r3, [r3, #1]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d114      	bne.n	8005f52 <USB_ActivateEndpoint+0x7c2>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	461a      	mov	r2, r3
 8005f32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f34:	4413      	add	r3, r2
 8005f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	00da      	lsls	r2, r3, #3
 8005f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f40:	4413      	add	r3, r2
 8005f42:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005f46:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f50:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4413      	add	r3, r2
 8005f5c:	881b      	ldrh	r3, [r3, #0]
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f68:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005f6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f6c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005f70:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005f72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f74:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f78:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	441a      	add	r2, r3
 8005f84:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	881b      	ldrh	r3, [r3, #0]
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fb0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	441a      	add	r2, r3
 8005fbc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005fbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	8013      	strh	r3, [r2, #0]
 8005fd2:	e0bc      	b.n	800614e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	881b      	ldrh	r3, [r3, #0]
 8005fe0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8005fe4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d01d      	beq.n	800602c <USB_ActivateEndpoint+0x89c>
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006006:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	441a      	add	r2, r3
 8006014:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006018:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800601c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006020:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006028:	b29b      	uxth	r3, r3
 800602a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4413      	add	r3, r2
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800603c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	2b00      	cmp	r3, #0
 8006046:	d01d      	beq.n	8006084 <USB_ActivateEndpoint+0x8f4>
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	b29b      	uxth	r3, r3
 8006056:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800605a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800605e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	441a      	add	r2, r3
 800606c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006070:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006074:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006078:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800607c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006080:	b29b      	uxth	r3, r3
 8006082:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	78db      	ldrb	r3, [r3, #3]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d024      	beq.n	80060d6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4413      	add	r3, r2
 8006096:	881b      	ldrh	r3, [r3, #0]
 8006098:	b29b      	uxth	r3, r3
 800609a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800609e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060a2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80060a6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80060aa:	f083 0320 	eor.w	r3, r3, #32
 80060ae:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	441a      	add	r2, r3
 80060bc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80060c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	8013      	strh	r3, [r2, #0]
 80060d4:	e01d      	b.n	8006112 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	4413      	add	r3, r2
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060ec:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	441a      	add	r2, r3
 80060fa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80060fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800610a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800610e:	b29b      	uxth	r3, r3
 8006110:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006128:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	441a      	add	r2, r3
 8006136:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800613a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800613e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006142:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800614a:	b29b      	uxth	r3, r3
 800614c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800614e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8006152:	4618      	mov	r0, r3
 8006154:	379c      	adds	r7, #156	@ 0x9c
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop

08006160 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006160:	b480      	push	{r7}
 8006162:	b08d      	sub	sp, #52	@ 0x34
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	7b1b      	ldrb	r3, [r3, #12]
 800616e:	2b00      	cmp	r3, #0
 8006170:	f040 808e 	bne.w	8006290 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	785b      	ldrb	r3, [r3, #1]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d044      	beq.n	8006206 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	81bb      	strh	r3, [r7, #12]
 800618a:	89bb      	ldrh	r3, [r7, #12]
 800618c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006190:	2b00      	cmp	r3, #0
 8006192:	d01b      	beq.n	80061cc <USB_DeactivateEndpoint+0x6c>
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	4413      	add	r3, r2
 800619e:	881b      	ldrh	r3, [r3, #0]
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061aa:	817b      	strh	r3, [r7, #10]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	781b      	ldrb	r3, [r3, #0]
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	441a      	add	r2, r3
 80061b6:	897b      	ldrh	r3, [r7, #10]
 80061b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4413      	add	r3, r2
 80061d6:	881b      	ldrh	r3, [r3, #0]
 80061d8:	b29b      	uxth	r3, r3
 80061da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061e2:	813b      	strh	r3, [r7, #8]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	441a      	add	r2, r3
 80061ee:	893b      	ldrh	r3, [r7, #8]
 80061f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006200:	b29b      	uxth	r3, r3
 8006202:	8013      	strh	r3, [r2, #0]
 8006204:	e192      	b.n	800652c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	781b      	ldrb	r3, [r3, #0]
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	4413      	add	r3, r2
 8006210:	881b      	ldrh	r3, [r3, #0]
 8006212:	827b      	strh	r3, [r7, #18]
 8006214:	8a7b      	ldrh	r3, [r7, #18]
 8006216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d01b      	beq.n	8006256 <USB_DeactivateEndpoint+0xf6>
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4413      	add	r3, r2
 8006228:	881b      	ldrh	r3, [r3, #0]
 800622a:	b29b      	uxth	r3, r3
 800622c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006234:	823b      	strh	r3, [r7, #16]
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	441a      	add	r2, r3
 8006240:	8a3b      	ldrh	r3, [r7, #16]
 8006242:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006246:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800624a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800624e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006252:	b29b      	uxth	r3, r3
 8006254:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	4413      	add	r3, r2
 8006260:	881b      	ldrh	r3, [r3, #0]
 8006262:	b29b      	uxth	r3, r3
 8006264:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006268:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800626c:	81fb      	strh	r3, [r7, #14]
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	441a      	add	r2, r3
 8006278:	89fb      	ldrh	r3, [r7, #14]
 800627a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800627e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006282:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800628a:	b29b      	uxth	r3, r3
 800628c:	8013      	strh	r3, [r2, #0]
 800628e:	e14d      	b.n	800652c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	785b      	ldrb	r3, [r3, #1]
 8006294:	2b00      	cmp	r3, #0
 8006296:	f040 80a5 	bne.w	80063e4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4413      	add	r3, r2
 80062a4:	881b      	ldrh	r3, [r3, #0]
 80062a6:	843b      	strh	r3, [r7, #32]
 80062a8:	8c3b      	ldrh	r3, [r7, #32]
 80062aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d01b      	beq.n	80062ea <USB_DeactivateEndpoint+0x18a>
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	881b      	ldrh	r3, [r3, #0]
 80062be:	b29b      	uxth	r3, r3
 80062c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c8:	83fb      	strh	r3, [r7, #30]
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	441a      	add	r2, r3
 80062d4:	8bfb      	ldrh	r3, [r7, #30]
 80062d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80062e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	4413      	add	r3, r2
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	83bb      	strh	r3, [r7, #28]
 80062f8:	8bbb      	ldrh	r3, [r7, #28]
 80062fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d01b      	beq.n	800633a <USB_DeactivateEndpoint+0x1da>
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	b29b      	uxth	r3, r3
 8006310:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006314:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006318:	837b      	strh	r3, [r7, #26]
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	441a      	add	r2, r3
 8006324:	8b7b      	ldrh	r3, [r7, #26]
 8006326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800632a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800632e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006332:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006336:	b29b      	uxth	r3, r3
 8006338:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	b29b      	uxth	r3, r3
 8006348:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800634c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006350:	833b      	strh	r3, [r7, #24]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	441a      	add	r2, r3
 800635c:	8b3b      	ldrh	r3, [r7, #24]
 800635e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800636a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800636e:	b29b      	uxth	r3, r3
 8006370:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	b29b      	uxth	r3, r3
 8006380:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006388:	82fb      	strh	r3, [r7, #22]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	441a      	add	r2, r3
 8006394:	8afb      	ldrh	r3, [r7, #22]
 8006396:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800639a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800639e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	4413      	add	r3, r2
 80063b4:	881b      	ldrh	r3, [r3, #0]
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c0:	82bb      	strh	r3, [r7, #20]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	441a      	add	r2, r3
 80063cc:	8abb      	ldrh	r3, [r7, #20]
 80063ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063de:	b29b      	uxth	r3, r3
 80063e0:	8013      	strh	r3, [r2, #0]
 80063e2:	e0a3      	b.n	800652c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80063f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80063f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d01b      	beq.n	8006434 <USB_DeactivateEndpoint+0x2d4>
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	b29b      	uxth	r3, r3
 800640a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800640e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006412:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	441a      	add	r2, r3
 800641e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006420:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006424:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006428:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800642c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006430:	b29b      	uxth	r3, r3
 8006432:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	4413      	add	r3, r2
 800643e:	881b      	ldrh	r3, [r3, #0]
 8006440:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006442:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d01b      	beq.n	8006484 <USB_DeactivateEndpoint+0x324>
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	4413      	add	r3, r2
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	b29b      	uxth	r3, r3
 800645a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800645e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006462:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	441a      	add	r2, r3
 800646e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006470:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006474:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800647c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006480:	b29b      	uxth	r3, r3
 8006482:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	881b      	ldrh	r3, [r3, #0]
 8006490:	b29b      	uxth	r3, r3
 8006492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800649a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	441a      	add	r2, r3
 80064a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80064b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	881b      	ldrh	r3, [r3, #0]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	441a      	add	r2, r3
 80064de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80064e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	881b      	ldrh	r3, [r3, #0]
 8006500:	b29b      	uxth	r3, r3
 8006502:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800650a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	441a      	add	r2, r3
 8006516:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800651c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006528:	b29b      	uxth	r3, r3
 800652a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3734      	adds	r7, #52	@ 0x34
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b0ac      	sub	sp, #176	@ 0xb0
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	785b      	ldrb	r3, [r3, #1]
 8006548:	2b01      	cmp	r3, #1
 800654a:	f040 84ca 	bne.w	8006ee2 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	699a      	ldr	r2, [r3, #24]
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	429a      	cmp	r2, r3
 8006558:	d904      	bls.n	8006564 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006562:	e003      	b.n	800656c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	7b1b      	ldrb	r3, [r3, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d122      	bne.n	80065ba <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6959      	ldr	r1, [r3, #20]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	88da      	ldrh	r2, [r3, #6]
 800657c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006580:	b29b      	uxth	r3, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 febd 	bl	8007302 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	613b      	str	r3, [r7, #16]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006592:	b29b      	uxth	r3, r3
 8006594:	461a      	mov	r2, r3
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	4413      	add	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	00da      	lsls	r2, r3, #3
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	4413      	add	r3, r2
 80065a6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	801a      	strh	r2, [r3, #0]
 80065b6:	f000 bc6f 	b.w	8006e98 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	78db      	ldrb	r3, [r3, #3]
 80065be:	2b02      	cmp	r3, #2
 80065c0:	f040 831e 	bne.w	8006c00 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	6a1a      	ldr	r2, [r3, #32]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	f240 82cf 	bls.w	8006b70 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	b29b      	uxth	r3, r3
 80065e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065e8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	441a      	add	r2, r3
 80065f6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80065fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006602:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800660a:	b29b      	uxth	r3, r3
 800660c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	6a1a      	ldr	r2, [r3, #32]
 8006612:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006616:	1ad2      	subs	r2, r2, r3
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	b29b      	uxth	r3, r3
 800662a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 814f 	beq.w	80068d2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	633b      	str	r3, [r7, #48]	@ 0x30
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	785b      	ldrb	r3, [r3, #1]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d16b      	bne.n	8006718 <USB_EPStartXfer+0x1de>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800664a:	b29b      	uxth	r3, r3
 800664c:	461a      	mov	r2, r3
 800664e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006650:	4413      	add	r3, r2
 8006652:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	00da      	lsls	r2, r3, #3
 800665a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665c:	4413      	add	r3, r2
 800665e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006662:	627b      	str	r3, [r7, #36]	@ 0x24
 8006664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	b29b      	uxth	r3, r3
 800666a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800666e:	b29a      	uxth	r2, r3
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	801a      	strh	r2, [r3, #0]
 8006674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10a      	bne.n	8006692 <USB_EPStartXfer+0x158>
 800667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667e:	881b      	ldrh	r3, [r3, #0]
 8006680:	b29b      	uxth	r3, r3
 8006682:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006686:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800668a:	b29a      	uxth	r2, r3
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	801a      	strh	r2, [r3, #0]
 8006690:	e05b      	b.n	800674a <USB_EPStartXfer+0x210>
 8006692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006696:	2b3e      	cmp	r3, #62	@ 0x3e
 8006698:	d81c      	bhi.n	80066d4 <USB_EPStartXfer+0x19a>
 800669a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800669e:	085b      	lsrs	r3, r3, #1
 80066a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d004      	beq.n	80066ba <USB_EPStartXfer+0x180>
 80066b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80066b4:	3301      	adds	r3, #1
 80066b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	881b      	ldrh	r3, [r3, #0]
 80066be:	b29a      	uxth	r2, r3
 80066c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	029b      	lsls	r3, r3, #10
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	4313      	orrs	r3, r2
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	801a      	strh	r2, [r3, #0]
 80066d2:	e03a      	b.n	800674a <USB_EPStartXfer+0x210>
 80066d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066d8:	095b      	lsrs	r3, r3, #5
 80066da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066e2:	f003 031f 	and.w	r3, r3, #31
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d104      	bne.n	80066f4 <USB_EPStartXfer+0x1ba>
 80066ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80066ee:	3b01      	subs	r3, #1
 80066f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f6:	881b      	ldrh	r3, [r3, #0]
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80066fe:	b29b      	uxth	r3, r3
 8006700:	029b      	lsls	r3, r3, #10
 8006702:	b29b      	uxth	r3, r3
 8006704:	4313      	orrs	r3, r2
 8006706:	b29b      	uxth	r3, r3
 8006708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006710:	b29a      	uxth	r2, r3
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	801a      	strh	r2, [r3, #0]
 8006716:	e018      	b.n	800674a <USB_EPStartXfer+0x210>
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	785b      	ldrb	r3, [r3, #1]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d114      	bne.n	800674a <USB_EPStartXfer+0x210>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006726:	b29b      	uxth	r3, r3
 8006728:	461a      	mov	r2, r3
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	4413      	add	r3, r2
 800672e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	00da      	lsls	r2, r3, #3
 8006736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006738:	4413      	add	r3, r2
 800673a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800673e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006744:	b29a      	uxth	r2, r3
 8006746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006748:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	895b      	ldrh	r3, [r3, #10]
 800674e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	6959      	ldr	r1, [r3, #20]
 8006756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800675a:	b29b      	uxth	r3, r3
 800675c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fdce 	bl	8007302 <USB_WritePMA>
            ep->xfer_buff += len;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	695a      	ldr	r2, [r3, #20]
 800676a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800676e:	441a      	add	r2, r3
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	6a1a      	ldr	r2, [r3, #32]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	429a      	cmp	r2, r3
 800677e:	d907      	bls.n	8006790 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	6a1a      	ldr	r2, [r3, #32]
 8006784:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006788:	1ad2      	subs	r2, r2, r3
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	621a      	str	r2, [r3, #32]
 800678e:	e006      	b.n	800679e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	6a1b      	ldr	r3, [r3, #32]
 8006794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	2200      	movs	r2, #0
 800679c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	785b      	ldrb	r3, [r3, #1]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d16b      	bne.n	800687e <USB_EPStartXfer+0x344>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	61bb      	str	r3, [r7, #24]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	461a      	mov	r2, r3
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	4413      	add	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	00da      	lsls	r2, r3, #3
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	4413      	add	r3, r2
 80067c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067c8:	617b      	str	r3, [r7, #20]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	881b      	ldrh	r3, [r3, #0]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	801a      	strh	r2, [r3, #0]
 80067da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10a      	bne.n	80067f8 <USB_EPStartXfer+0x2be>
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	801a      	strh	r2, [r3, #0]
 80067f6:	e05d      	b.n	80068b4 <USB_EPStartXfer+0x37a>
 80067f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80067fe:	d81c      	bhi.n	800683a <USB_EPStartXfer+0x300>
 8006800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006804:	085b      	lsrs	r3, r3, #1
 8006806:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800680a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d004      	beq.n	8006820 <USB_EPStartXfer+0x2e6>
 8006816:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800681a:	3301      	adds	r3, #1
 800681c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	881b      	ldrh	r3, [r3, #0]
 8006824:	b29a      	uxth	r2, r3
 8006826:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800682a:	b29b      	uxth	r3, r3
 800682c:	029b      	lsls	r3, r3, #10
 800682e:	b29b      	uxth	r3, r3
 8006830:	4313      	orrs	r3, r2
 8006832:	b29a      	uxth	r2, r3
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	801a      	strh	r2, [r3, #0]
 8006838:	e03c      	b.n	80068b4 <USB_EPStartXfer+0x37a>
 800683a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006848:	f003 031f 	and.w	r3, r3, #31
 800684c:	2b00      	cmp	r3, #0
 800684e:	d104      	bne.n	800685a <USB_EPStartXfer+0x320>
 8006850:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006854:	3b01      	subs	r3, #1
 8006856:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	b29a      	uxth	r2, r3
 8006860:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006864:	b29b      	uxth	r3, r3
 8006866:	029b      	lsls	r3, r3, #10
 8006868:	b29b      	uxth	r3, r3
 800686a:	4313      	orrs	r3, r2
 800686c:	b29b      	uxth	r3, r3
 800686e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006876:	b29a      	uxth	r2, r3
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	801a      	strh	r2, [r3, #0]
 800687c:	e01a      	b.n	80068b4 <USB_EPStartXfer+0x37a>
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	785b      	ldrb	r3, [r3, #1]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d116      	bne.n	80068b4 <USB_EPStartXfer+0x37a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	623b      	str	r3, [r7, #32]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006890:	b29b      	uxth	r3, r3
 8006892:	461a      	mov	r2, r3
 8006894:	6a3b      	ldr	r3, [r7, #32]
 8006896:	4413      	add	r3, r2
 8006898:	623b      	str	r3, [r7, #32]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	00da      	lsls	r2, r3, #3
 80068a0:	6a3b      	ldr	r3, [r7, #32]
 80068a2:	4413      	add	r3, r2
 80068a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068a8:	61fb      	str	r3, [r7, #28]
 80068aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	891b      	ldrh	r3, [r3, #8]
 80068b8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	6959      	ldr	r1, [r3, #20]
 80068c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fd19 	bl	8007302 <USB_WritePMA>
 80068d0:	e2e2      	b.n	8006e98 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	785b      	ldrb	r3, [r3, #1]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d16b      	bne.n	80069b2 <USB_EPStartXfer+0x478>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068ea:	4413      	add	r3, r2
 80068ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	00da      	lsls	r2, r3, #3
 80068f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068f6:	4413      	add	r3, r2
 80068f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80068fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	b29b      	uxth	r3, r3
 8006904:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006908:	b29a      	uxth	r2, r3
 800690a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800690c:	801a      	strh	r2, [r3, #0]
 800690e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10a      	bne.n	800692c <USB_EPStartXfer+0x3f2>
 8006916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006918:	881b      	ldrh	r3, [r3, #0]
 800691a:	b29b      	uxth	r3, r3
 800691c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006924:	b29a      	uxth	r2, r3
 8006926:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006928:	801a      	strh	r2, [r3, #0]
 800692a:	e05d      	b.n	80069e8 <USB_EPStartXfer+0x4ae>
 800692c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006930:	2b3e      	cmp	r3, #62	@ 0x3e
 8006932:	d81c      	bhi.n	800696e <USB_EPStartXfer+0x434>
 8006934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006938:	085b      	lsrs	r3, r3, #1
 800693a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800693e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d004      	beq.n	8006954 <USB_EPStartXfer+0x41a>
 800694a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800694e:	3301      	adds	r3, #1
 8006950:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006956:	881b      	ldrh	r3, [r3, #0]
 8006958:	b29a      	uxth	r2, r3
 800695a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800695e:	b29b      	uxth	r3, r3
 8006960:	029b      	lsls	r3, r3, #10
 8006962:	b29b      	uxth	r3, r3
 8006964:	4313      	orrs	r3, r2
 8006966:	b29a      	uxth	r2, r3
 8006968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800696a:	801a      	strh	r2, [r3, #0]
 800696c:	e03c      	b.n	80069e8 <USB_EPStartXfer+0x4ae>
 800696e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006972:	095b      	lsrs	r3, r3, #5
 8006974:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800697c:	f003 031f 	and.w	r3, r3, #31
 8006980:	2b00      	cmp	r3, #0
 8006982:	d104      	bne.n	800698e <USB_EPStartXfer+0x454>
 8006984:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006988:	3b01      	subs	r3, #1
 800698a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800698e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	b29a      	uxth	r2, r3
 8006994:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006998:	b29b      	uxth	r3, r3
 800699a:	029b      	lsls	r3, r3, #10
 800699c:	b29b      	uxth	r3, r3
 800699e:	4313      	orrs	r3, r2
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069ae:	801a      	strh	r2, [r3, #0]
 80069b0:	e01a      	b.n	80069e8 <USB_EPStartXfer+0x4ae>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	785b      	ldrb	r3, [r3, #1]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d116      	bne.n	80069e8 <USB_EPStartXfer+0x4ae>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	461a      	mov	r2, r3
 80069c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069ca:	4413      	add	r3, r2
 80069cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	00da      	lsls	r2, r3, #3
 80069d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069d6:	4413      	add	r3, r2
 80069d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069e6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	891b      	ldrh	r3, [r3, #8]
 80069ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	6959      	ldr	r1, [r3, #20]
 80069f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fc7f 	bl	8007302 <USB_WritePMA>
            ep->xfer_buff += len;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	695a      	ldr	r2, [r3, #20]
 8006a08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a0c:	441a      	add	r2, r3
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	6a1a      	ldr	r2, [r3, #32]
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d907      	bls.n	8006a2e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	6a1a      	ldr	r2, [r3, #32]
 8006a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a26:	1ad2      	subs	r2, r2, r3
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	621a      	str	r2, [r3, #32]
 8006a2c:	e006      	b.n	8006a3c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	785b      	ldrb	r3, [r3, #1]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d16b      	bne.n	8006b20 <USB_EPStartXfer+0x5e6>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a58:	4413      	add	r3, r2
 8006a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	00da      	lsls	r2, r3, #3
 8006a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a64:	4413      	add	r3, r2
 8006a66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a6e:	881b      	ldrh	r3, [r3, #0]
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a7a:	801a      	strh	r2, [r3, #0]
 8006a7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <USB_EPStartXfer+0x560>
 8006a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a96:	801a      	strh	r2, [r3, #0]
 8006a98:	e05b      	b.n	8006b52 <USB_EPStartXfer+0x618>
 8006a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006aa0:	d81c      	bhi.n	8006adc <USB_EPStartXfer+0x5a2>
 8006aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006aa6:	085b      	lsrs	r3, r3, #1
 8006aa8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006aac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <USB_EPStartXfer+0x588>
 8006ab8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006abc:	3301      	adds	r3, #1
 8006abe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	029b      	lsls	r3, r3, #10
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad8:	801a      	strh	r2, [r3, #0]
 8006ada:	e03a      	b.n	8006b52 <USB_EPStartXfer+0x618>
 8006adc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ae0:	095b      	lsrs	r3, r3, #5
 8006ae2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006aea:	f003 031f 	and.w	r3, r3, #31
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d104      	bne.n	8006afc <USB_EPStartXfer+0x5c2>
 8006af2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006af6:	3b01      	subs	r3, #1
 8006af8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	029b      	lsls	r3, r3, #10
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b1c:	801a      	strh	r2, [r3, #0]
 8006b1e:	e018      	b.n	8006b52 <USB_EPStartXfer+0x618>
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	785b      	ldrb	r3, [r3, #1]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d114      	bne.n	8006b52 <USB_EPStartXfer+0x618>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	461a      	mov	r2, r3
 8006b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b34:	4413      	add	r3, r2
 8006b36:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	00da      	lsls	r2, r3, #3
 8006b3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b40:	4413      	add	r3, r2
 8006b42:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b50:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	895b      	ldrh	r3, [r3, #10]
 8006b56:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	6959      	ldr	r1, [r3, #20]
 8006b5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 fbca 	bl	8007302 <USB_WritePMA>
 8006b6e:	e193      	b.n	8006e98 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b8e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	441a      	add	r2, r3
 8006b9c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bc4:	4413      	add	r3, r2
 8006bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	00da      	lsls	r2, r3, #3
 8006bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006bd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006be0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	891b      	ldrh	r3, [r3, #8]
 8006be6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	6959      	ldr	r1, [r3, #20]
 8006bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fb82 	bl	8007302 <USB_WritePMA>
 8006bfe:	e14b      	b.n	8006e98 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	6a1a      	ldr	r2, [r3, #32]
 8006c04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c08:	1ad2      	subs	r2, r2, r3
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	881b      	ldrh	r3, [r3, #0]
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 809a 	beq.w	8006d5a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	785b      	ldrb	r3, [r3, #1]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d16b      	bne.n	8006d0a <USB_EPStartXfer+0x7d0>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	461a      	mov	r2, r3
 8006c40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c42:	4413      	add	r3, r2
 8006c44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	00da      	lsls	r2, r3, #3
 8006c4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c4e:	4413      	add	r3, r2
 8006c50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c54:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c64:	801a      	strh	r2, [r3, #0]
 8006c66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10a      	bne.n	8006c84 <USB_EPStartXfer+0x74a>
 8006c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c80:	801a      	strh	r2, [r3, #0]
 8006c82:	e05b      	b.n	8006d3c <USB_EPStartXfer+0x802>
 8006c84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c88:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c8a:	d81c      	bhi.n	8006cc6 <USB_EPStartXfer+0x78c>
 8006c8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c90:	085b      	lsrs	r3, r3, #1
 8006c92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d004      	beq.n	8006cac <USB_EPStartXfer+0x772>
 8006ca2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006cac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cae:	881b      	ldrh	r3, [r3, #0]
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	029b      	lsls	r3, r3, #10
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cc2:	801a      	strh	r2, [r3, #0]
 8006cc4:	e03a      	b.n	8006d3c <USB_EPStartXfer+0x802>
 8006cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cca:	095b      	lsrs	r3, r3, #5
 8006ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006cd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cd4:	f003 031f 	and.w	r3, r3, #31
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d104      	bne.n	8006ce6 <USB_EPStartXfer+0x7ac>
 8006cdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ce6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	029b      	lsls	r3, r3, #10
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d02:	b29a      	uxth	r2, r3
 8006d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d06:	801a      	strh	r2, [r3, #0]
 8006d08:	e018      	b.n	8006d3c <USB_EPStartXfer+0x802>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	785b      	ldrb	r3, [r3, #1]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d114      	bne.n	8006d3c <USB_EPStartXfer+0x802>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d1e:	4413      	add	r3, r2
 8006d20:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	00da      	lsls	r2, r3, #3
 8006d28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d30:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d3a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	895b      	ldrh	r3, [r3, #10]
 8006d40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	6959      	ldr	r1, [r3, #20]
 8006d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fad5 	bl	8007302 <USB_WritePMA>
 8006d58:	e09e      	b.n	8006e98 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	785b      	ldrb	r3, [r3, #1]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d16b      	bne.n	8006e3a <USB_EPStartXfer+0x900>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	461a      	mov	r2, r3
 8006d70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d72:	4413      	add	r3, r2
 8006d74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	00da      	lsls	r2, r3, #3
 8006d7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d7e:	4413      	add	r3, r2
 8006d80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d94:	801a      	strh	r2, [r3, #0]
 8006d96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10a      	bne.n	8006db4 <USB_EPStartXfer+0x87a>
 8006d9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006da0:	881b      	ldrh	r3, [r3, #0]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006da8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006db0:	801a      	strh	r2, [r3, #0]
 8006db2:	e063      	b.n	8006e7c <USB_EPStartXfer+0x942>
 8006db4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006db8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006dba:	d81c      	bhi.n	8006df6 <USB_EPStartXfer+0x8bc>
 8006dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dc0:	085b      	lsrs	r3, r3, #1
 8006dc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d004      	beq.n	8006ddc <USB_EPStartXfer+0x8a2>
 8006dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ddc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dde:	881b      	ldrh	r3, [r3, #0]
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	029b      	lsls	r3, r3, #10
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	4313      	orrs	r3, r2
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006df2:	801a      	strh	r2, [r3, #0]
 8006df4:	e042      	b.n	8006e7c <USB_EPStartXfer+0x942>
 8006df6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dfa:	095b      	lsrs	r3, r3, #5
 8006dfc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e04:	f003 031f 	and.w	r3, r3, #31
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d104      	bne.n	8006e16 <USB_EPStartXfer+0x8dc>
 8006e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e10:	3b01      	subs	r3, #1
 8006e12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	029b      	lsls	r3, r3, #10
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	4313      	orrs	r3, r2
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e36:	801a      	strh	r2, [r3, #0]
 8006e38:	e020      	b.n	8006e7c <USB_EPStartXfer+0x942>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	785b      	ldrb	r3, [r3, #1]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d11c      	bne.n	8006e7c <USB_EPStartXfer+0x942>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	461a      	mov	r2, r3
 8006e52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e56:	4413      	add	r3, r2
 8006e58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	00da      	lsls	r2, r3, #3
 8006e62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e66:	4413      	add	r3, r2
 8006e68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e7a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	891b      	ldrh	r3, [r3, #8]
 8006e80:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	6959      	ldr	r1, [r3, #20]
 8006e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fa35 	bl	8007302 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	881b      	ldrh	r3, [r3, #0]
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eae:	817b      	strh	r3, [r7, #10]
 8006eb0:	897b      	ldrh	r3, [r7, #10]
 8006eb2:	f083 0310 	eor.w	r3, r3, #16
 8006eb6:	817b      	strh	r3, [r7, #10]
 8006eb8:	897b      	ldrh	r3, [r7, #10]
 8006eba:	f083 0320 	eor.w	r3, r3, #32
 8006ebe:	817b      	strh	r3, [r7, #10]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	441a      	add	r2, r3
 8006eca:	897b      	ldrh	r3, [r7, #10]
 8006ecc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ed0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ed4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	8013      	strh	r3, [r2, #0]
 8006ee0:	e0d5      	b.n	800708e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	7b1b      	ldrb	r3, [r3, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d156      	bne.n	8006f98 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d122      	bne.n	8006f38 <USB_EPStartXfer+0x9fe>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	78db      	ldrb	r3, [r3, #3]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d11e      	bne.n	8006f38 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	4413      	add	r3, r2
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f10:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	441a      	add	r2, r3
 8006f1e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006f22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f2a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	8013      	strh	r3, [r2, #0]
 8006f36:	e01d      	b.n	8006f74 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	881b      	ldrh	r3, [r3, #0]
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f4e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	441a      	add	r2, r3
 8006f5c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8006f60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	699a      	ldr	r2, [r3, #24]
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d907      	bls.n	8006f90 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	699a      	ldr	r2, [r3, #24]
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	1ad2      	subs	r2, r2, r3
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	619a      	str	r2, [r3, #24]
 8006f8e:	e054      	b.n	800703a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2200      	movs	r2, #0
 8006f94:	619a      	str	r2, [r3, #24]
 8006f96:	e050      	b.n	800703a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	78db      	ldrb	r3, [r3, #3]
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d142      	bne.n	8007026 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	69db      	ldr	r3, [r3, #28]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d048      	beq.n	800703a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	4413      	add	r3, r2
 8006fb2:	881b      	ldrh	r3, [r3, #0]
 8006fb4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006fb8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006fbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <USB_EPStartXfer+0xa96>
 8006fc4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d10b      	bne.n	8006fe8 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006fd0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006fd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d12e      	bne.n	800703a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006fdc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d128      	bne.n	800703a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	881b      	ldrh	r3, [r3, #0]
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ffe:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	441a      	add	r2, r3
 800700c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8007010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007018:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800701c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007020:	b29b      	uxth	r3, r3
 8007022:	8013      	strh	r3, [r2, #0]
 8007024:	e009      	b.n	800703a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	78db      	ldrb	r3, [r3, #3]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d103      	bne.n	8007036 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	2200      	movs	r2, #0
 8007032:	619a      	str	r2, [r3, #24]
 8007034:	e001      	b.n	800703a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e02a      	b.n	8007090 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	4413      	add	r3, r2
 8007044:	881b      	ldrh	r3, [r3, #0]
 8007046:	b29b      	uxth	r3, r3
 8007048:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800704c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007050:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007054:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007058:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800705c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007060:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007064:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007068:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	441a      	add	r2, r3
 8007076:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800707a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800707e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708a:	b29b      	uxth	r3, r3
 800708c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	37b0      	adds	r7, #176	@ 0xb0
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	785b      	ldrb	r3, [r3, #1]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d020      	beq.n	80070ec <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4413      	add	r3, r2
 80070b4:	881b      	ldrh	r3, [r3, #0]
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070c0:	81bb      	strh	r3, [r7, #12]
 80070c2:	89bb      	ldrh	r3, [r7, #12]
 80070c4:	f083 0310 	eor.w	r3, r3, #16
 80070c8:	81bb      	strh	r3, [r7, #12]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	441a      	add	r2, r3
 80070d4:	89bb      	ldrh	r3, [r7, #12]
 80070d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	8013      	strh	r3, [r2, #0]
 80070ea:	e01f      	b.n	800712c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	781b      	ldrb	r3, [r3, #0]
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	4413      	add	r3, r2
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007102:	81fb      	strh	r3, [r7, #14]
 8007104:	89fb      	ldrh	r3, [r7, #14]
 8007106:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800710a:	81fb      	strh	r3, [r7, #14]
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	441a      	add	r2, r3
 8007116:	89fb      	ldrh	r3, [r7, #14]
 8007118:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800711c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007120:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007128:	b29b      	uxth	r3, r3
 800712a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr

0800713a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800713a:	b480      	push	{r7}
 800713c:	b087      	sub	sp, #28
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	785b      	ldrb	r3, [r3, #1]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d04c      	beq.n	80071e6 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	881b      	ldrh	r3, [r3, #0]
 8007158:	823b      	strh	r3, [r7, #16]
 800715a:	8a3b      	ldrh	r3, [r7, #16]
 800715c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007160:	2b00      	cmp	r3, #0
 8007162:	d01b      	beq.n	800719c <USB_EPClearStall+0x62>
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4413      	add	r3, r2
 800716e:	881b      	ldrh	r3, [r3, #0]
 8007170:	b29b      	uxth	r3, r3
 8007172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717a:	81fb      	strh	r3, [r7, #14]
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	441a      	add	r2, r3
 8007186:	89fb      	ldrh	r3, [r7, #14]
 8007188:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800718c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007190:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007194:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007198:	b29b      	uxth	r3, r3
 800719a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	78db      	ldrb	r3, [r3, #3]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d06c      	beq.n	800727e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4413      	add	r3, r2
 80071ae:	881b      	ldrh	r3, [r3, #0]
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071ba:	81bb      	strh	r3, [r7, #12]
 80071bc:	89bb      	ldrh	r3, [r7, #12]
 80071be:	f083 0320 	eor.w	r3, r3, #32
 80071c2:	81bb      	strh	r3, [r7, #12]
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	441a      	add	r2, r3
 80071ce:	89bb      	ldrh	r3, [r7, #12]
 80071d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	8013      	strh	r3, [r2, #0]
 80071e4:	e04b      	b.n	800727e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	82fb      	strh	r3, [r7, #22]
 80071f4:	8afb      	ldrh	r3, [r7, #22]
 80071f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d01b      	beq.n	8007236 <USB_EPClearStall+0xfc>
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	b29b      	uxth	r3, r3
 800720c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007214:	82bb      	strh	r3, [r7, #20]
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	441a      	add	r2, r3
 8007220:	8abb      	ldrh	r3, [r7, #20]
 8007222:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007226:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800722e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007232:	b29b      	uxth	r3, r3
 8007234:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	4413      	add	r3, r2
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007248:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800724c:	827b      	strh	r3, [r7, #18]
 800724e:	8a7b      	ldrh	r3, [r7, #18]
 8007250:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007254:	827b      	strh	r3, [r7, #18]
 8007256:	8a7b      	ldrh	r3, [r7, #18]
 8007258:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800725c:	827b      	strh	r3, [r7, #18]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	441a      	add	r2, r3
 8007268:	8a7b      	ldrh	r3, [r7, #18]
 800726a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800726e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800727a:	b29b      	uxth	r3, r3
 800727c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	371c      	adds	r7, #28
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	460b      	mov	r3, r1
 8007296:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d103      	bne.n	80072a6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2280      	movs	r2, #128	@ 0x80
 80072a2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b085      	sub	sp, #20
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80072f4:	68fb      	ldr	r3, [r7, #12]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007302:	b480      	push	{r7}
 8007304:	b08b      	sub	sp, #44	@ 0x2c
 8007306:	af00      	add	r7, sp, #0
 8007308:	60f8      	str	r0, [r7, #12]
 800730a:	60b9      	str	r1, [r7, #8]
 800730c:	4611      	mov	r1, r2
 800730e:	461a      	mov	r2, r3
 8007310:	460b      	mov	r3, r1
 8007312:	80fb      	strh	r3, [r7, #6]
 8007314:	4613      	mov	r3, r2
 8007316:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007318:	88bb      	ldrh	r3, [r7, #4]
 800731a:	3301      	adds	r3, #1
 800731c:	085b      	lsrs	r3, r3, #1
 800731e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007328:	88fa      	ldrh	r2, [r7, #6]
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	4413      	add	r3, r2
 800732e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007332:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	627b      	str	r3, [r7, #36]	@ 0x24
 8007338:	e01c      	b.n	8007374 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	3301      	adds	r3, #1
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	b21b      	sxth	r3, r3
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	b21a      	sxth	r2, r3
 800734c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007350:	4313      	orrs	r3, r2
 8007352:	b21b      	sxth	r3, r3
 8007354:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007356:	6a3b      	ldr	r3, [r7, #32]
 8007358:	8a7a      	ldrh	r2, [r7, #18]
 800735a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800735c:	6a3b      	ldr	r3, [r7, #32]
 800735e:	3302      	adds	r3, #2
 8007360:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	3301      	adds	r3, #1
 8007366:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	3301      	adds	r3, #1
 800736c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	3b01      	subs	r3, #1
 8007372:	627b      	str	r3, [r7, #36]	@ 0x24
 8007374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1df      	bne.n	800733a <USB_WritePMA+0x38>
  }
}
 800737a:	bf00      	nop
 800737c:	bf00      	nop
 800737e:	372c      	adds	r7, #44	@ 0x2c
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007388:	b480      	push	{r7}
 800738a:	b08b      	sub	sp, #44	@ 0x2c
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	4611      	mov	r1, r2
 8007394:	461a      	mov	r2, r3
 8007396:	460b      	mov	r3, r1
 8007398:	80fb      	strh	r3, [r7, #6]
 800739a:	4613      	mov	r3, r2
 800739c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800739e:	88bb      	ldrh	r3, [r7, #4]
 80073a0:	085b      	lsrs	r3, r3, #1
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80073ae:	88fa      	ldrh	r2, [r7, #6]
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	4413      	add	r3, r2
 80073b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073b8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80073be:	e018      	b.n	80073f2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	881b      	ldrh	r3, [r3, #0]
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80073c8:	6a3b      	ldr	r3, [r7, #32]
 80073ca:	3302      	adds	r3, #2
 80073cc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	b2da      	uxtb	r2, r3
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	3301      	adds	r3, #1
 80073da:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	0a1b      	lsrs	r3, r3, #8
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	3301      	adds	r3, #1
 80073ea:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80073ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ee:	3b01      	subs	r3, #1
 80073f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80073f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e3      	bne.n	80073c0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80073f8:	88bb      	ldrh	r3, [r7, #4]
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d007      	beq.n	8007414 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	881b      	ldrh	r3, [r3, #0]
 8007408:	b29b      	uxth	r3, r3
 800740a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	b2da      	uxtb	r2, r3
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	701a      	strb	r2, [r3, #0]
  }
}
 8007414:	bf00      	nop
 8007416:	372c      	adds	r7, #44	@ 0x2c
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800742c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007430:	f002 f8fc 	bl	800962c <USBD_static_malloc>
 8007434:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d105      	bne.n	8007448 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8007444:	2302      	movs	r3, #2
 8007446:	e066      	b.n	8007516 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	7c1b      	ldrb	r3, [r3, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d119      	bne.n	800748c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007458:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800745c:	2202      	movs	r2, #2
 800745e:	2181      	movs	r1, #129	@ 0x81
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f001 ff8a 	bl	800937a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2201      	movs	r2, #1
 800746a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800746c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007470:	2202      	movs	r2, #2
 8007472:	2101      	movs	r1, #1
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f001 ff80 	bl	800937a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2210      	movs	r2, #16
 8007486:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800748a:	e016      	b.n	80074ba <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800748c:	2340      	movs	r3, #64	@ 0x40
 800748e:	2202      	movs	r2, #2
 8007490:	2181      	movs	r1, #129	@ 0x81
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f001 ff71 	bl	800937a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800749e:	2340      	movs	r3, #64	@ 0x40
 80074a0:	2202      	movs	r2, #2
 80074a2:	2101      	movs	r1, #1
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f001 ff68 	bl	800937a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2210      	movs	r2, #16
 80074b6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80074ba:	2308      	movs	r3, #8
 80074bc:	2203      	movs	r2, #3
 80074be:	2182      	movs	r1, #130	@ 0x82
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f001 ff5a 	bl	800937a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	7c1b      	ldrb	r3, [r3, #16]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d109      	bne.n	8007504 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80074f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074fa:	2101      	movs	r1, #1
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f002 f82b 	bl	8009558 <USBD_LL_PrepareReceive>
 8007502:	e007      	b.n	8007514 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800750a:	2340      	movs	r3, #64	@ 0x40
 800750c:	2101      	movs	r1, #1
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f002 f822 	bl	8009558 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b082      	sub	sp, #8
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	460b      	mov	r3, r1
 8007528:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800752a:	2181      	movs	r1, #129	@ 0x81
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f001 ff4a 	bl	80093c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007538:	2101      	movs	r1, #1
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f001 ff43 	bl	80093c6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007548:	2182      	movs	r1, #130	@ 0x82
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f001 ff3b 	bl	80093c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00e      	beq.n	8007588 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800757a:	4618      	mov	r0, r3
 800757c:	f002 f864 	bl	8009648 <USBD_static_free>
    pdev->pClassData = NULL;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80075a4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80075a6:	2300      	movs	r3, #0
 80075a8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80075ae:	2300      	movs	r3, #0
 80075b0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e0af      	b.n	800771c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d03f      	beq.n	8007648 <USBD_CDC_Setup+0xb4>
 80075c8:	2b20      	cmp	r3, #32
 80075ca:	f040 809f 	bne.w	800770c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	88db      	ldrh	r3, [r3, #6]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d02e      	beq.n	8007634 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	b25b      	sxtb	r3, r3
 80075dc:	2b00      	cmp	r3, #0
 80075de:	da16      	bge.n	800760e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80075ec:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	88d2      	ldrh	r2, [r2, #6]
 80075f2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	88db      	ldrh	r3, [r3, #6]
 80075f8:	2b07      	cmp	r3, #7
 80075fa:	bf28      	it	cs
 80075fc:	2307      	movcs	r3, #7
 80075fe:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	89fa      	ldrh	r2, [r7, #14]
 8007604:	4619      	mov	r1, r3
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f001 facf 	bl	8008baa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800760c:	e085      	b.n	800771a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	785a      	ldrb	r2, [r3, #1]
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	88db      	ldrh	r3, [r3, #6]
 800761c:	b2da      	uxtb	r2, r3
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007624:	6939      	ldr	r1, [r7, #16]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	88db      	ldrh	r3, [r3, #6]
 800762a:	461a      	mov	r2, r3
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f001 fae8 	bl	8008c02 <USBD_CtlPrepareRx>
      break;
 8007632:	e072      	b.n	800771a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	7850      	ldrb	r0, [r2, #1]
 8007640:	2200      	movs	r2, #0
 8007642:	6839      	ldr	r1, [r7, #0]
 8007644:	4798      	blx	r3
      break;
 8007646:	e068      	b.n	800771a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	785b      	ldrb	r3, [r3, #1]
 800764c:	2b0b      	cmp	r3, #11
 800764e:	d852      	bhi.n	80076f6 <USBD_CDC_Setup+0x162>
 8007650:	a201      	add	r2, pc, #4	@ (adr r2, 8007658 <USBD_CDC_Setup+0xc4>)
 8007652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007656:	bf00      	nop
 8007658:	08007689 	.word	0x08007689
 800765c:	08007705 	.word	0x08007705
 8007660:	080076f7 	.word	0x080076f7
 8007664:	080076f7 	.word	0x080076f7
 8007668:	080076f7 	.word	0x080076f7
 800766c:	080076f7 	.word	0x080076f7
 8007670:	080076f7 	.word	0x080076f7
 8007674:	080076f7 	.word	0x080076f7
 8007678:	080076f7 	.word	0x080076f7
 800767c:	080076f7 	.word	0x080076f7
 8007680:	080076b3 	.word	0x080076b3
 8007684:	080076dd 	.word	0x080076dd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b03      	cmp	r3, #3
 8007692:	d107      	bne.n	80076a4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007694:	f107 030a 	add.w	r3, r7, #10
 8007698:	2202      	movs	r2, #2
 800769a:	4619      	mov	r1, r3
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f001 fa84 	bl	8008baa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80076a2:	e032      	b.n	800770a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f001 fa0e 	bl	8008ac8 <USBD_CtlError>
            ret = USBD_FAIL;
 80076ac:	2303      	movs	r3, #3
 80076ae:	75fb      	strb	r3, [r7, #23]
          break;
 80076b0:	e02b      	b.n	800770a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b03      	cmp	r3, #3
 80076bc:	d107      	bne.n	80076ce <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80076be:	f107 030d 	add.w	r3, r7, #13
 80076c2:	2201      	movs	r2, #1
 80076c4:	4619      	mov	r1, r3
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f001 fa6f 	bl	8008baa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80076cc:	e01d      	b.n	800770a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f001 f9f9 	bl	8008ac8 <USBD_CtlError>
            ret = USBD_FAIL;
 80076d6:	2303      	movs	r3, #3
 80076d8:	75fb      	strb	r3, [r7, #23]
          break;
 80076da:	e016      	b.n	800770a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	2b03      	cmp	r3, #3
 80076e6:	d00f      	beq.n	8007708 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80076e8:	6839      	ldr	r1, [r7, #0]
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f001 f9ec 	bl	8008ac8 <USBD_CtlError>
            ret = USBD_FAIL;
 80076f0:	2303      	movs	r3, #3
 80076f2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80076f4:	e008      	b.n	8007708 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80076f6:	6839      	ldr	r1, [r7, #0]
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f001 f9e5 	bl	8008ac8 <USBD_CtlError>
          ret = USBD_FAIL;
 80076fe:	2303      	movs	r3, #3
 8007700:	75fb      	strb	r3, [r7, #23]
          break;
 8007702:	e002      	b.n	800770a <USBD_CDC_Setup+0x176>
          break;
 8007704:	bf00      	nop
 8007706:	e008      	b.n	800771a <USBD_CDC_Setup+0x186>
          break;
 8007708:	bf00      	nop
      }
      break;
 800770a:	e006      	b.n	800771a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800770c:	6839      	ldr	r1, [r7, #0]
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f001 f9da 	bl	8008ac8 <USBD_CtlError>
      ret = USBD_FAIL;
 8007714:	2303      	movs	r3, #3
 8007716:	75fb      	strb	r3, [r7, #23]
      break;
 8007718:	bf00      	nop
  }

  return (uint8_t)ret;
 800771a:	7dfb      	ldrb	r3, [r7, #23]
}
 800771c:	4618      	mov	r0, r3
 800771e:	3718      	adds	r7, #24
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007736:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800773e:	2b00      	cmp	r3, #0
 8007740:	d101      	bne.n	8007746 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007742:	2303      	movs	r3, #3
 8007744:	e04f      	b.n	80077e6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800774c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800774e:	78fa      	ldrb	r2, [r7, #3]
 8007750:	6879      	ldr	r1, [r7, #4]
 8007752:	4613      	mov	r3, r2
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	4413      	add	r3, r2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	440b      	add	r3, r1
 800775c:	3318      	adds	r3, #24
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d029      	beq.n	80077b8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007764:	78fa      	ldrb	r2, [r7, #3]
 8007766:	6879      	ldr	r1, [r7, #4]
 8007768:	4613      	mov	r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	440b      	add	r3, r1
 8007772:	3318      	adds	r3, #24
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	78f9      	ldrb	r1, [r7, #3]
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	460b      	mov	r3, r1
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	440b      	add	r3, r1
 8007780:	00db      	lsls	r3, r3, #3
 8007782:	4403      	add	r3, r0
 8007784:	3320      	adds	r3, #32
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	fbb2 f1f3 	udiv	r1, r2, r3
 800778c:	fb01 f303 	mul.w	r3, r1, r3
 8007790:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007792:	2b00      	cmp	r3, #0
 8007794:	d110      	bne.n	80077b8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007796:	78fa      	ldrb	r2, [r7, #3]
 8007798:	6879      	ldr	r1, [r7, #4]
 800779a:	4613      	mov	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	4413      	add	r3, r2
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	440b      	add	r3, r1
 80077a4:	3318      	adds	r3, #24
 80077a6:	2200      	movs	r2, #0
 80077a8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80077aa:	78f9      	ldrb	r1, [r7, #3]
 80077ac:	2300      	movs	r3, #0
 80077ae:	2200      	movs	r2, #0
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f001 feb0 	bl	8009516 <USBD_LL_Transmit>
 80077b6:	e015      	b.n	80077e4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00b      	beq.n	80077e4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80077e0:	78fa      	ldrb	r2, [r7, #3]
 80077e2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
 80077f6:	460b      	mov	r3, r1
 80077f8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007800:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007808:	2b00      	cmp	r3, #0
 800780a:	d101      	bne.n	8007810 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800780c:	2303      	movs	r3, #3
 800780e:	e015      	b.n	800783c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007810:	78fb      	ldrb	r3, [r7, #3]
 8007812:	4619      	mov	r1, r3
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f001 fec0 	bl	800959a <USBD_LL_GetRxDataSize>
 800781a:	4602      	mov	r2, r0
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007836:	4611      	mov	r1, r2
 8007838:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007852:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800785a:	2303      	movs	r3, #3
 800785c:	e01a      	b.n	8007894 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d014      	beq.n	8007892 <USBD_CDC_EP0_RxReady+0x4e>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800786e:	2bff      	cmp	r3, #255	@ 0xff
 8007870:	d00f      	beq.n	8007892 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8007880:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007888:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	22ff      	movs	r2, #255	@ 0xff
 800788e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3710      	adds	r7, #16
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2243      	movs	r2, #67	@ 0x43
 80078a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80078aa:	4b03      	ldr	r3, [pc, #12]	@ (80078b8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr
 80078b8:	20000094 	.word	0x20000094

080078bc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2243      	movs	r2, #67	@ 0x43
 80078c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80078ca:	4b03      	ldr	r3, [pc, #12]	@ (80078d8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr
 80078d8:	20000050 	.word	0x20000050

080078dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2243      	movs	r2, #67	@ 0x43
 80078e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80078ea:	4b03      	ldr	r3, [pc, #12]	@ (80078f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	200000d8 	.word	0x200000d8

080078fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	220a      	movs	r2, #10
 8007908:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800790a:	4b03      	ldr	r3, [pc, #12]	@ (8007918 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800790c:	4618      	mov	r0, r3
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	2000000c 	.word	0x2000000c

0800791c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d101      	bne.n	8007930 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800792c:	2303      	movs	r3, #3
 800792e:	e004      	b.n	800793a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	370c      	adds	r7, #12
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007946:	b480      	push	{r7}
 8007948:	b087      	sub	sp, #28
 800794a:	af00      	add	r7, sp, #0
 800794c:	60f8      	str	r0, [r7, #12]
 800794e:	60b9      	str	r1, [r7, #8]
 8007950:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007958:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d101      	bne.n	8007964 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007960:	2303      	movs	r3, #3
 8007962:	e008      	b.n	8007976 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007982:	b480      	push	{r7}
 8007984:	b085      	sub	sp, #20
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007992:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d101      	bne.n	800799e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800799a:	2303      	movs	r3, #3
 800799c:	e004      	b.n	80079a8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80079a6:	2300      	movs	r3, #0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079c2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80079c4:	2301      	movs	r3, #1
 80079c6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e01a      	b.n	8007a0c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d114      	bne.n	8007a0a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80079fe:	2181      	movs	r1, #129	@ 0x81
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f001 fd88 	bl	8009516 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a22:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e016      	b.n	8007a60 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	7c1b      	ldrb	r3, [r3, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d109      	bne.n	8007a4e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a44:	2101      	movs	r1, #1
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f001 fd86 	bl	8009558 <USBD_LL_PrepareReceive>
 8007a4c:	e007      	b.n	8007a5e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a54:	2340      	movs	r3, #64	@ 0x40
 8007a56:	2101      	movs	r1, #1
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f001 fd7d 	bl	8009558 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	4613      	mov	r3, r2
 8007a74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d101      	bne.n	8007a80 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	e01f      	b.n	8007ac0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	79fa      	ldrb	r2, [r7, #7]
 8007ab2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f001 fbe5 	bl	8009284 <USBD_LL_Init>
 8007aba:	4603      	mov	r3, r0
 8007abc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3718      	adds	r7, #24
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d101      	bne.n	8007ae0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e016      	b.n	8007b0e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00b      	beq.n	8007b0c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afc:	f107 020e 	add.w	r2, r7, #14
 8007b00:	4610      	mov	r0, r2
 8007b02:	4798      	blx	r3
 8007b04:	4602      	mov	r2, r0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b082      	sub	sp, #8
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f001 fc10 	bl	8009344 <USBD_LL_Start>
 8007b24:	4603      	mov	r3, r0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3708      	adds	r7, #8
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007b2e:	b480      	push	{r7}
 8007b30:	b083      	sub	sp, #12
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007b50:	2303      	movs	r3, #3
 8007b52:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d009      	beq.n	8007b72 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	78fa      	ldrb	r2, [r7, #3]
 8007b68:	4611      	mov	r1, r2
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	4798      	blx	r3
 8007b6e:	4603      	mov	r3, r0
 8007b70:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d007      	beq.n	8007ba2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	78fa      	ldrb	r2, [r7, #3]
 8007b9c:	4611      	mov	r1, r2
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	4798      	blx	r3
  }

  return USBD_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3708      	adds	r7, #8
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f000 ff48 	bl	8008a54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007be0:	f003 031f 	and.w	r3, r3, #31
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d01a      	beq.n	8007c1e <USBD_LL_SetupStage+0x72>
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d822      	bhi.n	8007c32 <USBD_LL_SetupStage+0x86>
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d002      	beq.n	8007bf6 <USBD_LL_SetupStage+0x4a>
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d00a      	beq.n	8007c0a <USBD_LL_SetupStage+0x5e>
 8007bf4:	e01d      	b.n	8007c32 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 f9f0 	bl	8007fe4 <USBD_StdDevReq>
 8007c04:	4603      	mov	r3, r0
 8007c06:	73fb      	strb	r3, [r7, #15]
      break;
 8007c08:	e020      	b.n	8007c4c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 fa54 	bl	80080c0 <USBD_StdItfReq>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c1c:	e016      	b.n	8007c4c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c24:	4619      	mov	r1, r3
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fa93 	bl	8008152 <USBD_StdEPReq>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8007c30:	e00c      	b.n	8007c4c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c38:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	4619      	mov	r1, r3
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f001 fbdf 	bl	8009404 <USBD_LL_StallEP>
 8007c46:	4603      	mov	r3, r0
 8007c48:	73fb      	strb	r3, [r7, #15]
      break;
 8007c4a:	bf00      	nop
  }

  return ret;
 8007c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3710      	adds	r7, #16
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}

08007c56 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b086      	sub	sp, #24
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	60f8      	str	r0, [r7, #12]
 8007c5e:	460b      	mov	r3, r1
 8007c60:	607a      	str	r2, [r7, #4]
 8007c62:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007c64:	7afb      	ldrb	r3, [r7, #11]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d138      	bne.n	8007cdc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007c70:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c78:	2b03      	cmp	r3, #3
 8007c7a:	d14a      	bne.n	8007d12 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d913      	bls.n	8007cb0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	689a      	ldr	r2, [r3, #8]
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	1ad2      	subs	r2, r2, r3
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	bf28      	it	cs
 8007ca2:	4613      	movcs	r3, r2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	6879      	ldr	r1, [r7, #4]
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 ffc7 	bl	8008c3c <USBD_CtlContinueRx>
 8007cae:	e030      	b.n	8007d12 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	2b03      	cmp	r3, #3
 8007cba:	d10b      	bne.n	8007cd4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d005      	beq.n	8007cd4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 ffc2 	bl	8008c5e <USBD_CtlSendStatus>
 8007cda:	e01a      	b.n	8007d12 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	2b03      	cmp	r3, #3
 8007ce6:	d114      	bne.n	8007d12 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00e      	beq.n	8007d12 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	7afa      	ldrb	r2, [r7, #11]
 8007cfe:	4611      	mov	r1, r2
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	4798      	blx	r3
 8007d04:	4603      	mov	r3, r0
 8007d06:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007d08:	7dfb      	ldrb	r3, [r7, #23]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007d0e:	7dfb      	ldrb	r3, [r7, #23]
 8007d10:	e000      	b.n	8007d14 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3718      	adds	r7, #24
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b086      	sub	sp, #24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	460b      	mov	r3, r1
 8007d26:	607a      	str	r2, [r7, #4]
 8007d28:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007d2a:	7afb      	ldrb	r3, [r7, #11]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d16b      	bne.n	8007e08 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	3314      	adds	r3, #20
 8007d34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d156      	bne.n	8007dee <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	689a      	ldr	r2, [r3, #8]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d914      	bls.n	8007d76 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	689a      	ldr	r2, [r3, #8]
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	1ad2      	subs	r2, r2, r3
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	6879      	ldr	r1, [r7, #4]
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f000 ff3c 	bl	8008be0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d68:	2300      	movs	r3, #0
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f001 fbf2 	bl	8009558 <USBD_LL_PrepareReceive>
 8007d74:	e03b      	b.n	8007dee <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d11c      	bne.n	8007dbc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	685a      	ldr	r2, [r3, #4]
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d316      	bcc.n	8007dbc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d20f      	bcs.n	8007dbc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	2100      	movs	r1, #0
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 ff1d 	bl	8008be0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dae:	2300      	movs	r3, #0
 8007db0:	2200      	movs	r2, #0
 8007db2:	2100      	movs	r1, #0
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f001 fbcf 	bl	8009558 <USBD_LL_PrepareReceive>
 8007dba:	e018      	b.n	8007dee <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b03      	cmp	r3, #3
 8007dc6:	d10b      	bne.n	8007de0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007de0:	2180      	movs	r1, #128	@ 0x80
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f001 fb0e 	bl	8009404 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 ff4b 	bl	8008c84 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d122      	bne.n	8007e3e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f7ff fe98 	bl	8007b2e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007e06:	e01a      	b.n	8007e3e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	2b03      	cmp	r3, #3
 8007e12:	d114      	bne.n	8007e3e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e1a:	695b      	ldr	r3, [r3, #20]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00e      	beq.n	8007e3e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	7afa      	ldrb	r2, [r7, #11]
 8007e2a:	4611      	mov	r1, r2
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	4798      	blx	r3
 8007e30:	4603      	mov	r3, r0
 8007e32:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d001      	beq.n	8007e3e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8007e3a:	7dfb      	ldrb	r3, [r7, #23]
 8007e3c:	e000      	b.n	8007e40 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3718      	adds	r7, #24
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d101      	bne.n	8007e7c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e02f      	b.n	8007edc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00f      	beq.n	8007ea6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d009      	beq.n	8007ea6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	6852      	ldr	r2, [r2, #4]
 8007e9e:	b2d2      	uxtb	r2, r2
 8007ea0:	4611      	mov	r1, r2
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ea6:	2340      	movs	r3, #64	@ 0x40
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	2100      	movs	r1, #0
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 fa64 	bl	800937a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2240      	movs	r2, #64	@ 0x40
 8007ebe:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ec2:	2340      	movs	r3, #64	@ 0x40
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2180      	movs	r1, #128	@ 0x80
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f001 fa56 	bl	800937a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2240      	movs	r2, #64	@ 0x40
 8007ed8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3708      	adds	r7, #8
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	460b      	mov	r3, r1
 8007eee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	78fa      	ldrb	r2, [r7, #3]
 8007ef4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f12:	b2da      	uxtb	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2204      	movs	r2, #4
 8007f1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	2b04      	cmp	r3, #4
 8007f42:	d106      	bne.n	8007f52 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007f72:	2303      	movs	r3, #3
 8007f74:	e012      	b.n	8007f9c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d10b      	bne.n	8007f9a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f88:	69db      	ldr	r3, [r3, #28]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d005      	beq.n	8007f9a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3708      	adds	r7, #8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007fc2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007fc6:	021b      	lsls	r3, r3, #8
 8007fc8:	b21a      	sxth	r2, r3
 8007fca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	b21b      	sxth	r3, r3
 8007fd2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007fd4:	89fb      	ldrh	r3, [r7, #14]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	371c      	adds	r7, #28
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr
	...

08007fe4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ffa:	2b40      	cmp	r3, #64	@ 0x40
 8007ffc:	d005      	beq.n	800800a <USBD_StdDevReq+0x26>
 8007ffe:	2b40      	cmp	r3, #64	@ 0x40
 8008000:	d853      	bhi.n	80080aa <USBD_StdDevReq+0xc6>
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <USBD_StdDevReq+0x3a>
 8008006:	2b20      	cmp	r3, #32
 8008008:	d14f      	bne.n	80080aa <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	6839      	ldr	r1, [r7, #0]
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	4798      	blx	r3
 8008018:	4603      	mov	r3, r0
 800801a:	73fb      	strb	r3, [r7, #15]
      break;
 800801c:	e04a      	b.n	80080b4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	785b      	ldrb	r3, [r3, #1]
 8008022:	2b09      	cmp	r3, #9
 8008024:	d83b      	bhi.n	800809e <USBD_StdDevReq+0xba>
 8008026:	a201      	add	r2, pc, #4	@ (adr r2, 800802c <USBD_StdDevReq+0x48>)
 8008028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800802c:	08008081 	.word	0x08008081
 8008030:	08008095 	.word	0x08008095
 8008034:	0800809f 	.word	0x0800809f
 8008038:	0800808b 	.word	0x0800808b
 800803c:	0800809f 	.word	0x0800809f
 8008040:	0800805f 	.word	0x0800805f
 8008044:	08008055 	.word	0x08008055
 8008048:	0800809f 	.word	0x0800809f
 800804c:	08008077 	.word	0x08008077
 8008050:	08008069 	.word	0x08008069
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008054:	6839      	ldr	r1, [r7, #0]
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f9de 	bl	8008418 <USBD_GetDescriptor>
          break;
 800805c:	e024      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fb6d 	bl	8008740 <USBD_SetAddress>
          break;
 8008066:	e01f      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 fbac 	bl	80087c8 <USBD_SetConfig>
 8008070:	4603      	mov	r3, r0
 8008072:	73fb      	strb	r3, [r7, #15]
          break;
 8008074:	e018      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fc4b 	bl	8008914 <USBD_GetConfig>
          break;
 800807e:	e013      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008080:	6839      	ldr	r1, [r7, #0]
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fc7c 	bl	8008980 <USBD_GetStatus>
          break;
 8008088:	e00e      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800808a:	6839      	ldr	r1, [r7, #0]
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 fcab 	bl	80089e8 <USBD_SetFeature>
          break;
 8008092:	e009      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008094:	6839      	ldr	r1, [r7, #0]
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fcba 	bl	8008a10 <USBD_ClrFeature>
          break;
 800809c:	e004      	b.n	80080a8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fd11 	bl	8008ac8 <USBD_CtlError>
          break;
 80080a6:	bf00      	nop
      }
      break;
 80080a8:	e004      	b.n	80080b4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80080aa:	6839      	ldr	r1, [r7, #0]
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 fd0b 	bl	8008ac8 <USBD_CtlError>
      break;
 80080b2:	bf00      	nop
  }

  return ret;
 80080b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3710      	adds	r7, #16
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop

080080c0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080ca:	2300      	movs	r3, #0
 80080cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80080d6:	2b40      	cmp	r3, #64	@ 0x40
 80080d8:	d005      	beq.n	80080e6 <USBD_StdItfReq+0x26>
 80080da:	2b40      	cmp	r3, #64	@ 0x40
 80080dc:	d82f      	bhi.n	800813e <USBD_StdItfReq+0x7e>
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <USBD_StdItfReq+0x26>
 80080e2:	2b20      	cmp	r3, #32
 80080e4:	d12b      	bne.n	800813e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	3b01      	subs	r3, #1
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d81d      	bhi.n	8008130 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	889b      	ldrh	r3, [r3, #4]
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d813      	bhi.n	8008126 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	6839      	ldr	r1, [r7, #0]
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	4798      	blx	r3
 800810c:	4603      	mov	r3, r0
 800810e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	88db      	ldrh	r3, [r3, #6]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d110      	bne.n	800813a <USBD_StdItfReq+0x7a>
 8008118:	7bfb      	ldrb	r3, [r7, #15]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10d      	bne.n	800813a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 fd9d 	bl	8008c5e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008124:	e009      	b.n	800813a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008126:	6839      	ldr	r1, [r7, #0]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fccd 	bl	8008ac8 <USBD_CtlError>
          break;
 800812e:	e004      	b.n	800813a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008130:	6839      	ldr	r1, [r7, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fcc8 	bl	8008ac8 <USBD_CtlError>
          break;
 8008138:	e000      	b.n	800813c <USBD_StdItfReq+0x7c>
          break;
 800813a:	bf00      	nop
      }
      break;
 800813c:	e004      	b.n	8008148 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800813e:	6839      	ldr	r1, [r7, #0]
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 fcc1 	bl	8008ac8 <USBD_CtlError>
      break;
 8008146:	bf00      	nop
  }

  return ret;
 8008148:	7bfb      	ldrb	r3, [r7, #15]
}
 800814a:	4618      	mov	r0, r3
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800815c:	2300      	movs	r3, #0
 800815e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	889b      	ldrh	r3, [r3, #4]
 8008164:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800816e:	2b40      	cmp	r3, #64	@ 0x40
 8008170:	d007      	beq.n	8008182 <USBD_StdEPReq+0x30>
 8008172:	2b40      	cmp	r3, #64	@ 0x40
 8008174:	f200 8145 	bhi.w	8008402 <USBD_StdEPReq+0x2b0>
 8008178:	2b00      	cmp	r3, #0
 800817a:	d00c      	beq.n	8008196 <USBD_StdEPReq+0x44>
 800817c:	2b20      	cmp	r3, #32
 800817e:	f040 8140 	bne.w	8008402 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	4798      	blx	r3
 8008190:	4603      	mov	r3, r0
 8008192:	73fb      	strb	r3, [r7, #15]
      break;
 8008194:	e13a      	b.n	800840c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	785b      	ldrb	r3, [r3, #1]
 800819a:	2b03      	cmp	r3, #3
 800819c:	d007      	beq.n	80081ae <USBD_StdEPReq+0x5c>
 800819e:	2b03      	cmp	r3, #3
 80081a0:	f300 8129 	bgt.w	80083f6 <USBD_StdEPReq+0x2a4>
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d07f      	beq.n	80082a8 <USBD_StdEPReq+0x156>
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d03c      	beq.n	8008226 <USBD_StdEPReq+0xd4>
 80081ac:	e123      	b.n	80083f6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d002      	beq.n	80081c0 <USBD_StdEPReq+0x6e>
 80081ba:	2b03      	cmp	r3, #3
 80081bc:	d016      	beq.n	80081ec <USBD_StdEPReq+0x9a>
 80081be:	e02c      	b.n	800821a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081c0:	7bbb      	ldrb	r3, [r7, #14]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00d      	beq.n	80081e2 <USBD_StdEPReq+0x90>
 80081c6:	7bbb      	ldrb	r3, [r7, #14]
 80081c8:	2b80      	cmp	r3, #128	@ 0x80
 80081ca:	d00a      	beq.n	80081e2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80081cc:	7bbb      	ldrb	r3, [r7, #14]
 80081ce:	4619      	mov	r1, r3
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f001 f917 	bl	8009404 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80081d6:	2180      	movs	r1, #128	@ 0x80
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f001 f913 	bl	8009404 <USBD_LL_StallEP>
 80081de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80081e0:	e020      	b.n	8008224 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80081e2:	6839      	ldr	r1, [r7, #0]
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 fc6f 	bl	8008ac8 <USBD_CtlError>
              break;
 80081ea:	e01b      	b.n	8008224 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	885b      	ldrh	r3, [r3, #2]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10e      	bne.n	8008212 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00b      	beq.n	8008212 <USBD_StdEPReq+0xc0>
 80081fa:	7bbb      	ldrb	r3, [r7, #14]
 80081fc:	2b80      	cmp	r3, #128	@ 0x80
 80081fe:	d008      	beq.n	8008212 <USBD_StdEPReq+0xc0>
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	88db      	ldrh	r3, [r3, #6]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d104      	bne.n	8008212 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008208:	7bbb      	ldrb	r3, [r7, #14]
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f001 f8f9 	bl	8009404 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fd23 	bl	8008c5e <USBD_CtlSendStatus>

              break;
 8008218:	e004      	b.n	8008224 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800821a:	6839      	ldr	r1, [r7, #0]
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 fc53 	bl	8008ac8 <USBD_CtlError>
              break;
 8008222:	bf00      	nop
          }
          break;
 8008224:	e0ec      	b.n	8008400 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b02      	cmp	r3, #2
 8008230:	d002      	beq.n	8008238 <USBD_StdEPReq+0xe6>
 8008232:	2b03      	cmp	r3, #3
 8008234:	d016      	beq.n	8008264 <USBD_StdEPReq+0x112>
 8008236:	e030      	b.n	800829a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008238:	7bbb      	ldrb	r3, [r7, #14]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00d      	beq.n	800825a <USBD_StdEPReq+0x108>
 800823e:	7bbb      	ldrb	r3, [r7, #14]
 8008240:	2b80      	cmp	r3, #128	@ 0x80
 8008242:	d00a      	beq.n	800825a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008244:	7bbb      	ldrb	r3, [r7, #14]
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f001 f8db 	bl	8009404 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800824e:	2180      	movs	r1, #128	@ 0x80
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f001 f8d7 	bl	8009404 <USBD_LL_StallEP>
 8008256:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008258:	e025      	b.n	80082a6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800825a:	6839      	ldr	r1, [r7, #0]
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 fc33 	bl	8008ac8 <USBD_CtlError>
              break;
 8008262:	e020      	b.n	80082a6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	885b      	ldrh	r3, [r3, #2]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d11b      	bne.n	80082a4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800826c:	7bbb      	ldrb	r3, [r7, #14]
 800826e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008272:	2b00      	cmp	r3, #0
 8008274:	d004      	beq.n	8008280 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008276:	7bbb      	ldrb	r3, [r7, #14]
 8008278:	4619      	mov	r1, r3
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f001 f8e1 	bl	8009442 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fcec 	bl	8008c5e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	6839      	ldr	r1, [r7, #0]
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	4798      	blx	r3
 8008294:	4603      	mov	r3, r0
 8008296:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008298:	e004      	b.n	80082a4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800829a:	6839      	ldr	r1, [r7, #0]
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fc13 	bl	8008ac8 <USBD_CtlError>
              break;
 80082a2:	e000      	b.n	80082a6 <USBD_StdEPReq+0x154>
              break;
 80082a4:	bf00      	nop
          }
          break;
 80082a6:	e0ab      	b.n	8008400 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d002      	beq.n	80082ba <USBD_StdEPReq+0x168>
 80082b4:	2b03      	cmp	r3, #3
 80082b6:	d032      	beq.n	800831e <USBD_StdEPReq+0x1cc>
 80082b8:	e097      	b.n	80083ea <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082ba:	7bbb      	ldrb	r3, [r7, #14]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <USBD_StdEPReq+0x17e>
 80082c0:	7bbb      	ldrb	r3, [r7, #14]
 80082c2:	2b80      	cmp	r3, #128	@ 0x80
 80082c4:	d004      	beq.n	80082d0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fbfd 	bl	8008ac8 <USBD_CtlError>
                break;
 80082ce:	e091      	b.n	80083f4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	da0b      	bge.n	80082f0 <USBD_StdEPReq+0x19e>
 80082d8:	7bbb      	ldrb	r3, [r7, #14]
 80082da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80082de:	4613      	mov	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	3310      	adds	r3, #16
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	4413      	add	r3, r2
 80082ec:	3304      	adds	r3, #4
 80082ee:	e00b      	b.n	8008308 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082f0:	7bbb      	ldrb	r3, [r7, #14]
 80082f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082f6:	4613      	mov	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	4413      	add	r3, r2
 8008306:	3304      	adds	r3, #4
 8008308:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	2200      	movs	r2, #0
 800830e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	2202      	movs	r2, #2
 8008314:	4619      	mov	r1, r3
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 fc47 	bl	8008baa <USBD_CtlSendData>
              break;
 800831c:	e06a      	b.n	80083f4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800831e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008322:	2b00      	cmp	r3, #0
 8008324:	da11      	bge.n	800834a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008326:	7bbb      	ldrb	r3, [r7, #14]
 8008328:	f003 020f 	and.w	r2, r3, #15
 800832c:	6879      	ldr	r1, [r7, #4]
 800832e:	4613      	mov	r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	4413      	add	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	440b      	add	r3, r1
 8008338:	3324      	adds	r3, #36	@ 0x24
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d117      	bne.n	8008370 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008340:	6839      	ldr	r1, [r7, #0]
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fbc0 	bl	8008ac8 <USBD_CtlError>
                  break;
 8008348:	e054      	b.n	80083f4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800834a:	7bbb      	ldrb	r3, [r7, #14]
 800834c:	f003 020f 	and.w	r2, r3, #15
 8008350:	6879      	ldr	r1, [r7, #4]
 8008352:	4613      	mov	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4413      	add	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	440b      	add	r3, r1
 800835c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d104      	bne.n	8008370 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fbad 	bl	8008ac8 <USBD_CtlError>
                  break;
 800836e:	e041      	b.n	80083f4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008370:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008374:	2b00      	cmp	r3, #0
 8008376:	da0b      	bge.n	8008390 <USBD_StdEPReq+0x23e>
 8008378:	7bbb      	ldrb	r3, [r7, #14]
 800837a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	3310      	adds	r3, #16
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	4413      	add	r3, r2
 800838c:	3304      	adds	r3, #4
 800838e:	e00b      	b.n	80083a8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008390:	7bbb      	ldrb	r3, [r7, #14]
 8008392:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	4413      	add	r3, r2
 80083a6:	3304      	adds	r3, #4
 80083a8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80083aa:	7bbb      	ldrb	r3, [r7, #14]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d002      	beq.n	80083b6 <USBD_StdEPReq+0x264>
 80083b0:	7bbb      	ldrb	r3, [r7, #14]
 80083b2:	2b80      	cmp	r3, #128	@ 0x80
 80083b4:	d103      	bne.n	80083be <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2200      	movs	r2, #0
 80083ba:	601a      	str	r2, [r3, #0]
 80083bc:	e00e      	b.n	80083dc <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80083be:	7bbb      	ldrb	r3, [r7, #14]
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f001 f85c 	bl	8009480 <USBD_LL_IsStallEP>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	2201      	movs	r2, #1
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	e002      	b.n	80083dc <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	2200      	movs	r2, #0
 80083da:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	2202      	movs	r2, #2
 80083e0:	4619      	mov	r1, r3
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fbe1 	bl	8008baa <USBD_CtlSendData>
              break;
 80083e8:	e004      	b.n	80083f4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80083ea:	6839      	ldr	r1, [r7, #0]
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 fb6b 	bl	8008ac8 <USBD_CtlError>
              break;
 80083f2:	bf00      	nop
          }
          break;
 80083f4:	e004      	b.n	8008400 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80083f6:	6839      	ldr	r1, [r7, #0]
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 fb65 	bl	8008ac8 <USBD_CtlError>
          break;
 80083fe:	bf00      	nop
      }
      break;
 8008400:	e004      	b.n	800840c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008402:	6839      	ldr	r1, [r7, #0]
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 fb5f 	bl	8008ac8 <USBD_CtlError>
      break;
 800840a:	bf00      	nop
  }

  return ret;
 800840c:	7bfb      	ldrb	r3, [r7, #15]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
	...

08008418 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008426:	2300      	movs	r3, #0
 8008428:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	885b      	ldrh	r3, [r3, #2]
 8008432:	0a1b      	lsrs	r3, r3, #8
 8008434:	b29b      	uxth	r3, r3
 8008436:	3b01      	subs	r3, #1
 8008438:	2b0e      	cmp	r3, #14
 800843a:	f200 8152 	bhi.w	80086e2 <USBD_GetDescriptor+0x2ca>
 800843e:	a201      	add	r2, pc, #4	@ (adr r2, 8008444 <USBD_GetDescriptor+0x2c>)
 8008440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008444:	080084b5 	.word	0x080084b5
 8008448:	080084cd 	.word	0x080084cd
 800844c:	0800850d 	.word	0x0800850d
 8008450:	080086e3 	.word	0x080086e3
 8008454:	080086e3 	.word	0x080086e3
 8008458:	08008683 	.word	0x08008683
 800845c:	080086af 	.word	0x080086af
 8008460:	080086e3 	.word	0x080086e3
 8008464:	080086e3 	.word	0x080086e3
 8008468:	080086e3 	.word	0x080086e3
 800846c:	080086e3 	.word	0x080086e3
 8008470:	080086e3 	.word	0x080086e3
 8008474:	080086e3 	.word	0x080086e3
 8008478:	080086e3 	.word	0x080086e3
 800847c:	08008481 	.word	0x08008481
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008486:	69db      	ldr	r3, [r3, #28]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00b      	beq.n	80084a4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008492:	69db      	ldr	r3, [r3, #28]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	7c12      	ldrb	r2, [r2, #16]
 8008498:	f107 0108 	add.w	r1, r7, #8
 800849c:	4610      	mov	r0, r2
 800849e:	4798      	blx	r3
 80084a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80084a2:	e126      	b.n	80086f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80084a4:	6839      	ldr	r1, [r7, #0]
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 fb0e 	bl	8008ac8 <USBD_CtlError>
        err++;
 80084ac:	7afb      	ldrb	r3, [r7, #11]
 80084ae:	3301      	adds	r3, #1
 80084b0:	72fb      	strb	r3, [r7, #11]
      break;
 80084b2:	e11e      	b.n	80086f2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	7c12      	ldrb	r2, [r2, #16]
 80084c0:	f107 0108 	add.w	r1, r7, #8
 80084c4:	4610      	mov	r0, r2
 80084c6:	4798      	blx	r3
 80084c8:	60f8      	str	r0, [r7, #12]
      break;
 80084ca:	e112      	b.n	80086f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	7c1b      	ldrb	r3, [r3, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d10d      	bne.n	80084f0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084dc:	f107 0208 	add.w	r2, r7, #8
 80084e0:	4610      	mov	r0, r2
 80084e2:	4798      	blx	r3
 80084e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	3301      	adds	r3, #1
 80084ea:	2202      	movs	r2, #2
 80084ec:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80084ee:	e100      	b.n	80086f2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f8:	f107 0208 	add.w	r2, r7, #8
 80084fc:	4610      	mov	r0, r2
 80084fe:	4798      	blx	r3
 8008500:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	3301      	adds	r3, #1
 8008506:	2202      	movs	r2, #2
 8008508:	701a      	strb	r2, [r3, #0]
      break;
 800850a:	e0f2      	b.n	80086f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	885b      	ldrh	r3, [r3, #2]
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b05      	cmp	r3, #5
 8008514:	f200 80ac 	bhi.w	8008670 <USBD_GetDescriptor+0x258>
 8008518:	a201      	add	r2, pc, #4	@ (adr r2, 8008520 <USBD_GetDescriptor+0x108>)
 800851a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851e:	bf00      	nop
 8008520:	08008539 	.word	0x08008539
 8008524:	0800856d 	.word	0x0800856d
 8008528:	080085a1 	.word	0x080085a1
 800852c:	080085d5 	.word	0x080085d5
 8008530:	08008609 	.word	0x08008609
 8008534:	0800863d 	.word	0x0800863d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00b      	beq.n	800855c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	7c12      	ldrb	r2, [r2, #16]
 8008550:	f107 0108 	add.w	r1, r7, #8
 8008554:	4610      	mov	r0, r2
 8008556:	4798      	blx	r3
 8008558:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800855a:	e091      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800855c:	6839      	ldr	r1, [r7, #0]
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fab2 	bl	8008ac8 <USBD_CtlError>
            err++;
 8008564:	7afb      	ldrb	r3, [r7, #11]
 8008566:	3301      	adds	r3, #1
 8008568:	72fb      	strb	r3, [r7, #11]
          break;
 800856a:	e089      	b.n	8008680 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00b      	beq.n	8008590 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	7c12      	ldrb	r2, [r2, #16]
 8008584:	f107 0108 	add.w	r1, r7, #8
 8008588:	4610      	mov	r0, r2
 800858a:	4798      	blx	r3
 800858c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800858e:	e077      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008590:	6839      	ldr	r1, [r7, #0]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fa98 	bl	8008ac8 <USBD_CtlError>
            err++;
 8008598:	7afb      	ldrb	r3, [r7, #11]
 800859a:	3301      	adds	r3, #1
 800859c:	72fb      	strb	r3, [r7, #11]
          break;
 800859e:	e06f      	b.n	8008680 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00b      	beq.n	80085c4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	7c12      	ldrb	r2, [r2, #16]
 80085b8:	f107 0108 	add.w	r1, r7, #8
 80085bc:	4610      	mov	r0, r2
 80085be:	4798      	blx	r3
 80085c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085c2:	e05d      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80085c4:	6839      	ldr	r1, [r7, #0]
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 fa7e 	bl	8008ac8 <USBD_CtlError>
            err++;
 80085cc:	7afb      	ldrb	r3, [r7, #11]
 80085ce:	3301      	adds	r3, #1
 80085d0:	72fb      	strb	r3, [r7, #11]
          break;
 80085d2:	e055      	b.n	8008680 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00b      	beq.n	80085f8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	7c12      	ldrb	r2, [r2, #16]
 80085ec:	f107 0108 	add.w	r1, r7, #8
 80085f0:	4610      	mov	r0, r2
 80085f2:	4798      	blx	r3
 80085f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085f6:	e043      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80085f8:	6839      	ldr	r1, [r7, #0]
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 fa64 	bl	8008ac8 <USBD_CtlError>
            err++;
 8008600:	7afb      	ldrb	r3, [r7, #11]
 8008602:	3301      	adds	r3, #1
 8008604:	72fb      	strb	r3, [r7, #11]
          break;
 8008606:	e03b      	b.n	8008680 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d00b      	beq.n	800862c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800861a:	695b      	ldr	r3, [r3, #20]
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	7c12      	ldrb	r2, [r2, #16]
 8008620:	f107 0108 	add.w	r1, r7, #8
 8008624:	4610      	mov	r0, r2
 8008626:	4798      	blx	r3
 8008628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800862a:	e029      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800862c:	6839      	ldr	r1, [r7, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fa4a 	bl	8008ac8 <USBD_CtlError>
            err++;
 8008634:	7afb      	ldrb	r3, [r7, #11]
 8008636:	3301      	adds	r3, #1
 8008638:	72fb      	strb	r3, [r7, #11]
          break;
 800863a:	e021      	b.n	8008680 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00b      	beq.n	8008660 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	7c12      	ldrb	r2, [r2, #16]
 8008654:	f107 0108 	add.w	r1, r7, #8
 8008658:	4610      	mov	r0, r2
 800865a:	4798      	blx	r3
 800865c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800865e:	e00f      	b.n	8008680 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008660:	6839      	ldr	r1, [r7, #0]
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 fa30 	bl	8008ac8 <USBD_CtlError>
            err++;
 8008668:	7afb      	ldrb	r3, [r7, #11]
 800866a:	3301      	adds	r3, #1
 800866c:	72fb      	strb	r3, [r7, #11]
          break;
 800866e:	e007      	b.n	8008680 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fa28 	bl	8008ac8 <USBD_CtlError>
          err++;
 8008678:	7afb      	ldrb	r3, [r7, #11]
 800867a:	3301      	adds	r3, #1
 800867c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800867e:	bf00      	nop
      }
      break;
 8008680:	e037      	b.n	80086f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	7c1b      	ldrb	r3, [r3, #16]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d109      	bne.n	800869e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008692:	f107 0208 	add.w	r2, r7, #8
 8008696:	4610      	mov	r0, r2
 8008698:	4798      	blx	r3
 800869a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800869c:	e029      	b.n	80086f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800869e:	6839      	ldr	r1, [r7, #0]
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 fa11 	bl	8008ac8 <USBD_CtlError>
        err++;
 80086a6:	7afb      	ldrb	r3, [r7, #11]
 80086a8:	3301      	adds	r3, #1
 80086aa:	72fb      	strb	r3, [r7, #11]
      break;
 80086ac:	e021      	b.n	80086f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	7c1b      	ldrb	r3, [r3, #16]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10d      	bne.n	80086d2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086be:	f107 0208 	add.w	r2, r7, #8
 80086c2:	4610      	mov	r0, r2
 80086c4:	4798      	blx	r3
 80086c6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3301      	adds	r3, #1
 80086cc:	2207      	movs	r2, #7
 80086ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086d0:	e00f      	b.n	80086f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80086d2:	6839      	ldr	r1, [r7, #0]
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f9f7 	bl	8008ac8 <USBD_CtlError>
        err++;
 80086da:	7afb      	ldrb	r3, [r7, #11]
 80086dc:	3301      	adds	r3, #1
 80086de:	72fb      	strb	r3, [r7, #11]
      break;
 80086e0:	e007      	b.n	80086f2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f9ef 	bl	8008ac8 <USBD_CtlError>
      err++;
 80086ea:	7afb      	ldrb	r3, [r7, #11]
 80086ec:	3301      	adds	r3, #1
 80086ee:	72fb      	strb	r3, [r7, #11]
      break;
 80086f0:	bf00      	nop
  }

  if (err != 0U)
 80086f2:	7afb      	ldrb	r3, [r7, #11]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d11e      	bne.n	8008736 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	88db      	ldrh	r3, [r3, #6]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d016      	beq.n	800872e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008700:	893b      	ldrh	r3, [r7, #8]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00e      	beq.n	8008724 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	88da      	ldrh	r2, [r3, #6]
 800870a:	893b      	ldrh	r3, [r7, #8]
 800870c:	4293      	cmp	r3, r2
 800870e:	bf28      	it	cs
 8008710:	4613      	movcs	r3, r2
 8008712:	b29b      	uxth	r3, r3
 8008714:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008716:	893b      	ldrh	r3, [r7, #8]
 8008718:	461a      	mov	r2, r3
 800871a:	68f9      	ldr	r1, [r7, #12]
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fa44 	bl	8008baa <USBD_CtlSendData>
 8008722:	e009      	b.n	8008738 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f9ce 	bl	8008ac8 <USBD_CtlError>
 800872c:	e004      	b.n	8008738 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 fa95 	bl	8008c5e <USBD_CtlSendStatus>
 8008734:	e000      	b.n	8008738 <USBD_GetDescriptor+0x320>
    return;
 8008736:	bf00      	nop
  }
}
 8008738:	3710      	adds	r7, #16
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop

08008740 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	889b      	ldrh	r3, [r3, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d131      	bne.n	80087b6 <USBD_SetAddress+0x76>
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	88db      	ldrh	r3, [r3, #6]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d12d      	bne.n	80087b6 <USBD_SetAddress+0x76>
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	885b      	ldrh	r3, [r3, #2]
 800875e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008760:	d829      	bhi.n	80087b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	885b      	ldrh	r3, [r3, #2]
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800876c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b03      	cmp	r3, #3
 8008778:	d104      	bne.n	8008784 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800877a:	6839      	ldr	r1, [r7, #0]
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f9a3 	bl	8008ac8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008782:	e01d      	b.n	80087c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	7bfa      	ldrb	r2, [r7, #15]
 8008788:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800878c:	7bfb      	ldrb	r3, [r7, #15]
 800878e:	4619      	mov	r1, r3
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 fea1 	bl	80094d8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fa61 	bl	8008c5e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800879c:	7bfb      	ldrb	r3, [r7, #15]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d004      	beq.n	80087ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2202      	movs	r2, #2
 80087a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087aa:	e009      	b.n	80087c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087b4:	e004      	b.n	80087c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 f985 	bl	8008ac8 <USBD_CtlError>
  }
}
 80087be:	bf00      	nop
 80087c0:	bf00      	nop
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087d2:	2300      	movs	r3, #0
 80087d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	885b      	ldrh	r3, [r3, #2]
 80087da:	b2da      	uxtb	r2, r3
 80087dc:	4b4c      	ldr	r3, [pc, #304]	@ (8008910 <USBD_SetConfig+0x148>)
 80087de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80087e0:	4b4b      	ldr	r3, [pc, #300]	@ (8008910 <USBD_SetConfig+0x148>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d905      	bls.n	80087f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f96c 	bl	8008ac8 <USBD_CtlError>
    return USBD_FAIL;
 80087f0:	2303      	movs	r3, #3
 80087f2:	e088      	b.n	8008906 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d002      	beq.n	8008806 <USBD_SetConfig+0x3e>
 8008800:	2b03      	cmp	r3, #3
 8008802:	d025      	beq.n	8008850 <USBD_SetConfig+0x88>
 8008804:	e071      	b.n	80088ea <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008806:	4b42      	ldr	r3, [pc, #264]	@ (8008910 <USBD_SetConfig+0x148>)
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d01c      	beq.n	8008848 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800880e:	4b40      	ldr	r3, [pc, #256]	@ (8008910 <USBD_SetConfig+0x148>)
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	461a      	mov	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008818:	4b3d      	ldr	r3, [pc, #244]	@ (8008910 <USBD_SetConfig+0x148>)
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	4619      	mov	r1, r3
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f7ff f990 	bl	8007b44 <USBD_SetClassConfig>
 8008824:	4603      	mov	r3, r0
 8008826:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008828:	7bfb      	ldrb	r3, [r7, #15]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d004      	beq.n	8008838 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800882e:	6839      	ldr	r1, [r7, #0]
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f000 f949 	bl	8008ac8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008836:	e065      	b.n	8008904 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 fa10 	bl	8008c5e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2203      	movs	r2, #3
 8008842:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008846:	e05d      	b.n	8008904 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fa08 	bl	8008c5e <USBD_CtlSendStatus>
      break;
 800884e:	e059      	b.n	8008904 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008850:	4b2f      	ldr	r3, [pc, #188]	@ (8008910 <USBD_SetConfig+0x148>)
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d112      	bne.n	800887e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2202      	movs	r2, #2
 800885c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008860:	4b2b      	ldr	r3, [pc, #172]	@ (8008910 <USBD_SetConfig+0x148>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	461a      	mov	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800886a:	4b29      	ldr	r3, [pc, #164]	@ (8008910 <USBD_SetConfig+0x148>)
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	4619      	mov	r1, r3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f7ff f983 	bl	8007b7c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f9f1 	bl	8008c5e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800887c:	e042      	b.n	8008904 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800887e:	4b24      	ldr	r3, [pc, #144]	@ (8008910 <USBD_SetConfig+0x148>)
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	429a      	cmp	r2, r3
 800888a:	d02a      	beq.n	80088e2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	b2db      	uxtb	r3, r3
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f7ff f971 	bl	8007b7c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800889a:	4b1d      	ldr	r3, [pc, #116]	@ (8008910 <USBD_SetConfig+0x148>)
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	461a      	mov	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80088a4:	4b1a      	ldr	r3, [pc, #104]	@ (8008910 <USBD_SetConfig+0x148>)
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	4619      	mov	r1, r3
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f7ff f94a 	bl	8007b44 <USBD_SetClassConfig>
 80088b0:	4603      	mov	r3, r0
 80088b2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00f      	beq.n	80088da <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80088ba:	6839      	ldr	r1, [r7, #0]
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f903 	bl	8008ac8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	4619      	mov	r1, r3
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f7ff f956 	bl	8007b7c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2202      	movs	r2, #2
 80088d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80088d8:	e014      	b.n	8008904 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 f9bf 	bl	8008c5e <USBD_CtlSendStatus>
      break;
 80088e0:	e010      	b.n	8008904 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f9bb 	bl	8008c5e <USBD_CtlSendStatus>
      break;
 80088e8:	e00c      	b.n	8008904 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f8eb 	bl	8008ac8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80088f2:	4b07      	ldr	r3, [pc, #28]	@ (8008910 <USBD_SetConfig+0x148>)
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	4619      	mov	r1, r3
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f7ff f93f 	bl	8007b7c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80088fe:	2303      	movs	r3, #3
 8008900:	73fb      	strb	r3, [r7, #15]
      break;
 8008902:	bf00      	nop
  }

  return ret;
 8008904:	7bfb      	ldrb	r3, [r7, #15]
}
 8008906:	4618      	mov	r0, r3
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20000380 	.word	0x20000380

08008914 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	88db      	ldrh	r3, [r3, #6]
 8008922:	2b01      	cmp	r3, #1
 8008924:	d004      	beq.n	8008930 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008926:	6839      	ldr	r1, [r7, #0]
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f8cd 	bl	8008ac8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800892e:	e023      	b.n	8008978 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	dc02      	bgt.n	8008942 <USBD_GetConfig+0x2e>
 800893c:	2b00      	cmp	r3, #0
 800893e:	dc03      	bgt.n	8008948 <USBD_GetConfig+0x34>
 8008940:	e015      	b.n	800896e <USBD_GetConfig+0x5a>
 8008942:	2b03      	cmp	r3, #3
 8008944:	d00b      	beq.n	800895e <USBD_GetConfig+0x4a>
 8008946:	e012      	b.n	800896e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3308      	adds	r3, #8
 8008952:	2201      	movs	r2, #1
 8008954:	4619      	mov	r1, r3
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f927 	bl	8008baa <USBD_CtlSendData>
        break;
 800895c:	e00c      	b.n	8008978 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	3304      	adds	r3, #4
 8008962:	2201      	movs	r2, #1
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f91f 	bl	8008baa <USBD_CtlSendData>
        break;
 800896c:	e004      	b.n	8008978 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f8a9 	bl	8008ac8 <USBD_CtlError>
        break;
 8008976:	bf00      	nop
}
 8008978:	bf00      	nop
 800897a:	3708      	adds	r7, #8
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008990:	b2db      	uxtb	r3, r3
 8008992:	3b01      	subs	r3, #1
 8008994:	2b02      	cmp	r3, #2
 8008996:	d81e      	bhi.n	80089d6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	88db      	ldrh	r3, [r3, #6]
 800899c:	2b02      	cmp	r3, #2
 800899e:	d004      	beq.n	80089aa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f890 	bl	8008ac8 <USBD_CtlError>
        break;
 80089a8:	e01a      	b.n	80089e0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d005      	beq.n	80089c6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	f043 0202 	orr.w	r2, r3, #2
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	330c      	adds	r3, #12
 80089ca:	2202      	movs	r2, #2
 80089cc:	4619      	mov	r1, r3
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 f8eb 	bl	8008baa <USBD_CtlSendData>
      break;
 80089d4:	e004      	b.n	80089e0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f875 	bl	8008ac8 <USBD_CtlError>
      break;
 80089de:	bf00      	nop
  }
}
 80089e0:	bf00      	nop
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	885b      	ldrh	r3, [r3, #2]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d106      	bne.n	8008a08 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2201      	movs	r2, #1
 80089fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f92b 	bl	8008c5e <USBD_CtlSendStatus>
  }
}
 8008a08:	bf00      	nop
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	3b01      	subs	r3, #1
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d80b      	bhi.n	8008a40 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	885b      	ldrh	r3, [r3, #2]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d10c      	bne.n	8008a4a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 f910 	bl	8008c5e <USBD_CtlSendStatus>
      }
      break;
 8008a3e:	e004      	b.n	8008a4a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008a40:	6839      	ldr	r1, [r7, #0]
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 f840 	bl	8008ac8 <USBD_CtlError>
      break;
 8008a48:	e000      	b.n	8008a4c <USBD_ClrFeature+0x3c>
      break;
 8008a4a:	bf00      	nop
  }
}
 8008a4c:	bf00      	nop
 8008a4e:	3708      	adds	r7, #8
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	781a      	ldrb	r2, [r3, #0]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	781a      	ldrb	r2, [r3, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f7ff fa90 	bl	8007fa4 <SWAPBYTE>
 8008a84:	4603      	mov	r3, r0
 8008a86:	461a      	mov	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	3301      	adds	r3, #1
 8008a90:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3301      	adds	r3, #1
 8008a96:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f7ff fa83 	bl	8007fa4 <SWAPBYTE>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f7ff fa76 	bl	8007fa4 <SWAPBYTE>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	461a      	mov	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	80da      	strh	r2, [r3, #6]
}
 8008ac0:	bf00      	nop
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ad2:	2180      	movs	r1, #128	@ 0x80
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 fc95 	bl	8009404 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008ada:	2100      	movs	r1, #0
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fc91 	bl	8009404 <USBD_LL_StallEP>
}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b086      	sub	sp, #24
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	60f8      	str	r0, [r7, #12]
 8008af2:	60b9      	str	r1, [r7, #8]
 8008af4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008af6:	2300      	movs	r3, #0
 8008af8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d036      	beq.n	8008b6e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008b04:	6938      	ldr	r0, [r7, #16]
 8008b06:	f000 f836 	bl	8008b76 <USBD_GetLen>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	005b      	lsls	r3, r3, #1
 8008b12:	b29a      	uxth	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008b18:	7dfb      	ldrb	r3, [r7, #23]
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	7812      	ldrb	r2, [r2, #0]
 8008b22:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b24:	7dfb      	ldrb	r3, [r7, #23]
 8008b26:	3301      	adds	r3, #1
 8008b28:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008b2a:	7dfb      	ldrb	r3, [r7, #23]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	4413      	add	r3, r2
 8008b30:	2203      	movs	r2, #3
 8008b32:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b34:	7dfb      	ldrb	r3, [r7, #23]
 8008b36:	3301      	adds	r3, #1
 8008b38:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008b3a:	e013      	b.n	8008b64 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008b3c:	7dfb      	ldrb	r3, [r7, #23]
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	4413      	add	r3, r2
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	7812      	ldrb	r2, [r2, #0]
 8008b46:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	613b      	str	r3, [r7, #16]
    idx++;
 8008b4e:	7dfb      	ldrb	r3, [r7, #23]
 8008b50:	3301      	adds	r3, #1
 8008b52:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
 8008b56:	68ba      	ldr	r2, [r7, #8]
 8008b58:	4413      	add	r3, r2
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	701a      	strb	r2, [r3, #0]
    idx++;
 8008b5e:	7dfb      	ldrb	r3, [r7, #23]
 8008b60:	3301      	adds	r3, #1
 8008b62:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d1e7      	bne.n	8008b3c <USBD_GetString+0x52>
 8008b6c:	e000      	b.n	8008b70 <USBD_GetString+0x86>
    return;
 8008b6e:	bf00      	nop
  }
}
 8008b70:	3718      	adds	r7, #24
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b085      	sub	sp, #20
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008b86:	e005      	b.n	8008b94 <USBD_GetLen+0x1e>
  {
    len++;
 8008b88:	7bfb      	ldrb	r3, [r7, #15]
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	3301      	adds	r3, #1
 8008b92:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1f5      	bne.n	8008b88 <USBD_GetLen+0x12>
  }

  return len;
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b084      	sub	sp, #16
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	60f8      	str	r0, [r7, #12]
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2202      	movs	r2, #2
 8008bba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	2100      	movs	r1, #0
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f000 fca0 	bl	8009516 <USBD_LL_Transmit>

  return USBD_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 fc8f 	bl	8009516 <USBD_LL_Transmit>

  return USBD_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b084      	sub	sp, #16
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	60f8      	str	r0, [r7, #12]
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2203      	movs	r2, #3
 8008c12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f000 fc93 	bl	8009558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	68f8      	ldr	r0, [r7, #12]
 8008c50:	f000 fc82 	bl	8009558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b082      	sub	sp, #8
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2204      	movs	r2, #4
 8008c6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008c6e:	2300      	movs	r3, #0
 8008c70:	2200      	movs	r2, #0
 8008c72:	2100      	movs	r1, #0
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fc4e 	bl	8009516 <USBD_LL_Transmit>

  return USBD_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3708      	adds	r7, #8
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b082      	sub	sp, #8
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2205      	movs	r2, #5
 8008c90:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c94:	2300      	movs	r3, #0
 8008c96:	2200      	movs	r2, #0
 8008c98:	2100      	movs	r1, #0
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fc5c 	bl	8009558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
	...

08008cac <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	4912      	ldr	r1, [pc, #72]	@ (8008cfc <MX_USB_Device_Init+0x50>)
 8008cb4:	4812      	ldr	r0, [pc, #72]	@ (8008d00 <MX_USB_Device_Init+0x54>)
 8008cb6:	f7fe fed7 	bl	8007a68 <USBD_Init>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d001      	beq.n	8008cc4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8008cc0:	f7f7 fdfe 	bl	80008c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8008cc4:	490f      	ldr	r1, [pc, #60]	@ (8008d04 <MX_USB_Device_Init+0x58>)
 8008cc6:	480e      	ldr	r0, [pc, #56]	@ (8008d00 <MX_USB_Device_Init+0x54>)
 8008cc8:	f7fe fefe 	bl	8007ac8 <USBD_RegisterClass>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d001      	beq.n	8008cd6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8008cd2:	f7f7 fdf5 	bl	80008c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8008cd6:	490c      	ldr	r1, [pc, #48]	@ (8008d08 <MX_USB_Device_Init+0x5c>)
 8008cd8:	4809      	ldr	r0, [pc, #36]	@ (8008d00 <MX_USB_Device_Init+0x54>)
 8008cda:	f7fe fe1f 	bl	800791c <USBD_CDC_RegisterInterface>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8008ce4:	f7f7 fdec 	bl	80008c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8008ce8:	4805      	ldr	r0, [pc, #20]	@ (8008d00 <MX_USB_Device_Init+0x54>)
 8008cea:	f7fe ff14 	bl	8007b16 <USBD_Start>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d001      	beq.n	8008cf8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8008cf4:	f7f7 fde4 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8008cf8:	bf00      	nop
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	20000130 	.word	0x20000130
 8008d00:	20000384 	.word	0x20000384
 8008d04:	20000018 	.word	0x20000018
 8008d08:	2000011c 	.word	0x2000011c

08008d0c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008d10:	2200      	movs	r2, #0
 8008d12:	4905      	ldr	r1, [pc, #20]	@ (8008d28 <CDC_Init_FS+0x1c>)
 8008d14:	4805      	ldr	r0, [pc, #20]	@ (8008d2c <CDC_Init_FS+0x20>)
 8008d16:	f7fe fe16 	bl	8007946 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008d1a:	4905      	ldr	r1, [pc, #20]	@ (8008d30 <CDC_Init_FS+0x24>)
 8008d1c:	4803      	ldr	r0, [pc, #12]	@ (8008d2c <CDC_Init_FS+0x20>)
 8008d1e:	f7fe fe30 	bl	8007982 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008d22:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	20000e54 	.word	0x20000e54
 8008d2c:	20000384 	.word	0x20000384
 8008d30:	20000654 	.word	0x20000654

08008d34 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008d34:	b480      	push	{r7}
 8008d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008d38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	6039      	str	r1, [r7, #0]
 8008d4e:	71fb      	strb	r3, [r7, #7]
 8008d50:	4613      	mov	r3, r2
 8008d52:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008d54:	79fb      	ldrb	r3, [r7, #7]
 8008d56:	2b23      	cmp	r3, #35	@ 0x23
 8008d58:	d84a      	bhi.n	8008df0 <CDC_Control_FS+0xac>
 8008d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d60 <CDC_Control_FS+0x1c>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008df1 	.word	0x08008df1
 8008d64:	08008df1 	.word	0x08008df1
 8008d68:	08008df1 	.word	0x08008df1
 8008d6c:	08008df1 	.word	0x08008df1
 8008d70:	08008df1 	.word	0x08008df1
 8008d74:	08008df1 	.word	0x08008df1
 8008d78:	08008df1 	.word	0x08008df1
 8008d7c:	08008df1 	.word	0x08008df1
 8008d80:	08008df1 	.word	0x08008df1
 8008d84:	08008df1 	.word	0x08008df1
 8008d88:	08008df1 	.word	0x08008df1
 8008d8c:	08008df1 	.word	0x08008df1
 8008d90:	08008df1 	.word	0x08008df1
 8008d94:	08008df1 	.word	0x08008df1
 8008d98:	08008df1 	.word	0x08008df1
 8008d9c:	08008df1 	.word	0x08008df1
 8008da0:	08008df1 	.word	0x08008df1
 8008da4:	08008df1 	.word	0x08008df1
 8008da8:	08008df1 	.word	0x08008df1
 8008dac:	08008df1 	.word	0x08008df1
 8008db0:	08008df1 	.word	0x08008df1
 8008db4:	08008df1 	.word	0x08008df1
 8008db8:	08008df1 	.word	0x08008df1
 8008dbc:	08008df1 	.word	0x08008df1
 8008dc0:	08008df1 	.word	0x08008df1
 8008dc4:	08008df1 	.word	0x08008df1
 8008dc8:	08008df1 	.word	0x08008df1
 8008dcc:	08008df1 	.word	0x08008df1
 8008dd0:	08008df1 	.word	0x08008df1
 8008dd4:	08008df1 	.word	0x08008df1
 8008dd8:	08008df1 	.word	0x08008df1
 8008ddc:	08008df1 	.word	0x08008df1
 8008de0:	08008df1 	.word	0x08008df1
 8008de4:	08008df1 	.word	0x08008df1
 8008de8:	08008df1 	.word	0x08008df1
 8008dec:	08008df1 	.word	0x08008df1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008df0:	bf00      	nop
  }

  return (USBD_OK);
 8008df2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008e0a:	6879      	ldr	r1, [r7, #4]
 8008e0c:	4805      	ldr	r0, [pc, #20]	@ (8008e24 <CDC_Receive_FS+0x24>)
 8008e0e:	f7fe fdb8 	bl	8007982 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008e12:	4804      	ldr	r0, [pc, #16]	@ (8008e24 <CDC_Receive_FS+0x24>)
 8008e14:	f7fe fdfe 	bl	8007a14 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e18:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3708      	adds	r7, #8
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	20000384 	.word	0x20000384

08008e28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	460b      	mov	r3, r1
 8008e32:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008e34:	2300      	movs	r3, #0
 8008e36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008e38:	4b0d      	ldr	r3, [pc, #52]	@ (8008e70 <CDC_Transmit_FS+0x48>)
 8008e3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e3e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d001      	beq.n	8008e4e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	e00b      	b.n	8008e66 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008e4e:	887b      	ldrh	r3, [r7, #2]
 8008e50:	461a      	mov	r2, r3
 8008e52:	6879      	ldr	r1, [r7, #4]
 8008e54:	4806      	ldr	r0, [pc, #24]	@ (8008e70 <CDC_Transmit_FS+0x48>)
 8008e56:	f7fe fd76 	bl	8007946 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008e5a:	4805      	ldr	r0, [pc, #20]	@ (8008e70 <CDC_Transmit_FS+0x48>)
 8008e5c:	f7fe fdaa 	bl	80079b4 <USBD_CDC_TransmitPacket>
 8008e60:	4603      	mov	r3, r0
 8008e62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	20000384 	.word	0x20000384

08008e74 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	4613      	mov	r3, r2
 8008e80:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008e82:	2300      	movs	r3, #0
 8008e84:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008e86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	371c      	adds	r7, #28
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
	...

08008e98 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	6039      	str	r1, [r7, #0]
 8008ea2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	2212      	movs	r2, #18
 8008ea8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8008eaa:	4b03      	ldr	r3, [pc, #12]	@ (8008eb8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr
 8008eb8:	20000150 	.word	0x20000150

08008ebc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	6039      	str	r1, [r7, #0]
 8008ec6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2204      	movs	r2, #4
 8008ecc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008ece:	4b03      	ldr	r3, [pc, #12]	@ (8008edc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr
 8008edc:	20000164 	.word	0x20000164

08008ee0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	6039      	str	r1, [r7, #0]
 8008eea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008eec:	79fb      	ldrb	r3, [r7, #7]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d105      	bne.n	8008efe <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008ef2:	683a      	ldr	r2, [r7, #0]
 8008ef4:	4907      	ldr	r1, [pc, #28]	@ (8008f14 <USBD_CDC_ProductStrDescriptor+0x34>)
 8008ef6:	4808      	ldr	r0, [pc, #32]	@ (8008f18 <USBD_CDC_ProductStrDescriptor+0x38>)
 8008ef8:	f7ff fdf7 	bl	8008aea <USBD_GetString>
 8008efc:	e004      	b.n	8008f08 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008efe:	683a      	ldr	r2, [r7, #0]
 8008f00:	4904      	ldr	r1, [pc, #16]	@ (8008f14 <USBD_CDC_ProductStrDescriptor+0x34>)
 8008f02:	4805      	ldr	r0, [pc, #20]	@ (8008f18 <USBD_CDC_ProductStrDescriptor+0x38>)
 8008f04:	f7ff fdf1 	bl	8008aea <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f08:	4b02      	ldr	r3, [pc, #8]	@ (8008f14 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3708      	adds	r7, #8
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	20001654 	.word	0x20001654
 8008f18:	0800a0bc 	.word	0x0800a0bc

08008f1c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	4603      	mov	r3, r0
 8008f24:	6039      	str	r1, [r7, #0]
 8008f26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008f28:	683a      	ldr	r2, [r7, #0]
 8008f2a:	4904      	ldr	r1, [pc, #16]	@ (8008f3c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8008f2c:	4804      	ldr	r0, [pc, #16]	@ (8008f40 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8008f2e:	f7ff fddc 	bl	8008aea <USBD_GetString>
  return USBD_StrDesc;
 8008f32:	4b02      	ldr	r3, [pc, #8]	@ (8008f3c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3708      	adds	r7, #8
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	20001654 	.word	0x20001654
 8008f40:	0800a0d4 	.word	0x0800a0d4

08008f44 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	6039      	str	r1, [r7, #0]
 8008f4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	221a      	movs	r2, #26
 8008f54:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008f56:	f000 f843 	bl	8008fe0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8008f5a:	4b02      	ldr	r3, [pc, #8]	@ (8008f64 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	20000168 	.word	0x20000168

08008f68 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	6039      	str	r1, [r7, #0]
 8008f72:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008f74:	79fb      	ldrb	r3, [r7, #7]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d105      	bne.n	8008f86 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008f7a:	683a      	ldr	r2, [r7, #0]
 8008f7c:	4907      	ldr	r1, [pc, #28]	@ (8008f9c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008f7e:	4808      	ldr	r0, [pc, #32]	@ (8008fa0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008f80:	f7ff fdb3 	bl	8008aea <USBD_GetString>
 8008f84:	e004      	b.n	8008f90 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008f86:	683a      	ldr	r2, [r7, #0]
 8008f88:	4904      	ldr	r1, [pc, #16]	@ (8008f9c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008f8a:	4805      	ldr	r0, [pc, #20]	@ (8008fa0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008f8c:	f7ff fdad 	bl	8008aea <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f90:	4b02      	ldr	r3, [pc, #8]	@ (8008f9c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3708      	adds	r7, #8
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20001654 	.word	0x20001654
 8008fa0:	0800a0e8 	.word	0x0800a0e8

08008fa4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	4603      	mov	r3, r0
 8008fac:	6039      	str	r1, [r7, #0]
 8008fae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d105      	bne.n	8008fc2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	4907      	ldr	r1, [pc, #28]	@ (8008fd8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8008fba:	4808      	ldr	r0, [pc, #32]	@ (8008fdc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008fbc:	f7ff fd95 	bl	8008aea <USBD_GetString>
 8008fc0:	e004      	b.n	8008fcc <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	4904      	ldr	r1, [pc, #16]	@ (8008fd8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8008fc6:	4805      	ldr	r0, [pc, #20]	@ (8008fdc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008fc8:	f7ff fd8f 	bl	8008aea <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fcc:	4b02      	ldr	r3, [pc, #8]	@ (8008fd8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	20001654 	.word	0x20001654
 8008fdc:	0800a0f4 	.word	0x0800a0f4

08008fe0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8009024 <Get_SerialNum+0x44>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008fec:	4b0e      	ldr	r3, [pc, #56]	@ (8009028 <Get_SerialNum+0x48>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800902c <Get_SerialNum+0x4c>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d009      	beq.n	800901a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009006:	2208      	movs	r2, #8
 8009008:	4909      	ldr	r1, [pc, #36]	@ (8009030 <Get_SerialNum+0x50>)
 800900a:	68f8      	ldr	r0, [r7, #12]
 800900c:	f000 f814 	bl	8009038 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009010:	2204      	movs	r2, #4
 8009012:	4908      	ldr	r1, [pc, #32]	@ (8009034 <Get_SerialNum+0x54>)
 8009014:	68b8      	ldr	r0, [r7, #8]
 8009016:	f000 f80f 	bl	8009038 <IntToUnicode>
  }
}
 800901a:	bf00      	nop
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	1fff7590 	.word	0x1fff7590
 8009028:	1fff7594 	.word	0x1fff7594
 800902c:	1fff7598 	.word	0x1fff7598
 8009030:	2000016a 	.word	0x2000016a
 8009034:	2000017a 	.word	0x2000017a

08009038 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009038:	b480      	push	{r7}
 800903a:	b087      	sub	sp, #28
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	4613      	mov	r3, r2
 8009044:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009046:	2300      	movs	r3, #0
 8009048:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800904a:	2300      	movs	r3, #0
 800904c:	75fb      	strb	r3, [r7, #23]
 800904e:	e027      	b.n	80090a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	0f1b      	lsrs	r3, r3, #28
 8009054:	2b09      	cmp	r3, #9
 8009056:	d80b      	bhi.n	8009070 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	0f1b      	lsrs	r3, r3, #28
 800905c:	b2da      	uxtb	r2, r3
 800905e:	7dfb      	ldrb	r3, [r7, #23]
 8009060:	005b      	lsls	r3, r3, #1
 8009062:	4619      	mov	r1, r3
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	440b      	add	r3, r1
 8009068:	3230      	adds	r2, #48	@ 0x30
 800906a:	b2d2      	uxtb	r2, r2
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	e00a      	b.n	8009086 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	0f1b      	lsrs	r3, r3, #28
 8009074:	b2da      	uxtb	r2, r3
 8009076:	7dfb      	ldrb	r3, [r7, #23]
 8009078:	005b      	lsls	r3, r3, #1
 800907a:	4619      	mov	r1, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	440b      	add	r3, r1
 8009080:	3237      	adds	r2, #55	@ 0x37
 8009082:	b2d2      	uxtb	r2, r2
 8009084:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	011b      	lsls	r3, r3, #4
 800908a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800908c:	7dfb      	ldrb	r3, [r7, #23]
 800908e:	005b      	lsls	r3, r3, #1
 8009090:	3301      	adds	r3, #1
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	4413      	add	r3, r2
 8009096:	2200      	movs	r2, #0
 8009098:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800909a:	7dfb      	ldrb	r3, [r7, #23]
 800909c:	3301      	adds	r3, #1
 800909e:	75fb      	strb	r3, [r7, #23]
 80090a0:	7dfa      	ldrb	r2, [r7, #23]
 80090a2:	79fb      	ldrb	r3, [r7, #7]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d3d3      	bcc.n	8009050 <IntToUnicode+0x18>
  }
}
 80090a8:	bf00      	nop
 80090aa:	bf00      	nop
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
	...

080090b8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b098      	sub	sp, #96	@ 0x60
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80090c0:	f107 030c 	add.w	r3, r7, #12
 80090c4:	2254      	movs	r2, #84	@ 0x54
 80090c6:	2100      	movs	r1, #0
 80090c8:	4618      	mov	r0, r3
 80090ca:	f000 fb51 	bl	8009770 <memset>
  if(pcdHandle->Instance==USB)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a15      	ldr	r2, [pc, #84]	@ (8009128 <HAL_PCD_MspInit+0x70>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d123      	bne.n	8009120 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80090d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80090dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80090de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80090e2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80090e4:	f107 030c 	add.w	r3, r7, #12
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7fc f8b3 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d001      	beq.n	80090f8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80090f4:	f7f7 fbe4 	bl	80008c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80090f8:	4b0c      	ldr	r3, [pc, #48]	@ (800912c <HAL_PCD_MspInit+0x74>)
 80090fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090fc:	4a0b      	ldr	r2, [pc, #44]	@ (800912c <HAL_PCD_MspInit+0x74>)
 80090fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009102:	6593      	str	r3, [r2, #88]	@ 0x58
 8009104:	4b09      	ldr	r3, [pc, #36]	@ (800912c <HAL_PCD_MspInit+0x74>)
 8009106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009108:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800910c:	60bb      	str	r3, [r7, #8]
 800910e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009110:	2200      	movs	r2, #0
 8009112:	2100      	movs	r1, #0
 8009114:	2014      	movs	r0, #20
 8009116:	f7f9 f988 	bl	800242a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800911a:	2014      	movs	r0, #20
 800911c:	f7f9 f99f 	bl	800245e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009120:	bf00      	nop
 8009122:	3760      	adds	r7, #96	@ 0x60
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	40005c00 	.word	0x40005c00
 800912c:	40021000 	.word	0x40021000

08009130 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009144:	4619      	mov	r1, r3
 8009146:	4610      	mov	r0, r2
 8009148:	f7fe fd30 	bl	8007bac <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800914c:	bf00      	nop
 800914e:	3708      	adds	r7, #8
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009166:	78fa      	ldrb	r2, [r7, #3]
 8009168:	6879      	ldr	r1, [r7, #4]
 800916a:	4613      	mov	r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	4413      	add	r3, r2
 8009170:	00db      	lsls	r3, r3, #3
 8009172:	440b      	add	r3, r1
 8009174:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	78fb      	ldrb	r3, [r7, #3]
 800917c:	4619      	mov	r1, r3
 800917e:	f7fe fd6a 	bl	8007c56 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8009182:	bf00      	nop
 8009184:	3708      	adds	r7, #8
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b082      	sub	sp, #8
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
 8009192:	460b      	mov	r3, r1
 8009194:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800919c:	78fa      	ldrb	r2, [r7, #3]
 800919e:	6879      	ldr	r1, [r7, #4]
 80091a0:	4613      	mov	r3, r2
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	4413      	add	r3, r2
 80091a6:	00db      	lsls	r3, r3, #3
 80091a8:	440b      	add	r3, r1
 80091aa:	3324      	adds	r3, #36	@ 0x24
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	78fb      	ldrb	r3, [r7, #3]
 80091b0:	4619      	mov	r1, r3
 80091b2:	f7fe fdb3 	bl	8007d1c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80091b6:	bf00      	nop
 80091b8:	3708      	adds	r7, #8
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b082      	sub	sp, #8
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fe fec7 	bl	8007f60 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80091d2:	bf00      	nop
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80091e2:	2301      	movs	r3, #1
 80091e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	795b      	ldrb	r3, [r3, #5]
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d001      	beq.n	80091f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80091ee:	f7f7 fb67 	bl	80008c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80091f8:	7bfa      	ldrb	r2, [r7, #15]
 80091fa:	4611      	mov	r1, r2
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7fe fe71 	bl	8007ee4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009208:	4618      	mov	r0, r3
 800920a:	f7fe fe1d 	bl	8007e48 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800920e:	bf00      	nop
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
	...

08009218 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b082      	sub	sp, #8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009226:	4618      	mov	r0, r3
 8009228:	f7fe fe6c 	bl	8007f04 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	7a5b      	ldrb	r3, [r3, #9]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d005      	beq.n	8009240 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009234:	4b04      	ldr	r3, [pc, #16]	@ (8009248 <HAL_PCD_SuspendCallback+0x30>)
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	4a03      	ldr	r2, [pc, #12]	@ (8009248 <HAL_PCD_SuspendCallback+0x30>)
 800923a:	f043 0306 	orr.w	r3, r3, #6
 800923e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009240:	bf00      	nop
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	e000ed00 	.word	0xe000ed00

0800924c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	7a5b      	ldrb	r3, [r3, #9]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d007      	beq.n	800926c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800925c:	4b08      	ldr	r3, [pc, #32]	@ (8009280 <HAL_PCD_ResumeCallback+0x34>)
 800925e:	691b      	ldr	r3, [r3, #16]
 8009260:	4a07      	ldr	r2, [pc, #28]	@ (8009280 <HAL_PCD_ResumeCallback+0x34>)
 8009262:	f023 0306 	bic.w	r3, r3, #6
 8009266:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009268:	f000 f9f8 	bl	800965c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009272:	4618      	mov	r0, r3
 8009274:	f7fe fe5c 	bl	8007f30 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009278:	bf00      	nop
 800927a:	3708      	adds	r7, #8
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}
 8009280:	e000ed00 	.word	0xe000ed00

08009284 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b082      	sub	sp, #8
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800928c:	4a2b      	ldr	r2, [pc, #172]	@ (800933c <USBD_LL_Init+0xb8>)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a29      	ldr	r2, [pc, #164]	@ (800933c <USBD_LL_Init+0xb8>)
 8009298:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800929c:	4b27      	ldr	r3, [pc, #156]	@ (800933c <USBD_LL_Init+0xb8>)
 800929e:	4a28      	ldr	r2, [pc, #160]	@ (8009340 <USBD_LL_Init+0xbc>)
 80092a0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80092a2:	4b26      	ldr	r3, [pc, #152]	@ (800933c <USBD_LL_Init+0xb8>)
 80092a4:	2208      	movs	r2, #8
 80092a6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80092a8:	4b24      	ldr	r3, [pc, #144]	@ (800933c <USBD_LL_Init+0xb8>)
 80092aa:	2202      	movs	r2, #2
 80092ac:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80092ae:	4b23      	ldr	r3, [pc, #140]	@ (800933c <USBD_LL_Init+0xb8>)
 80092b0:	2202      	movs	r2, #2
 80092b2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80092b4:	4b21      	ldr	r3, [pc, #132]	@ (800933c <USBD_LL_Init+0xb8>)
 80092b6:	2200      	movs	r2, #0
 80092b8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80092ba:	4b20      	ldr	r3, [pc, #128]	@ (800933c <USBD_LL_Init+0xb8>)
 80092bc:	2200      	movs	r2, #0
 80092be:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80092c0:	4b1e      	ldr	r3, [pc, #120]	@ (800933c <USBD_LL_Init+0xb8>)
 80092c2:	2200      	movs	r2, #0
 80092c4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80092c6:	4b1d      	ldr	r3, [pc, #116]	@ (800933c <USBD_LL_Init+0xb8>)
 80092c8:	2200      	movs	r2, #0
 80092ca:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80092cc:	481b      	ldr	r0, [pc, #108]	@ (800933c <USBD_LL_Init+0xb8>)
 80092ce:	f7f9 fd09 	bl	8002ce4 <HAL_PCD_Init>
 80092d2:	4603      	mov	r3, r0
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d001      	beq.n	80092dc <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80092d8:	f7f7 faf2 	bl	80008c0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80092e2:	2318      	movs	r3, #24
 80092e4:	2200      	movs	r2, #0
 80092e6:	2100      	movs	r1, #0
 80092e8:	f7fb f990 	bl	800460c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80092f2:	2358      	movs	r3, #88	@ 0x58
 80092f4:	2200      	movs	r2, #0
 80092f6:	2180      	movs	r1, #128	@ 0x80
 80092f8:	f7fb f988 	bl	800460c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009302:	23c0      	movs	r3, #192	@ 0xc0
 8009304:	2200      	movs	r2, #0
 8009306:	2181      	movs	r1, #129	@ 0x81
 8009308:	f7fb f980 	bl	800460c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009312:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009316:	2200      	movs	r2, #0
 8009318:	2101      	movs	r1, #1
 800931a:	f7fb f977 	bl	800460c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009324:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009328:	2200      	movs	r2, #0
 800932a:	2182      	movs	r1, #130	@ 0x82
 800932c:	f7fb f96e 	bl	800460c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	3708      	adds	r7, #8
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	20001854 	.word	0x20001854
 8009340:	40005c00 	.word	0x40005c00

08009344 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800935a:	4618      	mov	r0, r3
 800935c:	f7f9 fd90 	bl	8002e80 <HAL_PCD_Start>
 8009360:	4603      	mov	r3, r0
 8009362:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009364:	7bfb      	ldrb	r3, [r7, #15]
 8009366:	4618      	mov	r0, r3
 8009368:	f000 f97e 	bl	8009668 <USBD_Get_USB_Status>
 800936c:	4603      	mov	r3, r0
 800936e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009370:	7bbb      	ldrb	r3, [r7, #14]
}
 8009372:	4618      	mov	r0, r3
 8009374:	3710      	adds	r7, #16
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b084      	sub	sp, #16
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	4608      	mov	r0, r1
 8009384:	4611      	mov	r1, r2
 8009386:	461a      	mov	r2, r3
 8009388:	4603      	mov	r3, r0
 800938a:	70fb      	strb	r3, [r7, #3]
 800938c:	460b      	mov	r3, r1
 800938e:	70bb      	strb	r3, [r7, #2]
 8009390:	4613      	mov	r3, r2
 8009392:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009394:	2300      	movs	r3, #0
 8009396:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009398:	2300      	movs	r3, #0
 800939a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80093a2:	78bb      	ldrb	r3, [r7, #2]
 80093a4:	883a      	ldrh	r2, [r7, #0]
 80093a6:	78f9      	ldrb	r1, [r7, #3]
 80093a8:	f7f9 fed7 	bl	800315a <HAL_PCD_EP_Open>
 80093ac:	4603      	mov	r3, r0
 80093ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093b0:	7bfb      	ldrb	r3, [r7, #15]
 80093b2:	4618      	mov	r0, r3
 80093b4:	f000 f958 	bl	8009668 <USBD_Get_USB_Status>
 80093b8:	4603      	mov	r3, r0
 80093ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3710      	adds	r7, #16
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093c6:	b580      	push	{r7, lr}
 80093c8:	b084      	sub	sp, #16
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
 80093ce:	460b      	mov	r3, r1
 80093d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093d2:	2300      	movs	r3, #0
 80093d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80093e0:	78fa      	ldrb	r2, [r7, #3]
 80093e2:	4611      	mov	r1, r2
 80093e4:	4618      	mov	r0, r3
 80093e6:	f7f9 ff17 	bl	8003218 <HAL_PCD_EP_Close>
 80093ea:	4603      	mov	r3, r0
 80093ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	4618      	mov	r0, r3
 80093f2:	f000 f939 	bl	8009668 <USBD_Get_USB_Status>
 80093f6:	4603      	mov	r3, r0
 80093f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	460b      	mov	r3, r1
 800940e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009414:	2300      	movs	r3, #0
 8009416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800941e:	78fa      	ldrb	r2, [r7, #3]
 8009420:	4611      	mov	r1, r2
 8009422:	4618      	mov	r0, r3
 8009424:	f7f9 ffc0 	bl	80033a8 <HAL_PCD_EP_SetStall>
 8009428:	4603      	mov	r3, r0
 800942a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	4618      	mov	r0, r3
 8009430:	f000 f91a 	bl	8009668 <USBD_Get_USB_Status>
 8009434:	4603      	mov	r3, r0
 8009436:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009438:	7bbb      	ldrb	r3, [r7, #14]
}
 800943a:	4618      	mov	r0, r3
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b084      	sub	sp, #16
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
 800944a:	460b      	mov	r3, r1
 800944c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009452:	2300      	movs	r3, #0
 8009454:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800945c:	78fa      	ldrb	r2, [r7, #3]
 800945e:	4611      	mov	r1, r2
 8009460:	4618      	mov	r0, r3
 8009462:	f7f9 fff3 	bl	800344c <HAL_PCD_EP_ClrStall>
 8009466:	4603      	mov	r3, r0
 8009468:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800946a:	7bfb      	ldrb	r3, [r7, #15]
 800946c:	4618      	mov	r0, r3
 800946e:	f000 f8fb 	bl	8009668 <USBD_Get_USB_Status>
 8009472:	4603      	mov	r3, r0
 8009474:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009476:	7bbb      	ldrb	r3, [r7, #14]
}
 8009478:	4618      	mov	r0, r3
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009480:	b480      	push	{r7}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	460b      	mov	r3, r1
 800948a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009492:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009494:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009498:	2b00      	cmp	r3, #0
 800949a:	da0b      	bge.n	80094b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800949c:	78fb      	ldrb	r3, [r7, #3]
 800949e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094a2:	68f9      	ldr	r1, [r7, #12]
 80094a4:	4613      	mov	r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	4413      	add	r3, r2
 80094aa:	00db      	lsls	r3, r3, #3
 80094ac:	440b      	add	r3, r1
 80094ae:	3312      	adds	r3, #18
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	e00b      	b.n	80094cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80094b4:	78fb      	ldrb	r3, [r7, #3]
 80094b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094ba:	68f9      	ldr	r1, [r7, #12]
 80094bc:	4613      	mov	r3, r2
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	4413      	add	r3, r2
 80094c2:	00db      	lsls	r3, r3, #3
 80094c4:	440b      	add	r3, r1
 80094c6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80094ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3714      	adds	r7, #20
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	460b      	mov	r3, r1
 80094e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094e4:	2300      	movs	r3, #0
 80094e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094e8:	2300      	movs	r3, #0
 80094ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80094f2:	78fa      	ldrb	r2, [r7, #3]
 80094f4:	4611      	mov	r1, r2
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7f9 fe0b 	bl	8003112 <HAL_PCD_SetAddress>
 80094fc:	4603      	mov	r3, r0
 80094fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009500:	7bfb      	ldrb	r3, [r7, #15]
 8009502:	4618      	mov	r0, r3
 8009504:	f000 f8b0 	bl	8009668 <USBD_Get_USB_Status>
 8009508:	4603      	mov	r3, r0
 800950a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800950c:	7bbb      	ldrb	r3, [r7, #14]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b086      	sub	sp, #24
 800951a:	af00      	add	r7, sp, #0
 800951c:	60f8      	str	r0, [r7, #12]
 800951e:	607a      	str	r2, [r7, #4]
 8009520:	603b      	str	r3, [r7, #0]
 8009522:	460b      	mov	r3, r1
 8009524:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800952a:	2300      	movs	r3, #0
 800952c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009534:	7af9      	ldrb	r1, [r7, #11]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	f7f9 fefe 	bl	800333a <HAL_PCD_EP_Transmit>
 800953e:	4603      	mov	r3, r0
 8009540:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009542:	7dfb      	ldrb	r3, [r7, #23]
 8009544:	4618      	mov	r0, r3
 8009546:	f000 f88f 	bl	8009668 <USBD_Get_USB_Status>
 800954a:	4603      	mov	r3, r0
 800954c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800954e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009550:	4618      	mov	r0, r3
 8009552:	3718      	adds	r7, #24
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	607a      	str	r2, [r7, #4]
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	460b      	mov	r3, r1
 8009566:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009568:	2300      	movs	r3, #0
 800956a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800956c:	2300      	movs	r3, #0
 800956e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009576:	7af9      	ldrb	r1, [r7, #11]
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	f7f9 fe94 	bl	80032a8 <HAL_PCD_EP_Receive>
 8009580:	4603      	mov	r3, r0
 8009582:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009584:	7dfb      	ldrb	r3, [r7, #23]
 8009586:	4618      	mov	r0, r3
 8009588:	f000 f86e 	bl	8009668 <USBD_Get_USB_Status>
 800958c:	4603      	mov	r3, r0
 800958e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009590:	7dbb      	ldrb	r3, [r7, #22]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3718      	adds	r7, #24
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b082      	sub	sp, #8
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	460b      	mov	r3, r1
 80095a4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80095ac:	78fa      	ldrb	r2, [r7, #3]
 80095ae:	4611      	mov	r1, r2
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7f9 feaa 	bl	800330a <HAL_PCD_EP_GetRxCount>
 80095b6:	4603      	mov	r3, r0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3708      	adds	r7, #8
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80095cc:	78fb      	ldrb	r3, [r7, #3]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d002      	beq.n	80095d8 <HAL_PCDEx_LPM_Callback+0x18>
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d013      	beq.n	80095fe <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80095d6:	e023      	b.n	8009620 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	7a5b      	ldrb	r3, [r3, #9]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d007      	beq.n	80095f0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80095e0:	f000 f83c 	bl	800965c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80095e4:	4b10      	ldr	r3, [pc, #64]	@ (8009628 <HAL_PCDEx_LPM_Callback+0x68>)
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	4a0f      	ldr	r2, [pc, #60]	@ (8009628 <HAL_PCDEx_LPM_Callback+0x68>)
 80095ea:	f023 0306 	bic.w	r3, r3, #6
 80095ee:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7fe fc9a 	bl	8007f30 <USBD_LL_Resume>
    break;
 80095fc:	e010      	b.n	8009620 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe fc7d 	bl	8007f04 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	7a5b      	ldrb	r3, [r3, #9]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d005      	beq.n	800961e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009612:	4b05      	ldr	r3, [pc, #20]	@ (8009628 <HAL_PCDEx_LPM_Callback+0x68>)
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	4a04      	ldr	r2, [pc, #16]	@ (8009628 <HAL_PCDEx_LPM_Callback+0x68>)
 8009618:	f043 0306 	orr.w	r3, r3, #6
 800961c:	6113      	str	r3, [r2, #16]
    break;
 800961e:	bf00      	nop
}
 8009620:	bf00      	nop
 8009622:	3708      	adds	r7, #8
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}
 8009628:	e000ed00 	.word	0xe000ed00

0800962c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009634:	4b03      	ldr	r3, [pc, #12]	@ (8009644 <USBD_static_malloc+0x18>)
}
 8009636:	4618      	mov	r0, r3
 8009638:	370c      	adds	r7, #12
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	20001b30 	.word	0x20001b30

08009648 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]

}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009660:	f7f6 fff6 	bl	8000650 <SystemClock_Config>
}
 8009664:	bf00      	nop
 8009666:	bd80      	pop	{r7, pc}

08009668 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	4603      	mov	r3, r0
 8009670:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009672:	2300      	movs	r3, #0
 8009674:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009676:	79fb      	ldrb	r3, [r7, #7]
 8009678:	2b03      	cmp	r3, #3
 800967a:	d817      	bhi.n	80096ac <USBD_Get_USB_Status+0x44>
 800967c:	a201      	add	r2, pc, #4	@ (adr r2, 8009684 <USBD_Get_USB_Status+0x1c>)
 800967e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009682:	bf00      	nop
 8009684:	08009695 	.word	0x08009695
 8009688:	0800969b 	.word	0x0800969b
 800968c:	080096a1 	.word	0x080096a1
 8009690:	080096a7 	.word	0x080096a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009694:	2300      	movs	r3, #0
 8009696:	73fb      	strb	r3, [r7, #15]
    break;
 8009698:	e00b      	b.n	80096b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800969a:	2303      	movs	r3, #3
 800969c:	73fb      	strb	r3, [r7, #15]
    break;
 800969e:	e008      	b.n	80096b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80096a0:	2301      	movs	r3, #1
 80096a2:	73fb      	strb	r3, [r7, #15]
    break;
 80096a4:	e005      	b.n	80096b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80096a6:	2303      	movs	r3, #3
 80096a8:	73fb      	strb	r3, [r7, #15]
    break;
 80096aa:	e002      	b.n	80096b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80096ac:	2303      	movs	r3, #3
 80096ae:	73fb      	strb	r3, [r7, #15]
    break;
 80096b0:	bf00      	nop
  }
  return usb_status;
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3714      	adds	r7, #20
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <sniprintf>:
 80096c0:	b40c      	push	{r2, r3}
 80096c2:	b530      	push	{r4, r5, lr}
 80096c4:	4b18      	ldr	r3, [pc, #96]	@ (8009728 <sniprintf+0x68>)
 80096c6:	1e0c      	subs	r4, r1, #0
 80096c8:	681d      	ldr	r5, [r3, #0]
 80096ca:	b09d      	sub	sp, #116	@ 0x74
 80096cc:	da08      	bge.n	80096e0 <sniprintf+0x20>
 80096ce:	238b      	movs	r3, #139	@ 0x8b
 80096d0:	602b      	str	r3, [r5, #0]
 80096d2:	f04f 30ff 	mov.w	r0, #4294967295
 80096d6:	b01d      	add	sp, #116	@ 0x74
 80096d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096dc:	b002      	add	sp, #8
 80096de:	4770      	bx	lr
 80096e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80096e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80096e8:	f04f 0300 	mov.w	r3, #0
 80096ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80096ee:	bf14      	ite	ne
 80096f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80096f4:	4623      	moveq	r3, r4
 80096f6:	9304      	str	r3, [sp, #16]
 80096f8:	9307      	str	r3, [sp, #28]
 80096fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80096fe:	9002      	str	r0, [sp, #8]
 8009700:	9006      	str	r0, [sp, #24]
 8009702:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009706:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009708:	ab21      	add	r3, sp, #132	@ 0x84
 800970a:	a902      	add	r1, sp, #8
 800970c:	4628      	mov	r0, r5
 800970e:	9301      	str	r3, [sp, #4]
 8009710:	f000 f9b6 	bl	8009a80 <_svfiprintf_r>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	bfbc      	itt	lt
 8009718:	238b      	movlt	r3, #139	@ 0x8b
 800971a:	602b      	strlt	r3, [r5, #0]
 800971c:	2c00      	cmp	r4, #0
 800971e:	d0da      	beq.n	80096d6 <sniprintf+0x16>
 8009720:	9b02      	ldr	r3, [sp, #8]
 8009722:	2200      	movs	r2, #0
 8009724:	701a      	strb	r2, [r3, #0]
 8009726:	e7d6      	b.n	80096d6 <sniprintf+0x16>
 8009728:	20000184 	.word	0x20000184

0800972c <siprintf>:
 800972c:	b40e      	push	{r1, r2, r3}
 800972e:	b510      	push	{r4, lr}
 8009730:	b09d      	sub	sp, #116	@ 0x74
 8009732:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009734:	9002      	str	r0, [sp, #8]
 8009736:	9006      	str	r0, [sp, #24]
 8009738:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800973c:	480a      	ldr	r0, [pc, #40]	@ (8009768 <siprintf+0x3c>)
 800973e:	9107      	str	r1, [sp, #28]
 8009740:	9104      	str	r1, [sp, #16]
 8009742:	490a      	ldr	r1, [pc, #40]	@ (800976c <siprintf+0x40>)
 8009744:	f853 2b04 	ldr.w	r2, [r3], #4
 8009748:	9105      	str	r1, [sp, #20]
 800974a:	2400      	movs	r4, #0
 800974c:	a902      	add	r1, sp, #8
 800974e:	6800      	ldr	r0, [r0, #0]
 8009750:	9301      	str	r3, [sp, #4]
 8009752:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009754:	f000 f994 	bl	8009a80 <_svfiprintf_r>
 8009758:	9b02      	ldr	r3, [sp, #8]
 800975a:	701c      	strb	r4, [r3, #0]
 800975c:	b01d      	add	sp, #116	@ 0x74
 800975e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009762:	b003      	add	sp, #12
 8009764:	4770      	bx	lr
 8009766:	bf00      	nop
 8009768:	20000184 	.word	0x20000184
 800976c:	ffff0208 	.word	0xffff0208

08009770 <memset>:
 8009770:	4402      	add	r2, r0
 8009772:	4603      	mov	r3, r0
 8009774:	4293      	cmp	r3, r2
 8009776:	d100      	bne.n	800977a <memset+0xa>
 8009778:	4770      	bx	lr
 800977a:	f803 1b01 	strb.w	r1, [r3], #1
 800977e:	e7f9      	b.n	8009774 <memset+0x4>

08009780 <__errno>:
 8009780:	4b01      	ldr	r3, [pc, #4]	@ (8009788 <__errno+0x8>)
 8009782:	6818      	ldr	r0, [r3, #0]
 8009784:	4770      	bx	lr
 8009786:	bf00      	nop
 8009788:	20000184 	.word	0x20000184

0800978c <__libc_init_array>:
 800978c:	b570      	push	{r4, r5, r6, lr}
 800978e:	4d0d      	ldr	r5, [pc, #52]	@ (80097c4 <__libc_init_array+0x38>)
 8009790:	4c0d      	ldr	r4, [pc, #52]	@ (80097c8 <__libc_init_array+0x3c>)
 8009792:	1b64      	subs	r4, r4, r5
 8009794:	10a4      	asrs	r4, r4, #2
 8009796:	2600      	movs	r6, #0
 8009798:	42a6      	cmp	r6, r4
 800979a:	d109      	bne.n	80097b0 <__libc_init_array+0x24>
 800979c:	4d0b      	ldr	r5, [pc, #44]	@ (80097cc <__libc_init_array+0x40>)
 800979e:	4c0c      	ldr	r4, [pc, #48]	@ (80097d0 <__libc_init_array+0x44>)
 80097a0:	f000 fc64 	bl	800a06c <_init>
 80097a4:	1b64      	subs	r4, r4, r5
 80097a6:	10a4      	asrs	r4, r4, #2
 80097a8:	2600      	movs	r6, #0
 80097aa:	42a6      	cmp	r6, r4
 80097ac:	d105      	bne.n	80097ba <__libc_init_array+0x2e>
 80097ae:	bd70      	pop	{r4, r5, r6, pc}
 80097b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80097b4:	4798      	blx	r3
 80097b6:	3601      	adds	r6, #1
 80097b8:	e7ee      	b.n	8009798 <__libc_init_array+0xc>
 80097ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80097be:	4798      	blx	r3
 80097c0:	3601      	adds	r6, #1
 80097c2:	e7f2      	b.n	80097aa <__libc_init_array+0x1e>
 80097c4:	0800a150 	.word	0x0800a150
 80097c8:	0800a150 	.word	0x0800a150
 80097cc:	0800a150 	.word	0x0800a150
 80097d0:	0800a154 	.word	0x0800a154

080097d4 <__retarget_lock_acquire_recursive>:
 80097d4:	4770      	bx	lr

080097d6 <__retarget_lock_release_recursive>:
 80097d6:	4770      	bx	lr

080097d8 <_free_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	4605      	mov	r5, r0
 80097dc:	2900      	cmp	r1, #0
 80097de:	d041      	beq.n	8009864 <_free_r+0x8c>
 80097e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097e4:	1f0c      	subs	r4, r1, #4
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	bfb8      	it	lt
 80097ea:	18e4      	addlt	r4, r4, r3
 80097ec:	f000 f8e0 	bl	80099b0 <__malloc_lock>
 80097f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009868 <_free_r+0x90>)
 80097f2:	6813      	ldr	r3, [r2, #0]
 80097f4:	b933      	cbnz	r3, 8009804 <_free_r+0x2c>
 80097f6:	6063      	str	r3, [r4, #4]
 80097f8:	6014      	str	r4, [r2, #0]
 80097fa:	4628      	mov	r0, r5
 80097fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009800:	f000 b8dc 	b.w	80099bc <__malloc_unlock>
 8009804:	42a3      	cmp	r3, r4
 8009806:	d908      	bls.n	800981a <_free_r+0x42>
 8009808:	6820      	ldr	r0, [r4, #0]
 800980a:	1821      	adds	r1, r4, r0
 800980c:	428b      	cmp	r3, r1
 800980e:	bf01      	itttt	eq
 8009810:	6819      	ldreq	r1, [r3, #0]
 8009812:	685b      	ldreq	r3, [r3, #4]
 8009814:	1809      	addeq	r1, r1, r0
 8009816:	6021      	streq	r1, [r4, #0]
 8009818:	e7ed      	b.n	80097f6 <_free_r+0x1e>
 800981a:	461a      	mov	r2, r3
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	b10b      	cbz	r3, 8009824 <_free_r+0x4c>
 8009820:	42a3      	cmp	r3, r4
 8009822:	d9fa      	bls.n	800981a <_free_r+0x42>
 8009824:	6811      	ldr	r1, [r2, #0]
 8009826:	1850      	adds	r0, r2, r1
 8009828:	42a0      	cmp	r0, r4
 800982a:	d10b      	bne.n	8009844 <_free_r+0x6c>
 800982c:	6820      	ldr	r0, [r4, #0]
 800982e:	4401      	add	r1, r0
 8009830:	1850      	adds	r0, r2, r1
 8009832:	4283      	cmp	r3, r0
 8009834:	6011      	str	r1, [r2, #0]
 8009836:	d1e0      	bne.n	80097fa <_free_r+0x22>
 8009838:	6818      	ldr	r0, [r3, #0]
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	6053      	str	r3, [r2, #4]
 800983e:	4408      	add	r0, r1
 8009840:	6010      	str	r0, [r2, #0]
 8009842:	e7da      	b.n	80097fa <_free_r+0x22>
 8009844:	d902      	bls.n	800984c <_free_r+0x74>
 8009846:	230c      	movs	r3, #12
 8009848:	602b      	str	r3, [r5, #0]
 800984a:	e7d6      	b.n	80097fa <_free_r+0x22>
 800984c:	6820      	ldr	r0, [r4, #0]
 800984e:	1821      	adds	r1, r4, r0
 8009850:	428b      	cmp	r3, r1
 8009852:	bf04      	itt	eq
 8009854:	6819      	ldreq	r1, [r3, #0]
 8009856:	685b      	ldreq	r3, [r3, #4]
 8009858:	6063      	str	r3, [r4, #4]
 800985a:	bf04      	itt	eq
 800985c:	1809      	addeq	r1, r1, r0
 800985e:	6021      	streq	r1, [r4, #0]
 8009860:	6054      	str	r4, [r2, #4]
 8009862:	e7ca      	b.n	80097fa <_free_r+0x22>
 8009864:	bd38      	pop	{r3, r4, r5, pc}
 8009866:	bf00      	nop
 8009868:	20001e94 	.word	0x20001e94

0800986c <sbrk_aligned>:
 800986c:	b570      	push	{r4, r5, r6, lr}
 800986e:	4e0f      	ldr	r6, [pc, #60]	@ (80098ac <sbrk_aligned+0x40>)
 8009870:	460c      	mov	r4, r1
 8009872:	6831      	ldr	r1, [r6, #0]
 8009874:	4605      	mov	r5, r0
 8009876:	b911      	cbnz	r1, 800987e <sbrk_aligned+0x12>
 8009878:	f000 fba4 	bl	8009fc4 <_sbrk_r>
 800987c:	6030      	str	r0, [r6, #0]
 800987e:	4621      	mov	r1, r4
 8009880:	4628      	mov	r0, r5
 8009882:	f000 fb9f 	bl	8009fc4 <_sbrk_r>
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	d103      	bne.n	8009892 <sbrk_aligned+0x26>
 800988a:	f04f 34ff 	mov.w	r4, #4294967295
 800988e:	4620      	mov	r0, r4
 8009890:	bd70      	pop	{r4, r5, r6, pc}
 8009892:	1cc4      	adds	r4, r0, #3
 8009894:	f024 0403 	bic.w	r4, r4, #3
 8009898:	42a0      	cmp	r0, r4
 800989a:	d0f8      	beq.n	800988e <sbrk_aligned+0x22>
 800989c:	1a21      	subs	r1, r4, r0
 800989e:	4628      	mov	r0, r5
 80098a0:	f000 fb90 	bl	8009fc4 <_sbrk_r>
 80098a4:	3001      	adds	r0, #1
 80098a6:	d1f2      	bne.n	800988e <sbrk_aligned+0x22>
 80098a8:	e7ef      	b.n	800988a <sbrk_aligned+0x1e>
 80098aa:	bf00      	nop
 80098ac:	20001e90 	.word	0x20001e90

080098b0 <_malloc_r>:
 80098b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098b4:	1ccd      	adds	r5, r1, #3
 80098b6:	f025 0503 	bic.w	r5, r5, #3
 80098ba:	3508      	adds	r5, #8
 80098bc:	2d0c      	cmp	r5, #12
 80098be:	bf38      	it	cc
 80098c0:	250c      	movcc	r5, #12
 80098c2:	2d00      	cmp	r5, #0
 80098c4:	4606      	mov	r6, r0
 80098c6:	db01      	blt.n	80098cc <_malloc_r+0x1c>
 80098c8:	42a9      	cmp	r1, r5
 80098ca:	d904      	bls.n	80098d6 <_malloc_r+0x26>
 80098cc:	230c      	movs	r3, #12
 80098ce:	6033      	str	r3, [r6, #0]
 80098d0:	2000      	movs	r0, #0
 80098d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099ac <_malloc_r+0xfc>
 80098da:	f000 f869 	bl	80099b0 <__malloc_lock>
 80098de:	f8d8 3000 	ldr.w	r3, [r8]
 80098e2:	461c      	mov	r4, r3
 80098e4:	bb44      	cbnz	r4, 8009938 <_malloc_r+0x88>
 80098e6:	4629      	mov	r1, r5
 80098e8:	4630      	mov	r0, r6
 80098ea:	f7ff ffbf 	bl	800986c <sbrk_aligned>
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	4604      	mov	r4, r0
 80098f2:	d158      	bne.n	80099a6 <_malloc_r+0xf6>
 80098f4:	f8d8 4000 	ldr.w	r4, [r8]
 80098f8:	4627      	mov	r7, r4
 80098fa:	2f00      	cmp	r7, #0
 80098fc:	d143      	bne.n	8009986 <_malloc_r+0xd6>
 80098fe:	2c00      	cmp	r4, #0
 8009900:	d04b      	beq.n	800999a <_malloc_r+0xea>
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	4639      	mov	r1, r7
 8009906:	4630      	mov	r0, r6
 8009908:	eb04 0903 	add.w	r9, r4, r3
 800990c:	f000 fb5a 	bl	8009fc4 <_sbrk_r>
 8009910:	4581      	cmp	r9, r0
 8009912:	d142      	bne.n	800999a <_malloc_r+0xea>
 8009914:	6821      	ldr	r1, [r4, #0]
 8009916:	1a6d      	subs	r5, r5, r1
 8009918:	4629      	mov	r1, r5
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff ffa6 	bl	800986c <sbrk_aligned>
 8009920:	3001      	adds	r0, #1
 8009922:	d03a      	beq.n	800999a <_malloc_r+0xea>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	442b      	add	r3, r5
 8009928:	6023      	str	r3, [r4, #0]
 800992a:	f8d8 3000 	ldr.w	r3, [r8]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	bb62      	cbnz	r2, 800998c <_malloc_r+0xdc>
 8009932:	f8c8 7000 	str.w	r7, [r8]
 8009936:	e00f      	b.n	8009958 <_malloc_r+0xa8>
 8009938:	6822      	ldr	r2, [r4, #0]
 800993a:	1b52      	subs	r2, r2, r5
 800993c:	d420      	bmi.n	8009980 <_malloc_r+0xd0>
 800993e:	2a0b      	cmp	r2, #11
 8009940:	d917      	bls.n	8009972 <_malloc_r+0xc2>
 8009942:	1961      	adds	r1, r4, r5
 8009944:	42a3      	cmp	r3, r4
 8009946:	6025      	str	r5, [r4, #0]
 8009948:	bf18      	it	ne
 800994a:	6059      	strne	r1, [r3, #4]
 800994c:	6863      	ldr	r3, [r4, #4]
 800994e:	bf08      	it	eq
 8009950:	f8c8 1000 	streq.w	r1, [r8]
 8009954:	5162      	str	r2, [r4, r5]
 8009956:	604b      	str	r3, [r1, #4]
 8009958:	4630      	mov	r0, r6
 800995a:	f000 f82f 	bl	80099bc <__malloc_unlock>
 800995e:	f104 000b 	add.w	r0, r4, #11
 8009962:	1d23      	adds	r3, r4, #4
 8009964:	f020 0007 	bic.w	r0, r0, #7
 8009968:	1ac2      	subs	r2, r0, r3
 800996a:	bf1c      	itt	ne
 800996c:	1a1b      	subne	r3, r3, r0
 800996e:	50a3      	strne	r3, [r4, r2]
 8009970:	e7af      	b.n	80098d2 <_malloc_r+0x22>
 8009972:	6862      	ldr	r2, [r4, #4]
 8009974:	42a3      	cmp	r3, r4
 8009976:	bf0c      	ite	eq
 8009978:	f8c8 2000 	streq.w	r2, [r8]
 800997c:	605a      	strne	r2, [r3, #4]
 800997e:	e7eb      	b.n	8009958 <_malloc_r+0xa8>
 8009980:	4623      	mov	r3, r4
 8009982:	6864      	ldr	r4, [r4, #4]
 8009984:	e7ae      	b.n	80098e4 <_malloc_r+0x34>
 8009986:	463c      	mov	r4, r7
 8009988:	687f      	ldr	r7, [r7, #4]
 800998a:	e7b6      	b.n	80098fa <_malloc_r+0x4a>
 800998c:	461a      	mov	r2, r3
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	42a3      	cmp	r3, r4
 8009992:	d1fb      	bne.n	800998c <_malloc_r+0xdc>
 8009994:	2300      	movs	r3, #0
 8009996:	6053      	str	r3, [r2, #4]
 8009998:	e7de      	b.n	8009958 <_malloc_r+0xa8>
 800999a:	230c      	movs	r3, #12
 800999c:	6033      	str	r3, [r6, #0]
 800999e:	4630      	mov	r0, r6
 80099a0:	f000 f80c 	bl	80099bc <__malloc_unlock>
 80099a4:	e794      	b.n	80098d0 <_malloc_r+0x20>
 80099a6:	6005      	str	r5, [r0, #0]
 80099a8:	e7d6      	b.n	8009958 <_malloc_r+0xa8>
 80099aa:	bf00      	nop
 80099ac:	20001e94 	.word	0x20001e94

080099b0 <__malloc_lock>:
 80099b0:	4801      	ldr	r0, [pc, #4]	@ (80099b8 <__malloc_lock+0x8>)
 80099b2:	f7ff bf0f 	b.w	80097d4 <__retarget_lock_acquire_recursive>
 80099b6:	bf00      	nop
 80099b8:	20001e8c 	.word	0x20001e8c

080099bc <__malloc_unlock>:
 80099bc:	4801      	ldr	r0, [pc, #4]	@ (80099c4 <__malloc_unlock+0x8>)
 80099be:	f7ff bf0a 	b.w	80097d6 <__retarget_lock_release_recursive>
 80099c2:	bf00      	nop
 80099c4:	20001e8c 	.word	0x20001e8c

080099c8 <__ssputs_r>:
 80099c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099cc:	688e      	ldr	r6, [r1, #8]
 80099ce:	461f      	mov	r7, r3
 80099d0:	42be      	cmp	r6, r7
 80099d2:	680b      	ldr	r3, [r1, #0]
 80099d4:	4682      	mov	sl, r0
 80099d6:	460c      	mov	r4, r1
 80099d8:	4690      	mov	r8, r2
 80099da:	d82d      	bhi.n	8009a38 <__ssputs_r+0x70>
 80099dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099e4:	d026      	beq.n	8009a34 <__ssputs_r+0x6c>
 80099e6:	6965      	ldr	r5, [r4, #20]
 80099e8:	6909      	ldr	r1, [r1, #16]
 80099ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099ee:	eba3 0901 	sub.w	r9, r3, r1
 80099f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099f6:	1c7b      	adds	r3, r7, #1
 80099f8:	444b      	add	r3, r9
 80099fa:	106d      	asrs	r5, r5, #1
 80099fc:	429d      	cmp	r5, r3
 80099fe:	bf38      	it	cc
 8009a00:	461d      	movcc	r5, r3
 8009a02:	0553      	lsls	r3, r2, #21
 8009a04:	d527      	bpl.n	8009a56 <__ssputs_r+0x8e>
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7ff ff52 	bl	80098b0 <_malloc_r>
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	b360      	cbz	r0, 8009a6a <__ssputs_r+0xa2>
 8009a10:	6921      	ldr	r1, [r4, #16]
 8009a12:	464a      	mov	r2, r9
 8009a14:	f000 fae6 	bl	8009fe4 <memcpy>
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a22:	81a3      	strh	r3, [r4, #12]
 8009a24:	6126      	str	r6, [r4, #16]
 8009a26:	6165      	str	r5, [r4, #20]
 8009a28:	444e      	add	r6, r9
 8009a2a:	eba5 0509 	sub.w	r5, r5, r9
 8009a2e:	6026      	str	r6, [r4, #0]
 8009a30:	60a5      	str	r5, [r4, #8]
 8009a32:	463e      	mov	r6, r7
 8009a34:	42be      	cmp	r6, r7
 8009a36:	d900      	bls.n	8009a3a <__ssputs_r+0x72>
 8009a38:	463e      	mov	r6, r7
 8009a3a:	6820      	ldr	r0, [r4, #0]
 8009a3c:	4632      	mov	r2, r6
 8009a3e:	4641      	mov	r1, r8
 8009a40:	f000 faa6 	bl	8009f90 <memmove>
 8009a44:	68a3      	ldr	r3, [r4, #8]
 8009a46:	1b9b      	subs	r3, r3, r6
 8009a48:	60a3      	str	r3, [r4, #8]
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	4433      	add	r3, r6
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	2000      	movs	r0, #0
 8009a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a56:	462a      	mov	r2, r5
 8009a58:	f000 fad2 	bl	800a000 <_realloc_r>
 8009a5c:	4606      	mov	r6, r0
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1e0      	bne.n	8009a24 <__ssputs_r+0x5c>
 8009a62:	6921      	ldr	r1, [r4, #16]
 8009a64:	4650      	mov	r0, sl
 8009a66:	f7ff feb7 	bl	80097d8 <_free_r>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	f8ca 3000 	str.w	r3, [sl]
 8009a70:	89a3      	ldrh	r3, [r4, #12]
 8009a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	e7e9      	b.n	8009a52 <__ssputs_r+0x8a>
	...

08009a80 <_svfiprintf_r>:
 8009a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	4698      	mov	r8, r3
 8009a86:	898b      	ldrh	r3, [r1, #12]
 8009a88:	061b      	lsls	r3, r3, #24
 8009a8a:	b09d      	sub	sp, #116	@ 0x74
 8009a8c:	4607      	mov	r7, r0
 8009a8e:	460d      	mov	r5, r1
 8009a90:	4614      	mov	r4, r2
 8009a92:	d510      	bpl.n	8009ab6 <_svfiprintf_r+0x36>
 8009a94:	690b      	ldr	r3, [r1, #16]
 8009a96:	b973      	cbnz	r3, 8009ab6 <_svfiprintf_r+0x36>
 8009a98:	2140      	movs	r1, #64	@ 0x40
 8009a9a:	f7ff ff09 	bl	80098b0 <_malloc_r>
 8009a9e:	6028      	str	r0, [r5, #0]
 8009aa0:	6128      	str	r0, [r5, #16]
 8009aa2:	b930      	cbnz	r0, 8009ab2 <_svfiprintf_r+0x32>
 8009aa4:	230c      	movs	r3, #12
 8009aa6:	603b      	str	r3, [r7, #0]
 8009aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8009aac:	b01d      	add	sp, #116	@ 0x74
 8009aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab2:	2340      	movs	r3, #64	@ 0x40
 8009ab4:	616b      	str	r3, [r5, #20]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aba:	2320      	movs	r3, #32
 8009abc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ac0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ac4:	2330      	movs	r3, #48	@ 0x30
 8009ac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c64 <_svfiprintf_r+0x1e4>
 8009aca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ace:	f04f 0901 	mov.w	r9, #1
 8009ad2:	4623      	mov	r3, r4
 8009ad4:	469a      	mov	sl, r3
 8009ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ada:	b10a      	cbz	r2, 8009ae0 <_svfiprintf_r+0x60>
 8009adc:	2a25      	cmp	r2, #37	@ 0x25
 8009ade:	d1f9      	bne.n	8009ad4 <_svfiprintf_r+0x54>
 8009ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8009ae4:	d00b      	beq.n	8009afe <_svfiprintf_r+0x7e>
 8009ae6:	465b      	mov	r3, fp
 8009ae8:	4622      	mov	r2, r4
 8009aea:	4629      	mov	r1, r5
 8009aec:	4638      	mov	r0, r7
 8009aee:	f7ff ff6b 	bl	80099c8 <__ssputs_r>
 8009af2:	3001      	adds	r0, #1
 8009af4:	f000 80a7 	beq.w	8009c46 <_svfiprintf_r+0x1c6>
 8009af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009afa:	445a      	add	r2, fp
 8009afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8009afe:	f89a 3000 	ldrb.w	r3, [sl]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	f000 809f 	beq.w	8009c46 <_svfiprintf_r+0x1c6>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b12:	f10a 0a01 	add.w	sl, sl, #1
 8009b16:	9304      	str	r3, [sp, #16]
 8009b18:	9307      	str	r3, [sp, #28]
 8009b1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b20:	4654      	mov	r4, sl
 8009b22:	2205      	movs	r2, #5
 8009b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b28:	484e      	ldr	r0, [pc, #312]	@ (8009c64 <_svfiprintf_r+0x1e4>)
 8009b2a:	f7f6 fb81 	bl	8000230 <memchr>
 8009b2e:	9a04      	ldr	r2, [sp, #16]
 8009b30:	b9d8      	cbnz	r0, 8009b6a <_svfiprintf_r+0xea>
 8009b32:	06d0      	lsls	r0, r2, #27
 8009b34:	bf44      	itt	mi
 8009b36:	2320      	movmi	r3, #32
 8009b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b3c:	0711      	lsls	r1, r2, #28
 8009b3e:	bf44      	itt	mi
 8009b40:	232b      	movmi	r3, #43	@ 0x2b
 8009b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b46:	f89a 3000 	ldrb.w	r3, [sl]
 8009b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b4c:	d015      	beq.n	8009b7a <_svfiprintf_r+0xfa>
 8009b4e:	9a07      	ldr	r2, [sp, #28]
 8009b50:	4654      	mov	r4, sl
 8009b52:	2000      	movs	r0, #0
 8009b54:	f04f 0c0a 	mov.w	ip, #10
 8009b58:	4621      	mov	r1, r4
 8009b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b5e:	3b30      	subs	r3, #48	@ 0x30
 8009b60:	2b09      	cmp	r3, #9
 8009b62:	d94b      	bls.n	8009bfc <_svfiprintf_r+0x17c>
 8009b64:	b1b0      	cbz	r0, 8009b94 <_svfiprintf_r+0x114>
 8009b66:	9207      	str	r2, [sp, #28]
 8009b68:	e014      	b.n	8009b94 <_svfiprintf_r+0x114>
 8009b6a:	eba0 0308 	sub.w	r3, r0, r8
 8009b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8009b72:	4313      	orrs	r3, r2
 8009b74:	9304      	str	r3, [sp, #16]
 8009b76:	46a2      	mov	sl, r4
 8009b78:	e7d2      	b.n	8009b20 <_svfiprintf_r+0xa0>
 8009b7a:	9b03      	ldr	r3, [sp, #12]
 8009b7c:	1d19      	adds	r1, r3, #4
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	9103      	str	r1, [sp, #12]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	bfbb      	ittet	lt
 8009b86:	425b      	neglt	r3, r3
 8009b88:	f042 0202 	orrlt.w	r2, r2, #2
 8009b8c:	9307      	strge	r3, [sp, #28]
 8009b8e:	9307      	strlt	r3, [sp, #28]
 8009b90:	bfb8      	it	lt
 8009b92:	9204      	strlt	r2, [sp, #16]
 8009b94:	7823      	ldrb	r3, [r4, #0]
 8009b96:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b98:	d10a      	bne.n	8009bb0 <_svfiprintf_r+0x130>
 8009b9a:	7863      	ldrb	r3, [r4, #1]
 8009b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b9e:	d132      	bne.n	8009c06 <_svfiprintf_r+0x186>
 8009ba0:	9b03      	ldr	r3, [sp, #12]
 8009ba2:	1d1a      	adds	r2, r3, #4
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	9203      	str	r2, [sp, #12]
 8009ba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bac:	3402      	adds	r4, #2
 8009bae:	9305      	str	r3, [sp, #20]
 8009bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c74 <_svfiprintf_r+0x1f4>
 8009bb4:	7821      	ldrb	r1, [r4, #0]
 8009bb6:	2203      	movs	r2, #3
 8009bb8:	4650      	mov	r0, sl
 8009bba:	f7f6 fb39 	bl	8000230 <memchr>
 8009bbe:	b138      	cbz	r0, 8009bd0 <_svfiprintf_r+0x150>
 8009bc0:	9b04      	ldr	r3, [sp, #16]
 8009bc2:	eba0 000a 	sub.w	r0, r0, sl
 8009bc6:	2240      	movs	r2, #64	@ 0x40
 8009bc8:	4082      	lsls	r2, r0
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	3401      	adds	r4, #1
 8009bce:	9304      	str	r3, [sp, #16]
 8009bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd4:	4824      	ldr	r0, [pc, #144]	@ (8009c68 <_svfiprintf_r+0x1e8>)
 8009bd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bda:	2206      	movs	r2, #6
 8009bdc:	f7f6 fb28 	bl	8000230 <memchr>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d036      	beq.n	8009c52 <_svfiprintf_r+0x1d2>
 8009be4:	4b21      	ldr	r3, [pc, #132]	@ (8009c6c <_svfiprintf_r+0x1ec>)
 8009be6:	bb1b      	cbnz	r3, 8009c30 <_svfiprintf_r+0x1b0>
 8009be8:	9b03      	ldr	r3, [sp, #12]
 8009bea:	3307      	adds	r3, #7
 8009bec:	f023 0307 	bic.w	r3, r3, #7
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	9303      	str	r3, [sp, #12]
 8009bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf6:	4433      	add	r3, r6
 8009bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bfa:	e76a      	b.n	8009ad2 <_svfiprintf_r+0x52>
 8009bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c00:	460c      	mov	r4, r1
 8009c02:	2001      	movs	r0, #1
 8009c04:	e7a8      	b.n	8009b58 <_svfiprintf_r+0xd8>
 8009c06:	2300      	movs	r3, #0
 8009c08:	3401      	adds	r4, #1
 8009c0a:	9305      	str	r3, [sp, #20]
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	f04f 0c0a 	mov.w	ip, #10
 8009c12:	4620      	mov	r0, r4
 8009c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c18:	3a30      	subs	r2, #48	@ 0x30
 8009c1a:	2a09      	cmp	r2, #9
 8009c1c:	d903      	bls.n	8009c26 <_svfiprintf_r+0x1a6>
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d0c6      	beq.n	8009bb0 <_svfiprintf_r+0x130>
 8009c22:	9105      	str	r1, [sp, #20]
 8009c24:	e7c4      	b.n	8009bb0 <_svfiprintf_r+0x130>
 8009c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	e7f0      	b.n	8009c12 <_svfiprintf_r+0x192>
 8009c30:	ab03      	add	r3, sp, #12
 8009c32:	9300      	str	r3, [sp, #0]
 8009c34:	462a      	mov	r2, r5
 8009c36:	4b0e      	ldr	r3, [pc, #56]	@ (8009c70 <_svfiprintf_r+0x1f0>)
 8009c38:	a904      	add	r1, sp, #16
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	f3af 8000 	nop.w
 8009c40:	1c42      	adds	r2, r0, #1
 8009c42:	4606      	mov	r6, r0
 8009c44:	d1d6      	bne.n	8009bf4 <_svfiprintf_r+0x174>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	065b      	lsls	r3, r3, #25
 8009c4a:	f53f af2d 	bmi.w	8009aa8 <_svfiprintf_r+0x28>
 8009c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c50:	e72c      	b.n	8009aac <_svfiprintf_r+0x2c>
 8009c52:	ab03      	add	r3, sp, #12
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	462a      	mov	r2, r5
 8009c58:	4b05      	ldr	r3, [pc, #20]	@ (8009c70 <_svfiprintf_r+0x1f0>)
 8009c5a:	a904      	add	r1, sp, #16
 8009c5c:	4638      	mov	r0, r7
 8009c5e:	f000 f879 	bl	8009d54 <_printf_i>
 8009c62:	e7ed      	b.n	8009c40 <_svfiprintf_r+0x1c0>
 8009c64:	0800a114 	.word	0x0800a114
 8009c68:	0800a11e 	.word	0x0800a11e
 8009c6c:	00000000 	.word	0x00000000
 8009c70:	080099c9 	.word	0x080099c9
 8009c74:	0800a11a 	.word	0x0800a11a

08009c78 <_printf_common>:
 8009c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c7c:	4616      	mov	r6, r2
 8009c7e:	4698      	mov	r8, r3
 8009c80:	688a      	ldr	r2, [r1, #8]
 8009c82:	690b      	ldr	r3, [r1, #16]
 8009c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	bfb8      	it	lt
 8009c8c:	4613      	movlt	r3, r2
 8009c8e:	6033      	str	r3, [r6, #0]
 8009c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c94:	4607      	mov	r7, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	b10a      	cbz	r2, 8009c9e <_printf_common+0x26>
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	6033      	str	r3, [r6, #0]
 8009c9e:	6823      	ldr	r3, [r4, #0]
 8009ca0:	0699      	lsls	r1, r3, #26
 8009ca2:	bf42      	ittt	mi
 8009ca4:	6833      	ldrmi	r3, [r6, #0]
 8009ca6:	3302      	addmi	r3, #2
 8009ca8:	6033      	strmi	r3, [r6, #0]
 8009caa:	6825      	ldr	r5, [r4, #0]
 8009cac:	f015 0506 	ands.w	r5, r5, #6
 8009cb0:	d106      	bne.n	8009cc0 <_printf_common+0x48>
 8009cb2:	f104 0a19 	add.w	sl, r4, #25
 8009cb6:	68e3      	ldr	r3, [r4, #12]
 8009cb8:	6832      	ldr	r2, [r6, #0]
 8009cba:	1a9b      	subs	r3, r3, r2
 8009cbc:	42ab      	cmp	r3, r5
 8009cbe:	dc26      	bgt.n	8009d0e <_printf_common+0x96>
 8009cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009cc4:	6822      	ldr	r2, [r4, #0]
 8009cc6:	3b00      	subs	r3, #0
 8009cc8:	bf18      	it	ne
 8009cca:	2301      	movne	r3, #1
 8009ccc:	0692      	lsls	r2, r2, #26
 8009cce:	d42b      	bmi.n	8009d28 <_printf_common+0xb0>
 8009cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	47c8      	blx	r9
 8009cda:	3001      	adds	r0, #1
 8009cdc:	d01e      	beq.n	8009d1c <_printf_common+0xa4>
 8009cde:	6823      	ldr	r3, [r4, #0]
 8009ce0:	6922      	ldr	r2, [r4, #16]
 8009ce2:	f003 0306 	and.w	r3, r3, #6
 8009ce6:	2b04      	cmp	r3, #4
 8009ce8:	bf02      	ittt	eq
 8009cea:	68e5      	ldreq	r5, [r4, #12]
 8009cec:	6833      	ldreq	r3, [r6, #0]
 8009cee:	1aed      	subeq	r5, r5, r3
 8009cf0:	68a3      	ldr	r3, [r4, #8]
 8009cf2:	bf0c      	ite	eq
 8009cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cf8:	2500      	movne	r5, #0
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	bfc4      	itt	gt
 8009cfe:	1a9b      	subgt	r3, r3, r2
 8009d00:	18ed      	addgt	r5, r5, r3
 8009d02:	2600      	movs	r6, #0
 8009d04:	341a      	adds	r4, #26
 8009d06:	42b5      	cmp	r5, r6
 8009d08:	d11a      	bne.n	8009d40 <_printf_common+0xc8>
 8009d0a:	2000      	movs	r0, #0
 8009d0c:	e008      	b.n	8009d20 <_printf_common+0xa8>
 8009d0e:	2301      	movs	r3, #1
 8009d10:	4652      	mov	r2, sl
 8009d12:	4641      	mov	r1, r8
 8009d14:	4638      	mov	r0, r7
 8009d16:	47c8      	blx	r9
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d103      	bne.n	8009d24 <_printf_common+0xac>
 8009d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d24:	3501      	adds	r5, #1
 8009d26:	e7c6      	b.n	8009cb6 <_printf_common+0x3e>
 8009d28:	18e1      	adds	r1, r4, r3
 8009d2a:	1c5a      	adds	r2, r3, #1
 8009d2c:	2030      	movs	r0, #48	@ 0x30
 8009d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d32:	4422      	add	r2, r4
 8009d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d3c:	3302      	adds	r3, #2
 8009d3e:	e7c7      	b.n	8009cd0 <_printf_common+0x58>
 8009d40:	2301      	movs	r3, #1
 8009d42:	4622      	mov	r2, r4
 8009d44:	4641      	mov	r1, r8
 8009d46:	4638      	mov	r0, r7
 8009d48:	47c8      	blx	r9
 8009d4a:	3001      	adds	r0, #1
 8009d4c:	d0e6      	beq.n	8009d1c <_printf_common+0xa4>
 8009d4e:	3601      	adds	r6, #1
 8009d50:	e7d9      	b.n	8009d06 <_printf_common+0x8e>
	...

08009d54 <_printf_i>:
 8009d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d58:	7e0f      	ldrb	r7, [r1, #24]
 8009d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d5c:	2f78      	cmp	r7, #120	@ 0x78
 8009d5e:	4691      	mov	r9, r2
 8009d60:	4680      	mov	r8, r0
 8009d62:	460c      	mov	r4, r1
 8009d64:	469a      	mov	sl, r3
 8009d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d6a:	d807      	bhi.n	8009d7c <_printf_i+0x28>
 8009d6c:	2f62      	cmp	r7, #98	@ 0x62
 8009d6e:	d80a      	bhi.n	8009d86 <_printf_i+0x32>
 8009d70:	2f00      	cmp	r7, #0
 8009d72:	f000 80d1 	beq.w	8009f18 <_printf_i+0x1c4>
 8009d76:	2f58      	cmp	r7, #88	@ 0x58
 8009d78:	f000 80b8 	beq.w	8009eec <_printf_i+0x198>
 8009d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d84:	e03a      	b.n	8009dfc <_printf_i+0xa8>
 8009d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d8a:	2b15      	cmp	r3, #21
 8009d8c:	d8f6      	bhi.n	8009d7c <_printf_i+0x28>
 8009d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8009d94 <_printf_i+0x40>)
 8009d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d94:	08009ded 	.word	0x08009ded
 8009d98:	08009e01 	.word	0x08009e01
 8009d9c:	08009d7d 	.word	0x08009d7d
 8009da0:	08009d7d 	.word	0x08009d7d
 8009da4:	08009d7d 	.word	0x08009d7d
 8009da8:	08009d7d 	.word	0x08009d7d
 8009dac:	08009e01 	.word	0x08009e01
 8009db0:	08009d7d 	.word	0x08009d7d
 8009db4:	08009d7d 	.word	0x08009d7d
 8009db8:	08009d7d 	.word	0x08009d7d
 8009dbc:	08009d7d 	.word	0x08009d7d
 8009dc0:	08009eff 	.word	0x08009eff
 8009dc4:	08009e2b 	.word	0x08009e2b
 8009dc8:	08009eb9 	.word	0x08009eb9
 8009dcc:	08009d7d 	.word	0x08009d7d
 8009dd0:	08009d7d 	.word	0x08009d7d
 8009dd4:	08009f21 	.word	0x08009f21
 8009dd8:	08009d7d 	.word	0x08009d7d
 8009ddc:	08009e2b 	.word	0x08009e2b
 8009de0:	08009d7d 	.word	0x08009d7d
 8009de4:	08009d7d 	.word	0x08009d7d
 8009de8:	08009ec1 	.word	0x08009ec1
 8009dec:	6833      	ldr	r3, [r6, #0]
 8009dee:	1d1a      	adds	r2, r3, #4
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	6032      	str	r2, [r6, #0]
 8009df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e09c      	b.n	8009f3a <_printf_i+0x1e6>
 8009e00:	6833      	ldr	r3, [r6, #0]
 8009e02:	6820      	ldr	r0, [r4, #0]
 8009e04:	1d19      	adds	r1, r3, #4
 8009e06:	6031      	str	r1, [r6, #0]
 8009e08:	0606      	lsls	r6, r0, #24
 8009e0a:	d501      	bpl.n	8009e10 <_printf_i+0xbc>
 8009e0c:	681d      	ldr	r5, [r3, #0]
 8009e0e:	e003      	b.n	8009e18 <_printf_i+0xc4>
 8009e10:	0645      	lsls	r5, r0, #25
 8009e12:	d5fb      	bpl.n	8009e0c <_printf_i+0xb8>
 8009e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e18:	2d00      	cmp	r5, #0
 8009e1a:	da03      	bge.n	8009e24 <_printf_i+0xd0>
 8009e1c:	232d      	movs	r3, #45	@ 0x2d
 8009e1e:	426d      	negs	r5, r5
 8009e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e24:	4858      	ldr	r0, [pc, #352]	@ (8009f88 <_printf_i+0x234>)
 8009e26:	230a      	movs	r3, #10
 8009e28:	e011      	b.n	8009e4e <_printf_i+0xfa>
 8009e2a:	6821      	ldr	r1, [r4, #0]
 8009e2c:	6833      	ldr	r3, [r6, #0]
 8009e2e:	0608      	lsls	r0, r1, #24
 8009e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e34:	d402      	bmi.n	8009e3c <_printf_i+0xe8>
 8009e36:	0649      	lsls	r1, r1, #25
 8009e38:	bf48      	it	mi
 8009e3a:	b2ad      	uxthmi	r5, r5
 8009e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e3e:	4852      	ldr	r0, [pc, #328]	@ (8009f88 <_printf_i+0x234>)
 8009e40:	6033      	str	r3, [r6, #0]
 8009e42:	bf14      	ite	ne
 8009e44:	230a      	movne	r3, #10
 8009e46:	2308      	moveq	r3, #8
 8009e48:	2100      	movs	r1, #0
 8009e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e4e:	6866      	ldr	r6, [r4, #4]
 8009e50:	60a6      	str	r6, [r4, #8]
 8009e52:	2e00      	cmp	r6, #0
 8009e54:	db05      	blt.n	8009e62 <_printf_i+0x10e>
 8009e56:	6821      	ldr	r1, [r4, #0]
 8009e58:	432e      	orrs	r6, r5
 8009e5a:	f021 0104 	bic.w	r1, r1, #4
 8009e5e:	6021      	str	r1, [r4, #0]
 8009e60:	d04b      	beq.n	8009efa <_printf_i+0x1a6>
 8009e62:	4616      	mov	r6, r2
 8009e64:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e68:	fb03 5711 	mls	r7, r3, r1, r5
 8009e6c:	5dc7      	ldrb	r7, [r0, r7]
 8009e6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e72:	462f      	mov	r7, r5
 8009e74:	42bb      	cmp	r3, r7
 8009e76:	460d      	mov	r5, r1
 8009e78:	d9f4      	bls.n	8009e64 <_printf_i+0x110>
 8009e7a:	2b08      	cmp	r3, #8
 8009e7c:	d10b      	bne.n	8009e96 <_printf_i+0x142>
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	07df      	lsls	r7, r3, #31
 8009e82:	d508      	bpl.n	8009e96 <_printf_i+0x142>
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	6861      	ldr	r1, [r4, #4]
 8009e88:	4299      	cmp	r1, r3
 8009e8a:	bfde      	ittt	le
 8009e8c:	2330      	movle	r3, #48	@ 0x30
 8009e8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e96:	1b92      	subs	r2, r2, r6
 8009e98:	6122      	str	r2, [r4, #16]
 8009e9a:	f8cd a000 	str.w	sl, [sp]
 8009e9e:	464b      	mov	r3, r9
 8009ea0:	aa03      	add	r2, sp, #12
 8009ea2:	4621      	mov	r1, r4
 8009ea4:	4640      	mov	r0, r8
 8009ea6:	f7ff fee7 	bl	8009c78 <_printf_common>
 8009eaa:	3001      	adds	r0, #1
 8009eac:	d14a      	bne.n	8009f44 <_printf_i+0x1f0>
 8009eae:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb2:	b004      	add	sp, #16
 8009eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb8:	6823      	ldr	r3, [r4, #0]
 8009eba:	f043 0320 	orr.w	r3, r3, #32
 8009ebe:	6023      	str	r3, [r4, #0]
 8009ec0:	4832      	ldr	r0, [pc, #200]	@ (8009f8c <_printf_i+0x238>)
 8009ec2:	2778      	movs	r7, #120	@ 0x78
 8009ec4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ec8:	6823      	ldr	r3, [r4, #0]
 8009eca:	6831      	ldr	r1, [r6, #0]
 8009ecc:	061f      	lsls	r7, r3, #24
 8009ece:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ed2:	d402      	bmi.n	8009eda <_printf_i+0x186>
 8009ed4:	065f      	lsls	r7, r3, #25
 8009ed6:	bf48      	it	mi
 8009ed8:	b2ad      	uxthmi	r5, r5
 8009eda:	6031      	str	r1, [r6, #0]
 8009edc:	07d9      	lsls	r1, r3, #31
 8009ede:	bf44      	itt	mi
 8009ee0:	f043 0320 	orrmi.w	r3, r3, #32
 8009ee4:	6023      	strmi	r3, [r4, #0]
 8009ee6:	b11d      	cbz	r5, 8009ef0 <_printf_i+0x19c>
 8009ee8:	2310      	movs	r3, #16
 8009eea:	e7ad      	b.n	8009e48 <_printf_i+0xf4>
 8009eec:	4826      	ldr	r0, [pc, #152]	@ (8009f88 <_printf_i+0x234>)
 8009eee:	e7e9      	b.n	8009ec4 <_printf_i+0x170>
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	f023 0320 	bic.w	r3, r3, #32
 8009ef6:	6023      	str	r3, [r4, #0]
 8009ef8:	e7f6      	b.n	8009ee8 <_printf_i+0x194>
 8009efa:	4616      	mov	r6, r2
 8009efc:	e7bd      	b.n	8009e7a <_printf_i+0x126>
 8009efe:	6833      	ldr	r3, [r6, #0]
 8009f00:	6825      	ldr	r5, [r4, #0]
 8009f02:	6961      	ldr	r1, [r4, #20]
 8009f04:	1d18      	adds	r0, r3, #4
 8009f06:	6030      	str	r0, [r6, #0]
 8009f08:	062e      	lsls	r6, r5, #24
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	d501      	bpl.n	8009f12 <_printf_i+0x1be>
 8009f0e:	6019      	str	r1, [r3, #0]
 8009f10:	e002      	b.n	8009f18 <_printf_i+0x1c4>
 8009f12:	0668      	lsls	r0, r5, #25
 8009f14:	d5fb      	bpl.n	8009f0e <_printf_i+0x1ba>
 8009f16:	8019      	strh	r1, [r3, #0]
 8009f18:	2300      	movs	r3, #0
 8009f1a:	6123      	str	r3, [r4, #16]
 8009f1c:	4616      	mov	r6, r2
 8009f1e:	e7bc      	b.n	8009e9a <_printf_i+0x146>
 8009f20:	6833      	ldr	r3, [r6, #0]
 8009f22:	1d1a      	adds	r2, r3, #4
 8009f24:	6032      	str	r2, [r6, #0]
 8009f26:	681e      	ldr	r6, [r3, #0]
 8009f28:	6862      	ldr	r2, [r4, #4]
 8009f2a:	2100      	movs	r1, #0
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f7f6 f97f 	bl	8000230 <memchr>
 8009f32:	b108      	cbz	r0, 8009f38 <_printf_i+0x1e4>
 8009f34:	1b80      	subs	r0, r0, r6
 8009f36:	6060      	str	r0, [r4, #4]
 8009f38:	6863      	ldr	r3, [r4, #4]
 8009f3a:	6123      	str	r3, [r4, #16]
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f42:	e7aa      	b.n	8009e9a <_printf_i+0x146>
 8009f44:	6923      	ldr	r3, [r4, #16]
 8009f46:	4632      	mov	r2, r6
 8009f48:	4649      	mov	r1, r9
 8009f4a:	4640      	mov	r0, r8
 8009f4c:	47d0      	blx	sl
 8009f4e:	3001      	adds	r0, #1
 8009f50:	d0ad      	beq.n	8009eae <_printf_i+0x15a>
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	079b      	lsls	r3, r3, #30
 8009f56:	d413      	bmi.n	8009f80 <_printf_i+0x22c>
 8009f58:	68e0      	ldr	r0, [r4, #12]
 8009f5a:	9b03      	ldr	r3, [sp, #12]
 8009f5c:	4298      	cmp	r0, r3
 8009f5e:	bfb8      	it	lt
 8009f60:	4618      	movlt	r0, r3
 8009f62:	e7a6      	b.n	8009eb2 <_printf_i+0x15e>
 8009f64:	2301      	movs	r3, #1
 8009f66:	4632      	mov	r2, r6
 8009f68:	4649      	mov	r1, r9
 8009f6a:	4640      	mov	r0, r8
 8009f6c:	47d0      	blx	sl
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d09d      	beq.n	8009eae <_printf_i+0x15a>
 8009f72:	3501      	adds	r5, #1
 8009f74:	68e3      	ldr	r3, [r4, #12]
 8009f76:	9903      	ldr	r1, [sp, #12]
 8009f78:	1a5b      	subs	r3, r3, r1
 8009f7a:	42ab      	cmp	r3, r5
 8009f7c:	dcf2      	bgt.n	8009f64 <_printf_i+0x210>
 8009f7e:	e7eb      	b.n	8009f58 <_printf_i+0x204>
 8009f80:	2500      	movs	r5, #0
 8009f82:	f104 0619 	add.w	r6, r4, #25
 8009f86:	e7f5      	b.n	8009f74 <_printf_i+0x220>
 8009f88:	0800a125 	.word	0x0800a125
 8009f8c:	0800a136 	.word	0x0800a136

08009f90 <memmove>:
 8009f90:	4288      	cmp	r0, r1
 8009f92:	b510      	push	{r4, lr}
 8009f94:	eb01 0402 	add.w	r4, r1, r2
 8009f98:	d902      	bls.n	8009fa0 <memmove+0x10>
 8009f9a:	4284      	cmp	r4, r0
 8009f9c:	4623      	mov	r3, r4
 8009f9e:	d807      	bhi.n	8009fb0 <memmove+0x20>
 8009fa0:	1e43      	subs	r3, r0, #1
 8009fa2:	42a1      	cmp	r1, r4
 8009fa4:	d008      	beq.n	8009fb8 <memmove+0x28>
 8009fa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009faa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009fae:	e7f8      	b.n	8009fa2 <memmove+0x12>
 8009fb0:	4402      	add	r2, r0
 8009fb2:	4601      	mov	r1, r0
 8009fb4:	428a      	cmp	r2, r1
 8009fb6:	d100      	bne.n	8009fba <memmove+0x2a>
 8009fb8:	bd10      	pop	{r4, pc}
 8009fba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009fc2:	e7f7      	b.n	8009fb4 <memmove+0x24>

08009fc4 <_sbrk_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4d06      	ldr	r5, [pc, #24]	@ (8009fe0 <_sbrk_r+0x1c>)
 8009fc8:	2300      	movs	r3, #0
 8009fca:	4604      	mov	r4, r0
 8009fcc:	4608      	mov	r0, r1
 8009fce:	602b      	str	r3, [r5, #0]
 8009fd0:	f7f6 fd6e 	bl	8000ab0 <_sbrk>
 8009fd4:	1c43      	adds	r3, r0, #1
 8009fd6:	d102      	bne.n	8009fde <_sbrk_r+0x1a>
 8009fd8:	682b      	ldr	r3, [r5, #0]
 8009fda:	b103      	cbz	r3, 8009fde <_sbrk_r+0x1a>
 8009fdc:	6023      	str	r3, [r4, #0]
 8009fde:	bd38      	pop	{r3, r4, r5, pc}
 8009fe0:	20001e88 	.word	0x20001e88

08009fe4 <memcpy>:
 8009fe4:	440a      	add	r2, r1
 8009fe6:	4291      	cmp	r1, r2
 8009fe8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fec:	d100      	bne.n	8009ff0 <memcpy+0xc>
 8009fee:	4770      	bx	lr
 8009ff0:	b510      	push	{r4, lr}
 8009ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ffa:	4291      	cmp	r1, r2
 8009ffc:	d1f9      	bne.n	8009ff2 <memcpy+0xe>
 8009ffe:	bd10      	pop	{r4, pc}

0800a000 <_realloc_r>:
 800a000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a004:	4607      	mov	r7, r0
 800a006:	4614      	mov	r4, r2
 800a008:	460d      	mov	r5, r1
 800a00a:	b921      	cbnz	r1, 800a016 <_realloc_r+0x16>
 800a00c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a010:	4611      	mov	r1, r2
 800a012:	f7ff bc4d 	b.w	80098b0 <_malloc_r>
 800a016:	b92a      	cbnz	r2, 800a024 <_realloc_r+0x24>
 800a018:	f7ff fbde 	bl	80097d8 <_free_r>
 800a01c:	4625      	mov	r5, r4
 800a01e:	4628      	mov	r0, r5
 800a020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a024:	f000 f81a 	bl	800a05c <_malloc_usable_size_r>
 800a028:	4284      	cmp	r4, r0
 800a02a:	4606      	mov	r6, r0
 800a02c:	d802      	bhi.n	800a034 <_realloc_r+0x34>
 800a02e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a032:	d8f4      	bhi.n	800a01e <_realloc_r+0x1e>
 800a034:	4621      	mov	r1, r4
 800a036:	4638      	mov	r0, r7
 800a038:	f7ff fc3a 	bl	80098b0 <_malloc_r>
 800a03c:	4680      	mov	r8, r0
 800a03e:	b908      	cbnz	r0, 800a044 <_realloc_r+0x44>
 800a040:	4645      	mov	r5, r8
 800a042:	e7ec      	b.n	800a01e <_realloc_r+0x1e>
 800a044:	42b4      	cmp	r4, r6
 800a046:	4622      	mov	r2, r4
 800a048:	4629      	mov	r1, r5
 800a04a:	bf28      	it	cs
 800a04c:	4632      	movcs	r2, r6
 800a04e:	f7ff ffc9 	bl	8009fe4 <memcpy>
 800a052:	4629      	mov	r1, r5
 800a054:	4638      	mov	r0, r7
 800a056:	f7ff fbbf 	bl	80097d8 <_free_r>
 800a05a:	e7f1      	b.n	800a040 <_realloc_r+0x40>

0800a05c <_malloc_usable_size_r>:
 800a05c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a060:	1f18      	subs	r0, r3, #4
 800a062:	2b00      	cmp	r3, #0
 800a064:	bfbc      	itt	lt
 800a066:	580b      	ldrlt	r3, [r1, r0]
 800a068:	18c0      	addlt	r0, r0, r3
 800a06a:	4770      	bx	lr

0800a06c <_init>:
 800a06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06e:	bf00      	nop
 800a070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a072:	bc08      	pop	{r3}
 800a074:	469e      	mov	lr, r3
 800a076:	4770      	bx	lr

0800a078 <_fini>:
 800a078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a07a:	bf00      	nop
 800a07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a07e:	bc08      	pop	{r3}
 800a080:	469e      	mov	lr, r3
 800a082:	4770      	bx	lr
