/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Jun  1 15:08:57 2017
 *                 Full Compile MD5 Checksum  a4f18ea143eabdda5938ad2084af602a
 *                     (minus title and desc)
 *                 MD5 Checksum               d18aaa6f237ca8f68c54a6af64b653c0
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1485
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_HDMI_TX_INTR2_H__
#define BCHP_HDMI_TX_INTR2_H__

/***************************************************************************
 *HDMI_TX_INTR2 - HDMI Tx Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_TX_INTR2_CPU_STATUS            0x000f9000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_HDMI_TX_INTR2_CPU_SET               0x000f9004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR             0x000f9008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS       0x000f900c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET          0x000f9010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR        0x000f9014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS            0x000f9018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_HDMI_TX_INTR2_PCI_SET               0x000f901c /* [WO][32] PCI interrupt Set Register */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR             0x000f9020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS       0x000f9024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET          0x000f9028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR        0x000f902c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_reserved0_MASK               0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_reserved0_SHIFT              23

/* HDMI_TX_INTR2 :: CPU_STATUS :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_FD_LINE_TRIGGER_INTR_MASK    0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_FD_LINE_TRIGGER_INTR_SHIFT   22
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RGB_UNDER_RANGE_INTR_MASK    0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RGB_UNDER_RANGE_INTR_SHIFT   20
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PJ_MISMATCH_INTR_MASK        0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PJ_MISMATCH_INTR_SHIFT       19
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PJ_MISMATCH_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_B_MISMATCH_INTR_MASK      0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_B_MISMATCH_INTR_SHIFT     18
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_B_MISMATCH_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_A_MISMATCH_INTR_MASK      0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_A_MISMATCH_INTR_SHIFT     17
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RI_A_MISMATCH_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_SHIFT       15
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_MASK  0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_PJ_INTR_MASK            0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_PJ_INTR_SHIFT           13
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_PJ_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_MASK      0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_SHIFT     11
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_RI_INTR_MASK            0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_RI_INTR_SHIFT           10
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_RI_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_MASK       0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_SHIFT      9
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_MASK    0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_SHIFT   8
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_MASK  0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_REMOVED_INTR_MASK         0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_REMOVED_INTR_SHIFT        1
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_REMOVED_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_STATUS :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_CONNECTED_INTR_MASK       0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_CONNECTED_INTR_SHIFT      0
#define BCHP_HDMI_TX_INTR2_CPU_STATUS_HP_CONNECTED_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_SET :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_reserved0_MASK                  0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_SET_reserved0_SHIFT                 23

/* HDMI_TX_INTR2 :: CPU_SET :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_FD_LINE_TRIGGER_INTR_MASK       0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_SET_FD_LINE_TRIGGER_INTR_SHIFT      22
#define BCHP_HDMI_TX_INTR2_CPU_SET_FD_LINE_TRIGGER_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_RGB_UNDER_RANGE_INTR_MASK       0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_SET_RGB_UNDER_RANGE_INTR_SHIFT      20
#define BCHP_HDMI_TX_INTR2_CPU_SET_RGB_UNDER_RANGE_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_PJ_MISMATCH_INTR_MASK           0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_SET_PJ_MISMATCH_INTR_SHIFT          19
#define BCHP_HDMI_TX_INTR2_CPU_SET_PJ_MISMATCH_INTR_DEFAULT        0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_B_MISMATCH_INTR_MASK         0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_B_MISMATCH_INTR_SHIFT        18
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_B_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_A_MISMATCH_INTR_MASK         0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_A_MISMATCH_INTR_SHIFT        17
#define BCHP_HDMI_TX_INTR2_CPU_SET_RI_A_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_RSEN_UPDATE_INTR_MASK           0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_SET_RSEN_UPDATE_INTR_SHIFT          15
#define BCHP_HDMI_TX_INTR2_CPU_SET_RSEN_UPDATE_INTR_DEFAULT        0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_MASK     0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_SHIFT    14
#define BCHP_HDMI_TX_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_PJ_INTR_SHIFT              13
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_PJ_INTR_DEFAULT            0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_AN_READY_INTR_SHIFT        11
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_AN_READY_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_RI_INTR_SHIFT              10
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_RI_INTR_DEFAULT            0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MATCH_INTR_SHIFT         9
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MATCH_INTR_DEFAULT       0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_SHIFT      8
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_SHIFT    7
#define BCHP_HDMI_TX_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_REMOVED_INTR_MASK            0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_REMOVED_INTR_SHIFT           1
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_REMOVED_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: CPU_SET :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_CONNECTED_INTR_MASK          0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_CONNECTED_INTR_SHIFT         0
#define BCHP_HDMI_TX_INTR2_CPU_SET_HP_CONNECTED_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_reserved0_MASK                0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_reserved0_SHIFT               23

/* HDMI_TX_INTR2 :: CPU_CLEAR :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_FD_LINE_TRIGGER_INTR_MASK     0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_FD_LINE_TRIGGER_INTR_SHIFT    22
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_FD_LINE_TRIGGER_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RGB_UNDER_RANGE_INTR_MASK     0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT    20
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RGB_UNDER_RANGE_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PJ_MISMATCH_INTR_MASK         0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PJ_MISMATCH_INTR_SHIFT        19
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PJ_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_B_MISMATCH_INTR_MASK       0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_B_MISMATCH_INTR_SHIFT      18
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_B_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_A_MISMATCH_INTR_MASK       0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_A_MISMATCH_INTR_SHIFT      17
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RI_A_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_MASK         0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_SHIFT        15
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK   0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT  14
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_PJ_INTR_SHIFT            13
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_PJ_INTR_DEFAULT          0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_SHIFT      11
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_RI_INTR_SHIFT            10
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_RI_INTR_DEFAULT          0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_SHIFT       9
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT    8
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT  7
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_REMOVED_INTR_MASK          0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_REMOVED_INTR_SHIFT         1
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_REMOVED_INTR_DEFAULT       0x00000000

/* HDMI_TX_INTR2 :: CPU_CLEAR :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_CONNECTED_INTR_MASK        0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_CONNECTED_INTR_SHIFT       0
#define BCHP_HDMI_TX_INTR2_CPU_CLEAR_HP_CONNECTED_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_reserved0_MASK          0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_reserved0_SHIFT         23

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_FD_LINE_TRIGGER_INTR_MASK 0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RGB_UNDER_RANGE_INTR_MASK 0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PJ_MISMATCH_INTR_MASK   0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PJ_MISMATCH_INTR_SHIFT  19
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PJ_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_B_MISMATCH_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_B_MISMATCH_INTR_SHIFT 18
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_A_MISMATCH_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_A_MISMATCH_INTR_SHIFT 17
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT  15
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_MASK       0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_SHIFT      13
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT 11
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_MASK       0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_SHIFT      10
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_MASK  0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT 9
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_REMOVED_INTR_MASK    0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_REMOVED_INTR_SHIFT   1
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_REMOVED_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_STATUS :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_CONNECTED_INTR_MASK  0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_CONNECTED_INTR_SHIFT 0
#define BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS_HP_CONNECTED_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_MASK_SET :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_reserved0_MASK             0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_reserved0_SHIFT            23

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_FD_LINE_TRIGGER_INTR_MASK  0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RGB_UNDER_RANGE_INTR_MASK  0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PJ_MISMATCH_INTR_MASK      0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PJ_MISMATCH_INTR_SHIFT     19
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PJ_MISMATCH_INTR_DEFAULT   0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_B_MISMATCH_INTR_MASK    0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_B_MISMATCH_INTR_SHIFT   18
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_A_MISMATCH_INTR_MASK    0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_A_MISMATCH_INTR_SHIFT   17
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_SHIFT     15
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_DEFAULT   0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_SHIFT         13
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_DEFAULT       0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_SHIFT   11
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_RI_INTR_SHIFT         10
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_RI_INTR_DEFAULT       0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_SHIFT    9
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_DEFAULT  0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_REMOVED_INTR_MASK       0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_REMOVED_INTR_SHIFT      1
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_REMOVED_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_SET :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_CONNECTED_INTR_MASK     0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_CONNECTED_INTR_SHIFT    0
#define BCHP_HDMI_TX_INTR2_CPU_MASK_SET_HP_CONNECTED_INTR_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_reserved0_MASK           0xff800000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT          23

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_FD_LINE_TRIGGER_INTR_MASK 0x00400000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RGB_UNDER_RANGE_INTR_MASK 0x00100000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PJ_MISMATCH_INTR_MASK    0x00080000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PJ_MISMATCH_INTR_SHIFT   19
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PJ_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_B_MISMATCH_INTR_MASK  0x00040000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_B_MISMATCH_INTR_SHIFT 18
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_A_MISMATCH_INTR_MASK  0x00020000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_A_MISMATCH_INTR_SHIFT 17
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_MASK    0x00008000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT   15
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_MASK        0x00002000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_SHIFT       13
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_DEFAULT     0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_MASK  0x00000800
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT 11
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_MASK        0x00000400
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_SHIFT       10
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_DEFAULT     0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK   0x00000200
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT  9
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_REMOVED_INTR_MASK     0x00000002
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_REMOVED_INTR_SHIFT    1
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_REMOVED_INTR_DEFAULT  0x00000001

/* HDMI_TX_INTR2 :: CPU_MASK_CLEAR :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_CONNECTED_INTR_MASK   0x00000001
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_CONNECTED_INTR_SHIFT  0
#define BCHP_HDMI_TX_INTR2_CPU_MASK_CLEAR_HP_CONNECTED_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_reserved0_MASK               0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_reserved0_SHIFT              23

/* HDMI_TX_INTR2 :: PCI_STATUS :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_FD_LINE_TRIGGER_INTR_MASK    0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_FD_LINE_TRIGGER_INTR_SHIFT   22
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RGB_UNDER_RANGE_INTR_MASK    0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RGB_UNDER_RANGE_INTR_SHIFT   20
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PJ_MISMATCH_INTR_MASK        0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PJ_MISMATCH_INTR_SHIFT       19
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PJ_MISMATCH_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_B_MISMATCH_INTR_MASK      0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_B_MISMATCH_INTR_SHIFT     18
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_B_MISMATCH_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_A_MISMATCH_INTR_MASK      0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_A_MISMATCH_INTR_SHIFT     17
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RI_A_MISMATCH_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_SHIFT       15
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_MASK  0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_PJ_INTR_MASK            0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_PJ_INTR_SHIFT           13
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_PJ_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_MASK      0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_SHIFT     11
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_DEFAULT   0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_RI_INTR_MASK            0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_RI_INTR_SHIFT           10
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_RI_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_MASK       0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_SHIFT      9
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_MASK    0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_SHIFT   8
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_MASK  0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_REMOVED_INTR_MASK         0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_REMOVED_INTR_SHIFT        1
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_REMOVED_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_STATUS :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_CONNECTED_INTR_MASK       0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_CONNECTED_INTR_SHIFT      0
#define BCHP_HDMI_TX_INTR2_PCI_STATUS_HP_CONNECTED_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_SET :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_reserved0_MASK                  0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_SET_reserved0_SHIFT                 23

/* HDMI_TX_INTR2 :: PCI_SET :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_FD_LINE_TRIGGER_INTR_MASK       0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_SET_FD_LINE_TRIGGER_INTR_SHIFT      22
#define BCHP_HDMI_TX_INTR2_PCI_SET_FD_LINE_TRIGGER_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_RGB_UNDER_RANGE_INTR_MASK       0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_SET_RGB_UNDER_RANGE_INTR_SHIFT      20
#define BCHP_HDMI_TX_INTR2_PCI_SET_RGB_UNDER_RANGE_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_PJ_MISMATCH_INTR_MASK           0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_SET_PJ_MISMATCH_INTR_SHIFT          19
#define BCHP_HDMI_TX_INTR2_PCI_SET_PJ_MISMATCH_INTR_DEFAULT        0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_B_MISMATCH_INTR_MASK         0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_B_MISMATCH_INTR_SHIFT        18
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_B_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_A_MISMATCH_INTR_MASK         0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_A_MISMATCH_INTR_SHIFT        17
#define BCHP_HDMI_TX_INTR2_PCI_SET_RI_A_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_RSEN_UPDATE_INTR_MASK           0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_SET_RSEN_UPDATE_INTR_SHIFT          15
#define BCHP_HDMI_TX_INTR2_PCI_SET_RSEN_UPDATE_INTR_DEFAULT        0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_MASK     0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_SHIFT    14
#define BCHP_HDMI_TX_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_PJ_INTR_SHIFT              13
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_PJ_INTR_DEFAULT            0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_AN_READY_INTR_SHIFT        11
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_AN_READY_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_RI_INTR_SHIFT              10
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_RI_INTR_DEFAULT            0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MATCH_INTR_SHIFT         9
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MATCH_INTR_DEFAULT       0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_SHIFT      8
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_SHIFT    7
#define BCHP_HDMI_TX_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_REMOVED_INTR_MASK            0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_REMOVED_INTR_SHIFT           1
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_REMOVED_INTR_DEFAULT         0x00000000

/* HDMI_TX_INTR2 :: PCI_SET :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_CONNECTED_INTR_MASK          0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_CONNECTED_INTR_SHIFT         0
#define BCHP_HDMI_TX_INTR2_PCI_SET_HP_CONNECTED_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_reserved0_MASK                0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_reserved0_SHIFT               23

/* HDMI_TX_INTR2 :: PCI_CLEAR :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_FD_LINE_TRIGGER_INTR_MASK     0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_FD_LINE_TRIGGER_INTR_SHIFT    22
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_FD_LINE_TRIGGER_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RGB_UNDER_RANGE_INTR_MASK     0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT    20
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RGB_UNDER_RANGE_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PJ_MISMATCH_INTR_MASK         0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PJ_MISMATCH_INTR_SHIFT        19
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PJ_MISMATCH_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_B_MISMATCH_INTR_MASK       0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_B_MISMATCH_INTR_SHIFT      18
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_B_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_A_MISMATCH_INTR_MASK       0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_A_MISMATCH_INTR_SHIFT      17
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RI_A_MISMATCH_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_MASK         0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_SHIFT        15
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_DEFAULT      0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK   0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT  14
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_PJ_INTR_SHIFT            13
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_PJ_INTR_DEFAULT          0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_SHIFT      11
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_DEFAULT    0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_RI_INTR_SHIFT            10
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_RI_INTR_DEFAULT          0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_SHIFT       9
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_DEFAULT     0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT    8
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_DEFAULT  0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT  7
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_REMOVED_INTR_MASK          0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_REMOVED_INTR_SHIFT         1
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_REMOVED_INTR_DEFAULT       0x00000000

/* HDMI_TX_INTR2 :: PCI_CLEAR :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_CONNECTED_INTR_MASK        0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_CONNECTED_INTR_SHIFT       0
#define BCHP_HDMI_TX_INTR2_PCI_CLEAR_HP_CONNECTED_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_reserved0_MASK          0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_reserved0_SHIFT         23

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_FD_LINE_TRIGGER_INTR_MASK 0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RGB_UNDER_RANGE_INTR_MASK 0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PJ_MISMATCH_INTR_MASK   0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PJ_MISMATCH_INTR_SHIFT  19
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PJ_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_B_MISMATCH_INTR_MASK 0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_B_MISMATCH_INTR_SHIFT 18
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_A_MISMATCH_INTR_MASK 0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_A_MISMATCH_INTR_SHIFT 17
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT  15
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_MASK       0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_SHIFT      13
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_MASK 0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT 11
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_MASK       0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_SHIFT      10
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_MASK  0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT 9
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_REMOVED_INTR_MASK    0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_REMOVED_INTR_SHIFT   1
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_REMOVED_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_STATUS :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_CONNECTED_INTR_MASK  0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_CONNECTED_INTR_SHIFT 0
#define BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS_HP_CONNECTED_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_reserved0_MASK             0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_reserved0_SHIFT            23

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_FD_LINE_TRIGGER_INTR_MASK  0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RGB_UNDER_RANGE_INTR_MASK  0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PJ_MISMATCH_INTR_MASK      0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PJ_MISMATCH_INTR_SHIFT     19
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PJ_MISMATCH_INTR_DEFAULT   0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_B_MISMATCH_INTR_MASK    0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_B_MISMATCH_INTR_SHIFT   18
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_A_MISMATCH_INTR_MASK    0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_A_MISMATCH_INTR_SHIFT   17
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_SHIFT     15
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_DEFAULT   0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_SHIFT         13
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_DEFAULT       0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_SHIFT   11
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_RI_INTR_SHIFT         10
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_RI_INTR_DEFAULT       0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_SHIFT    9
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_DEFAULT  0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_REMOVED_INTR_MASK       0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_REMOVED_INTR_SHIFT      1
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_REMOVED_INTR_DEFAULT    0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_SET :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_CONNECTED_INTR_MASK     0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_CONNECTED_INTR_SHIFT    0
#define BCHP_HDMI_TX_INTR2_PCI_MASK_SET_HP_CONNECTED_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_reserved0_MASK           0xff800000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT          23

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: FD_LINE_TRIGGER_INTR [22:22] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_FD_LINE_TRIGGER_INTR_MASK 0x00400000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_FD_LINE_TRIGGER_INTR_SHIFT 22
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_FD_LINE_TRIGGER_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [21:21] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00200000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 21
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: RGB_UNDER_RANGE_INTR [20:20] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RGB_UNDER_RANGE_INTR_MASK 0x00100000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT 20
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RGB_UNDER_RANGE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: PJ_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PJ_MISMATCH_INTR_MASK    0x00080000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PJ_MISMATCH_INTR_SHIFT   19
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PJ_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: RI_B_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_B_MISMATCH_INTR_MASK  0x00040000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_B_MISMATCH_INTR_SHIFT 18
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_B_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: RI_A_MISMATCH_INTR [17:17] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_A_MISMATCH_INTR_MASK  0x00020000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_A_MISMATCH_INTR_SHIFT 17
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RI_A_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [16:16] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00010000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 16
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: RSEN_UPDATE_INTR [15:15] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_MASK    0x00008000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT   15
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [14:14] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00004000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 14
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_MASK        0x00002000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_SHIFT       13
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_DEFAULT     0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_MASK  0x00000800
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT 11
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_MASK        0x00000400
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_SHIFT       10
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_DEFAULT     0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK   0x00000200
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT  9
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT 8
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [06:06] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 6
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [05:05] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 5
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [04:04] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 4
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [03:03] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 3
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [02:02] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 2
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_DEFAULT 0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HP_REMOVED_INTR [01:01] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_REMOVED_INTR_MASK     0x00000002
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_REMOVED_INTR_SHIFT    1
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_REMOVED_INTR_DEFAULT  0x00000001

/* HDMI_TX_INTR2 :: PCI_MASK_CLEAR :: HP_CONNECTED_INTR [00:00] */
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_CONNECTED_INTR_MASK   0x00000001
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_CONNECTED_INTR_SHIFT  0
#define BCHP_HDMI_TX_INTR2_PCI_MASK_CLEAR_HP_CONNECTED_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HDMI_TX_INTR2_H__ */

/* End of File */
