From f7634bc5e8393b50e753a1b83ea9bb52b9d620da Mon Sep 17 00:00:00 2001
From: Fugang Duan <b38611@freescale.com>
Date: Thu, 12 Mar 2015 15:48:32 +0800
Subject: [PATCH 0175/1221] MLK-10412 ARM: dts: imx7d: correct coresight
 apb_pclk

Confirm with IC, i.MX7D coresight apb pclk is bus AXI clock. Correct
the apb pclk.

Signed-off-by: Fugang Duan <B38611@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx7d.dtsi |   14 +++++++-------
 1 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/arm/boot/dts/imx7d.dtsi b/arch/arm/boot/dts/imx7d.dtsi
index 79ff692..50c0264 100644
--- a/arch/arm/boot/dts/imx7d.dtsi
+++ b/arch/arm/boot/dts/imx7d.dtsi
@@ -104,7 +104,7 @@
 		reg = <0x30086000 0x1000>;
 
 		coresight-default-sink;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 
 		port{
@@ -119,7 +119,7 @@
 		compatible = "arm,coresight-tpiu", "arm,primecell";
 		reg = <0x30087000 0x1000>;
 
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 		port {
 			tpiu_in_port: endpoint@0 {
@@ -168,7 +168,7 @@
 	etf@0,30084000 {
 		compatible = "arm,coresight-tmc", "arm,primecell";
 		reg = <0x30084000 0x1000>;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 
 		ports{
@@ -194,7 +194,7 @@
 	funnel@1,30083000 {
 		compatible = "arm,coresight-funnel", "arm,primecell";
 		reg = <0x30083000 0x1000>;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 		ports {
 			#address-cells = <1>;
@@ -225,7 +225,7 @@
 	funnel@0,30041000 {
 		compatible = "arm,coresight-funnel", "arm,primecell";
 		reg = <0x30041000 0x1000>;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 
 		ports {
@@ -265,7 +265,7 @@
 		reg = <0x3007c000 0x1000>;
 
 		cpu = <&cpu0>;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 		port {
 			etm0_out_port: endpoint {
@@ -280,7 +280,7 @@
 		arm,primecell-periphid =  <0xbb956>;
 
 		cpu = <&cpu1>;
-		clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>;
+		clocks = <&clks IMX7D_MAIN_AXI_ROOT_CLK>;
 		clock-names = "apb_pclk";
 		port {
 			etm1_out_port: endpoint {
-- 
1.7.5.4

