# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:42 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 12:54:42 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:46 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 12:54:47 on Oct 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:51 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 12:54:51 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface_1
# vsim work.memory_interface_1 
# Start time: 12:55:06 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface_1(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
# ** Warning: (vsim-7) Failed to open VHDL file "../../memory_files/test1.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /memory_interface_1/u0/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "../../memory_files/test1.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /memory_interface_1/u0/altsyncram_component/MEMORY File: /home/mj/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at /home/mj/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at /home/mj/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /home/mj/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
quit -sim
# End time: 12:59:37 on Oct 19,2022, Elapsed time: 0:04:31
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:00:39 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:00:39 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:00:42 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:00:42 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:00:45 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 13:00:45 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface_1
# vsim work.memory_interface_1 
# Start time: 13:00:51 on Oct 19,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface_1(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
# Can't move the Now cursor.
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
run
run
run
run
run
quit -sim
# End time: 13:02:39 on Oct 19,2022, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 13:02:45 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
run
run
run
run
run
run
quit -sim
# End time: 13:09:03 on Oct 19,2022, Elapsed time: 0:06:18
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:09:13 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:09:13 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:09:17 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:09:17 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:09:19 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# ** Error: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd(61): Cannot read output "fetch_done".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd(74): VHDL Compiler exiting
# End time: 13:09:19 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 13:09:26 on Oct 19,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:11:16 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:11:16 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:11:19 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:11:19 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:11:24 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 13:11:24 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 13:11:30 on Oct 19,2022, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 13:11:35 on Oct 19,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:38:33 on Oct 19,2022, Elapsed time: 0:26:58
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:38:38 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:38:38 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:38:42 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:38:42 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:38:44 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# ** Error: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd(63): Prefix of slice name cannot be type conversion (STD_LOGIC_VECTOR) expression.
# ** Note: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd(71): VHDL Compiler exiting
# End time: 13:38:44 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:45:04 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:45:04 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:45:06 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:45:06 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:45:07 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 13:45:07 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_interface_1
# vsim work.memory_interface_1 
# Start time: 13:45:15 on Oct 19,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface_1(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:46:53 on Oct 19,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 13:46:57 on Oct 19,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:58:39 on Oct 19,2022, Elapsed time: 0:11:42
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:58:49 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:58:49 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:10:29 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:10:29 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:10:32 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 14:10:32 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_decode
# vsim work.uut_decode 
# Start time: 14:10:43 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_decode(rtl)#1
add wave -position insertpoint sim:/uut_decode/*
force -freeze sim:/uut_decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_decode/uut_decode_en 1 0
force -freeze sim:/uut_decode/uut_decode_clr 0 0
force -freeze sim:/uut_decode/rd_address_alu 5'h00 0
force -freeze sim:/uut_decode/rd_address_mem 5'h00 0
force -freeze sim:/uut_decode/instruction 32'h00800293 0
force -freeze sim:/uut_decode/pc_in 32'h00000000 0
force -freeze sim:/uut_decode/pc4_in 32'h00000100 0
run
run
# Break key hit
quit -sim
# End time: 14:24:46 on Oct 19,2022, Elapsed time: 0:14:03
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:24:50 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:24:50 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:24:53 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 14:24:53 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:24:57 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 14:24:57 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 14:25:07 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/uut_en 6'h11 0
force -freeze sim:/test/uut_clr 6'h00 0
force -freeze sim:/test/rd_address_alu_mem 5'h0A 0
force -freeze sim:/test/rd_address_mem_register 5'h0B 0
force -freeze sim:/test/instruction_fetch_decode 32'h00800293 0
force -freeze sim:/test/wb_en_mem_register 1 0
force -freeze sim:/test/wb_selector_mem_register 2'h1 0
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/uut_en 6'h11 0
force -freeze sim:/test/uut_clr 6'h00 0
force -freeze sim:/test/rd_address_alu_mem 5'h0A 0
force -freeze sim:/test/rd_address_mem_register 5'h0B 0
force -freeze sim:/test/instruction_fetch_decode 32'h00800293 0
force -freeze sim:/test/wb_en_mem_register 1 0
force -freeze sim:/test/wb_selector_mem_register 2'h1 0
quit -sim
# End time: 14:32:51 on Oct 19,2022, Elapsed time: 0:07:44
# Errors: 0, Warnings: 0
vsim work.uut_register
# vsim work.uut_register 
# Start time: 14:33:01 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_register(rtl)#1
add wave -position insertpoint sim:/uut_register/*
force -freeze sim:/uut_register/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_register/uut_register_re_en 1 0
force -freeze sim:/uut_register/uut_register_wb_en 1 0
force -freeze sim:/uut_register/wb_en 1 0
force -freeze sim:/uut_register/wb_selector 2'h0 0
force -freeze sim:/uut_register/rd_address 5'h0A 0
force -freeze sim:/uut_register/rs2_address 5'h01 0
force -freeze sim:/uut_register/rs1_address 5'h02 0
force -freeze sim:/uut_register/alu_output 32'12345678 0
# Invalid radix for based number: 1.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'12345678 0.
# 
force -freeze sim:/uut_register/loaded_data 32'h00123456 0
force -freeze sim:/uut_register/pc4 32'h00876543 0
force -freeze sim:/uut_register/alu_output 32'h00009876 0
noforce sim:/uut_register/rs2_address
noforce sim:/uut_register/rs1_address
run
force -freeze sim:/uut_register/rs2_address 5'h01 0
force -freeze sim:/uut_register/rs1_address 5'h02 0
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
force -freeze sim:/uut_register/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_register/uut_register_re_en 1 0
force -freeze sim:/uut_register/uut_register_wb_en 1 0
force -freeze sim:/uut_register/wb_en 1 0
force -freeze sim:/uut_register/wb_selector 2'h0 0
force -freeze sim:/uut_register/rd_address 5'h0A 0
force -freeze sim:/uut_register/rs2_address 5'h01 0
force -freeze sim:/uut_register/rs1_address 5'h02 0
force -freeze sim:/uut_register/alu_output 32'12345678 0
# Invalid radix for based number: 1.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'12345678 0.
# 
# Invalid radix for based number: 1.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'12345678 0.
# 
force -freeze sim:/uut_register/loaded_data 32'h00123456 0
force -freeze sim:/uut_register/pc4 32'h00876543 0
force -freeze sim:/uut_register/alu_output 32'h00009876 0
noforce sim:/uut_register/rs2_address
noforce sim:/uut_register/rs1_address
run
force -freeze sim:/uut_register/uut_register_wb_en 0 0
force -freeze sim:/uut_register/rs2_address 5'h01 0
force -freeze sim:/uut_register/rs1_address 5'h02 0
run
run
quit -sim
# End time: 14:38:30 on Oct 19,2022, Elapsed time: 0:05:29
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:38:37 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 14:38:37 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:38:41 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(155): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(157): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(179): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(181): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:38:41 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:38:57 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 14:38:57 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_mem
# vsim work.uut_mem 
# Start time: 14:39:10 on Oct 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_mem(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.memory_interface(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_mem/*
force -freeze sim:/uut_mem/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_mem/uut_mem_en 1 0
force -freeze sim:/uut_mem/mem_en 1 0
force -freeze sim:/uut_mem/wb_en_in 1 0
force -freeze sim:/uut_mem/start 1 0
force -freeze sim:/uut_mem/wb_selector_in 2'h0 0
force -freeze sim:/uut_mem/function3 3'h0 0
force -freeze sim:/uut_mem/rd_address_in 5'h14 0
force -freeze sim:/uut_mem/alu_output_in 32'h01234567 0
force -freeze sim:/uut_mem/rs2_in 32'h00433204 0
force -freeze sim:/uut_mem/pc4_in 32'h00000011 0
run
quit -sim
# End time: 14:52:35 on Oct 19,2022, Elapsed time: 0:13:25
# Errors: 0, Warnings: 0
