<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Test packed arrays operations support (slice equality)
should_fail: 0
tags: 7.4.3
incdirs: 
top_module: 
files: <a href="../../../../../tests/chapter-7/arrays/packed/slice-equality.sv.html" target="file-frame">tests/chapter-7/arrays/packed/slice-equality.sv</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: System task `$display' called with invalid/unsupported format specifier at <a href="../../../../../tests/chapter-7/arrays/packed/slice-equality.sv.html#l-15" target="file-frame">tests/chapter-7/arrays/packed/slice-equality.sv:15</a>.


</pre>