Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim/ipc1_public/server_002.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581212 heartbeat IPC: 2.79235 cumulative IPC: 2.79235 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7170059 heartbeat IPC: 2.78641 cumulative IPC: 2.78938 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710830 heartbeat IPC: 2.82424 cumulative IPC: 2.8009 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14261075 heartbeat IPC: 2.81671 cumulative IPC: 2.80484 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808846 heartbeat IPC: 2.81867 cumulative IPC: 2.80759 (Simulation time: 0 hr 1 min 59 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808846 (Simulation time: 0 hr 1 min 59 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 25034972 heartbeat IPC: 1.38387 cumulative IPC: 1.38387 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32257343 heartbeat IPC: 1.38459 cumulative IPC: 1.38423 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 39476866 heartbeat IPC: 1.38513 cumulative IPC: 1.38453 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 46704599 heartbeat IPC: 1.38356 cumulative IPC: 1.38429 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53922091 heartbeat IPC: 1.38552 cumulative IPC: 1.38453 (Simulation time: 0 hr 3 min 45 sec) 
Finished CPU 0 instructions: 50000002 cycles: 36113245 cumulative IPC: 1.38453 (Simulation time: 0 hr 3 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38453 instructions: 50000002 cycles: 36113245
L1D TOTAL     ACCESS:   22350911  HIT:   22350101  MISS:        810
L1D LOAD      ACCESS:    7013932  HIT:    7013556  MISS:        376
L1D RFO       ACCESS:    8427426  HIT:    8427312  MISS:        114
L1D PREFETCH  ACCESS:    6909553  HIT:    6909233  MISS:        320
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16057222  ISSUED:   15807963  USEFUL:      13598  USELESS:       7962
L1D AVERAGE MISS LATENCY: 32.0235 cycles
L1I TOTAL     ACCESS:    9710572  HIT:    8890971  MISS:     819601
L1I LOAD      ACCESS:    9710572  HIT:    8890971  MISS:     819601
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 14.0231 cycles
L2C TOTAL     ACCESS:    1173596  HIT:    1173355  MISS:        241
L2C LOAD      ACCESS:     819962  HIT:     819856  MISS:        106
L2C RFO       ACCESS:        113  HIT:        111  MISS:          2
L2C PREFETCH  ACCESS:     353184  HIT:     353052  MISS:        132
L2C WRITEBACK ACCESS:        337  HIT:        336  MISS:          1
L2C PREFETCH  REQUESTED:    1081110  ISSUED:    1080947  USEFUL:        644  USELESS:      18785
L2C AVERAGE MISS LATENCY: 90.7759 cycles
LLC TOTAL     ACCESS:     152588  HIT:     152026  MISS:        562
LLC LOAD      ACCESS:        106  HIT:         86  MISS:         20
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:     152390  HIT:     151853  MISS:        537
LLC WRITEBACK ACCESS:         90  HIT:         87  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7415  USELESS:      11560
LLC AVERAGE MISS LATENCY: 211.091 cycles
Major fault: 0 Minor fault: 1867
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         89  ROW_BUFFER_MISS:        470
 DBUS_CONGESTED:        332
 WQ ROW_BUFFER_HIT:         93  ROW_BUFFER_MISS:        310  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 57.9692

Branch types
NOT_BRANCH: 41580681 83.1614%
BRANCH_DIRECT_JUMP: 461629 0.923258%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376432 10.7529%
BRANCH_DIRECT_CALL: 1175774 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290623 2.58125%
BRANCH_OTHER: 0 0%

