// Seed: 2452916112
`timescale 1ps / 1 ps
module module_0 ();
  logic id_0, id_1;
  logic id_2;
  logic id_3 = 1;
  always @(id_0 or posedge id_0) begin
    id_1 = id_2;
  end
  logic id_4, id_5, id_6, id_7;
  logic id_8, id_9;
  uwire id_10, id_11;
  assign id_10[1] = "";
  type_19 id_12 (
      1,
      1,
      {{1'b0, id_2}, 1'b0}
  );
  assign id_4 = id_6;
  type_20(
      id_0, id_1, 1, 1'h0
  );
  logic id_13;
  always #1 begin
    #1;
  end
endmodule
