unmasked	,	V_15
irq_set_chip_and_handler	,	F_27
irq_linear_revmap	,	F_18
ENOMEM	,	V_38
data	,	V_8
__iomem	,	T_1
hwirq	,	V_9
bit	,	V_10
irq_set_irq_type	,	F_25
metag_internal_irq_demux	,	F_16
hw	,	V_1
metag_out32	,	F_8
metag_internal_irq_unmask	,	F_4
u32	,	T_3
tbisig_map	,	F_23
cpu_online_mask	,	V_20
irq_desc	,	V_22
PERF0VECINT	,	V_4
irq_domain	,	V_32
priv	,	V_13
signum	,	V_29
unlikely	,	F_30
init_internal_IRQ	,	F_28
"meta-internal-intc: cannot add IRQ domain\n"	,	L_1
irq_set_chained_handler_and_data	,	F_24
irq_domain_add_linear	,	F_29
cpumask_any_and	,	F_15
cpu	,	V_19
TBI_TRIG_VEC	,	F_12
irq_create_mapping	,	F_21
IRQ_TYPE_LEVEL_LOW	,	V_31
metag_internal_intc_domain_ops	,	V_37
domain	,	V_27
pr_err	,	F_31
force	,	V_18
generic_handle_irq	,	F_19
PERF1VECINT	,	V_6
metag_internal_irq_init_cpu	,	F_22
metag_internal_intc_map	,	F_26
irq_data	,	V_7
metag_internal_irq_priv	,	V_12
desc	,	V_23
status	,	V_25
ENODEV	,	V_28
for_each_possible_cpu	,	F_32
vec_addr	,	V_14
TBID_SIGNUM_TR1	,	F_13
internal_irq_map	,	F_20
metag_internal_irq_startup	,	F_2
HWSTATMETA	,	V_11
irq_no	,	V_24
irq_hw_number_t	,	T_2
hard_processor_id	,	F_10
cpu_2_hwthread_id	,	V_21
metag_in32	,	F_7
addr	,	V_2
recalculate	,	V_26
clear_bit	,	F_9
cpumask	,	V_17
handle_edge_irq	,	V_36
d	,	V_33
set_bit	,	F_11
metag_internal_irq_set_affinity	,	F_14
PERF0TRIG_OFFSET	,	V_3
irq	,	V_30
internal_irq_edge_chip	,	V_35
thread	,	V_16
metag_hwvec_addr	,	F_1
EINVAL	,	V_34
PERF1TRIG_OFFSET	,	V_5
__init	,	T_4
metag_internal_irq_ack	,	F_3
metag_internal_irq_mask	,	F_6
metag_internal_irq_shutdown	,	F_5
irq_desc_get_handler_data	,	F_17
