Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May  6 18:47:32 2024
| Host         : JACK running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file /root/Desktop/Projects/PD_project/matrix_multiplication_bench_1/mm_synth_XSIM/HLS_output//Synthesis/vivado_flow_2/post_synth_timing_summary.rpt
| Design       : matrix_multiplication
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (324)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (324)
--------------------------------------
 There are 324 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.135    -3191.261                   2892                 7394        0.132        0.000                      0                 6932       -0.655      -11.105                      28                  4304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 0.750}        1.500           666.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -3.628    -2421.320                   2758                 6932        0.132        0.000                      0                 6932       -0.655      -11.105                      28                  4304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   0.153        0.000                      0                  645                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clock                            -6.135     -769.941                    134                  134                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :         2758  Failing Endpoints,  Worst Slack       -3.628ns,  Total Violation    -2421.320ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :           28  Failing Endpoints,  Worst Slack       -0.655ns,  Total Violation      -11.105ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 _matrix_multiplication_i0/Datapath_i/reg_105/reg_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            _matrix_multiplication_i0/Datapath_i/reg_119/reg_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clock rise@1.500ns - clock rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.566ns (54.399%)  route 2.151ns (45.601%))
  Logic Levels:           11  (CARRY4=10 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 3.578 - 1.500 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.584     2.406    _matrix_multiplication_i0/Datapath_i/reg_105/clock_IBUF_BUFG
                         FDRE                                         r  _matrix_multiplication_i0/Datapath_i/reg_105/reg_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.884 r  _matrix_multiplication_i0/Datapath_i/reg_105/reg_out1_reg[4]/Q
                         net (fo=2, unplaced)         0.976     3.860    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.155 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1[17]_i_4/O
                         net (fo=2, unplaced)         0.650     4.805    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1[17]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.325 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[17]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.325    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[17]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.442 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[21]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.442    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[21]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.559 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[25]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.559    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[25]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.676 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.676    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[29]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.793 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[33]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.793    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[33]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.910 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[37]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.910    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[37]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.027 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.027    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[45]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.144    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[45]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[49]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.261    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[49]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.598 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_41837/reg_out1_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.525     7.123    _matrix_multiplication_i0/Datapath_i/reg_119/out1[0]
                         FDRE                                         r  _matrix_multiplication_i0/Datapath_i/reg_119/reg_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      1.500     1.500 r  
                                                      0.000     1.500 r  clock (IN)
                         net (fo=0)                   0.000     1.500    clock
                         IBUF (Prop_ibuf_I_O)         0.788     2.288 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     3.048    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     3.139 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.439     3.578    _matrix_multiplication_i0/Datapath_i/reg_119/clock_IBUF_BUFG
                         FDRE                                         r  _matrix_multiplication_i0/Datapath_i/reg_119/reg_out1_reg[0]/C
                         clock pessimism              0.183     3.761    
                         clock uncertainty           -0.035     3.726    
                         FDRE (Setup_fdre_C_D)       -0.231     3.495    _matrix_multiplication_i0/Datapath_i/reg_119/reg_out1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 -3.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.114     0.628    _matrix_multiplication_i0/Controller_i/clock_IBUF_BUFG
                         FDRE                                         r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[78]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.775 r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[78]/Q
                         net (fo=1, unplaced)         0.131     0.906    _matrix_multiplication_i0/Controller_i/_present_state[78]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.004 r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.004    _matrix_multiplication_i0/Controller_i/_next_state[0]
                         FDSE                                         r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.259     0.982    _matrix_multiplication_i0/Controller_i/clock_IBUF_BUFG
                         FDSE                                         r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDSE (Hold_fdse_C_D)         0.099     0.872    _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         1.500       -0.655               clock_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         0.750       -0.230               _matrix_multiplication_i0/Datapath_i/reg_102/reg_out1_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         0.750       -0.230               _matrix_multiplication_i0/Datapath_i/reg_102/reg_out1_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 m[26]
                            (input port)
  Destination:            _matrix_multiplication_i0/Datapath_i/reg_4/reg_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (MaxDelay Path 1.500ns)
  Data Path Delay:        3.444ns  (logic 1.293ns (37.554%)  route 2.151ns (62.446%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m[26] (IN)
                         net (fo=0)                   0.000     0.000    m[26]
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  m_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_34027/m_IBUF[26]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.845 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_34027/reg_out1[0]_i_5/O
                         net (fo=1, unplaced)         0.902     2.747    _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_34027/reg_out1[0]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.871 r  _matrix_multiplication_i0/Datapath_i/fu_matrix_multiplication_33781_34027/reg_out1[0]_i_2/O
                         net (fo=1, unplaced)         0.449     3.320    _matrix_multiplication_i0/Datapath_i_n_452
                         LUT5 (Prop_lut5_I0_O)        0.124     3.444 r  _matrix_multiplication_i0/reg_out1[0]_i_1__13__0/O
                         net (fo=1, unplaced)         0.000     3.444    _matrix_multiplication_i0/Datapath_i/reg_4/reg_out1_reg[0]_0
                         FDRE                                         r  _matrix_multiplication_i0/Datapath_i/reg_4/reg_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.500     1.500    
                                                      0.000     1.500 r  clock (IN)
                         net (fo=0)                   0.000     1.500    clock
                         IBUF (Prop_ibuf_I_O)         0.788     2.288 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     3.048    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     3.139 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.439     3.578    _matrix_multiplication_i0/Datapath_i/reg_4/clock_IBUF_BUFG
                         FDRE                                         r  _matrix_multiplication_i0/Datapath_i/reg_4/reg_out1_reg[0]/C
                         clock pessimism              0.000     3.578    
                         clock uncertainty           -0.025     3.553    
                         FDRE (Setup_fdre_C_D)        0.044     3.597    _matrix_multiplication_i0/Datapath_i/reg_4/reg_out1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :          134  Failing Endpoints,  Worst Slack       -6.135ns,  Total Violation     -769.941ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.135ns  (required time - arrival time)
  Source:                 _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            Mout_addr_ram[10]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.500ns  (MaxDelay Path 1.500ns)
  Data Path Delay:        5.229ns  (logic 3.357ns (64.205%)  route 1.872ns (35.795%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 1.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=4303, unplaced)      0.584     2.406    _matrix_multiplication_i0/Controller_i/clock_IBUF_BUFG
                         FDRE                                         r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[72]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.884 r  _matrix_multiplication_i0/Controller_i/FSM_onehot__present_state_reg[72]/Q
                         net (fo=133, unplaced)       1.072     3.956    _matrix_multiplication_i0/Controller_i/Q[52]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  _matrix_multiplication_i0/Controller_i/Mout_addr_ram_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.051    Mout_addr_ram_OBUF[10]
                         OBUF (Prop_obuf_I_O)         2.584     7.635 r  Mout_addr_ram_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.635    Mout_addr_ram[10]
                                                                      r  Mout_addr_ram[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    1.500     1.500    
                         clock pessimism              0.000     1.500    
                         output delay                -0.000     1.500    
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 -6.135    





