Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu Apr 25 20:53:07 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:         11.63
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3240
  Leaf Cell Count:              28877
  Buf/Inv Cell Count:            1865
  Buf Cell Count:                 498
  Inv Cell Count:                1367
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21690
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54832.838774
  Noncombinational Area: 43458.116750
  Buf/Inv Area:           3150.369080
  Total Buffer Area:          1099.43
  Total Inverter Area:        2050.94
  Macro/Black Box Area:      0.000000
  Net Area:              60933.303207
  Net XLength        :      341375.84
  Net YLength        :      363173.59
  -----------------------------------
  Cell Area:             98290.955524
  Design Area:          159224.258731
  Net Length        :       704549.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         31144
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.78
  -----------------------------------------
  Overall Compile Time:                3.01
  Overall Compile Wall Clock Time:     3.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
