{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621245962451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621245962459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 18:06:02 2021 " "Processing started: Mon May 17 18:06:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621245962459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245962459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter60_yu -c Counter60_yu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter60_yu -c Counter60_yu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245962459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621245962782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621245962782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60_yu.v 1 1 " "Found 1 design units, including 1 entities, in source file counter60_yu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter60_yu " "Found entity 1: Counter60_yu" {  } { { "Counter60_yu.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/Counter60_yu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621245972533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245972533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/keyin.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/keyin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyin " "Found entity 1: Keyin" {  } { { "output_files/Keyin.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/Keyin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621245972535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245972535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/key_better.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/key_better.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_better " "Found entity 1: key_better" {  } { { "output_files/key_better.bdf" "" { Schematic "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/key_better.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621245972536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245972536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt24b.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt24b.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT24B " "Found entity 1: CNT24B" {  } { { "CNT24B.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/CNT24B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621245972537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245972537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_better " "Elaborating entity \"key_better\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621245972566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter60_yu Counter60_yu:inst3 " "Elaborating entity \"Counter60_yu\" for hierarchy \"Counter60_yu:inst3\"" {  } { { "output_files/key_better.bdf" "inst3" { Schematic "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/key_better.bdf" { { 248 592 744 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621245972576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyin Keyin:inst2 " "Elaborating entity \"Keyin\" for hierarchy \"Keyin:inst2\"" {  } { { "output_files/key_better.bdf" "inst2" { Schematic "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/key_better.bdf" { { 144 400 552 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621245972578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyin.v(17) " "Verilog HDL assignment warning at Keyin.v(17): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Keyin.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/Keyin.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621245972579 "|key_better|Keyin:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyin.v(27) " "Verilog HDL assignment warning at Keyin.v(27): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Keyin.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/Keyin.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621245972579 "|key_better|Keyin:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT24B CNT24B:inst1 " "Elaborating entity \"CNT24B\" for hierarchy \"CNT24B:inst1\"" {  } { { "output_files/key_better.bdf" "inst1" { Schematic "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/output_files/key_better.bdf" { { 40 408 568 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621245972580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CNT24B.v(7) " "Verilog HDL assignment warning at CNT24B.v(7): truncated value with size 32 to match size of target (24)" {  } { { "CNT24B.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/Counter60_yu/CNT24B.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621245972582 "|CNT24B"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621245973185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621245973799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621245973799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621245973843 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621245973843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621245973843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621245973843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621245973867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 18:06:13 2021 " "Processing ended: Mon May 17 18:06:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621245973867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621245973867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621245973867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621245973867 ""}
