Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug 23 12:27:20 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file int_32_mul3_timing_summary_routed.rpt -pb int_32_mul3_timing_summary_routed.pb -rpx int_32_mul3_timing_summary_routed.rpx -warn_on_violation
| Design       : int_32_mul3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.278        0.000                      0                  216        0.113        0.000                      0                  216        4.600        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              8.278        0.000                      0                  216        0.113        0.000                      0                  216        4.600        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.435ns (30.876%)  route 0.974ns (69.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X12Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.472     1.426    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_101_ap_start_reg_reg
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.579 r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1/O
                         net (fo=8, routed)           0.502     2.081    grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ce0
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ap_clk
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y120        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_101/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.435ns (30.876%)  route 0.974ns (69.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X12Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.472     1.426    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_101_ap_start_reg_reg
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.579 r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1/O
                         net (fo=8, routed)           0.502     2.081    grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/ce0
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/ap_clk
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y120        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_101/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.435ns (30.876%)  route 0.974ns (69.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X12Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.472     1.426    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_101_ap_start_reg_reg
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.579 r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1/O
                         net (fo=8, routed)           0.502     2.081    grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/ce0
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/ap_clk
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y120        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_101/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.435ns (30.876%)  route 0.974ns (69.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X12Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.472     1.426    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_101_ap_start_reg_reg
    SLICE_X13Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.579 r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1/O
                         net (fo=8, routed)           0.502     2.081    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/ce0
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/ap_clk
    SLICE_X15Y120        FDRE                                         r  grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y120        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_101/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_80/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.414ns (24.955%)  route 1.245ns (75.045%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    grp_lut_mul3_chunk_fu_80/ap_clk
    SLICE_X14Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_80/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  grp_lut_mul3_chunk_fu_80/ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           0.649     1.629    grp_lut_mul3_chunk_fu_185/ap_CS_fsm_reg[1]_1[1]
    SLICE_X14Y125        LUT6 (Prop_lut6_I5_O)        0.053     1.682 r  grp_lut_mul3_chunk_fu_185/ap_ready_INST_0_i_3/O
                         net (fo=3, routed)           0.596     2.278    grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]_1
    SLICE_X14Y124        LUT6 (Prop_lut6_I3_O)        0.053     2.331 r  grp_lut_mul3_chunk_fu_101/ap_CS_fsm[1]_i_1__5/O
                         net (fo=1, routed)           0.000     2.331    ap_NS_fsm[1]
    SLICE_X14Y124        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    ap_clk
    SLICE_X14Y124        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.072    10.675    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.437ns (33.083%)  route 0.884ns (66.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.608     1.562    grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_185_ap_start_reg_reg
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.155     1.717 r  grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1__3/O
                         net (fo=8, routed)           0.276     1.993    grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/ce0
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/ap_clk
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y125        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_185/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.437ns (33.083%)  route 0.884ns (66.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.608     1.562    grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_185_ap_start_reg_reg
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.155     1.717 r  grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1__3/O
                         net (fo=8, routed)           0.276     1.993    grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/ce0
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/ap_clk
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y125        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_185/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.437ns (33.083%)  route 0.884ns (66.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.608     1.562    grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_185_ap_start_reg_reg
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.155     1.717 r  grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1__3/O
                         net (fo=8, routed)           0.276     1.993    grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/ce0
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/ap_clk
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y125        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_185/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.437ns (33.083%)  route 0.884ns (66.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.608     1.562    grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/grp_lut_mul3_chunk_fu_185_ap_start_reg_reg
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.155     1.717 r  grp_lut_mul3_chunk_fu_185/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1__3/O
                         net (fo=8, routed)           0.276     1.993    grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ce0
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ap_clk
    SLICE_X15Y125        FDRE                                         r  grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y125        FDRE (Setup_fdre_C_CE)      -0.244    10.359    grp_lut_mul3_chunk_fu_185/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 grp_lut_mul3_chunk_fu_164/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.322ns (24.498%)  route 0.992ns (75.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.672     0.672    grp_lut_mul3_chunk_fu_164/ap_clk
    SLICE_X15Y124        FDSE                                         r  grp_lut_mul3_chunk_fu_164/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDSE (Prop_fdse_C_Q)         0.269     0.941 r  grp_lut_mul3_chunk_fu_164/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.306     1.247    grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/ap_CS_fsm_reg[1][0]
    SLICE_X15Y124        LUT2 (Prop_lut2_I1_O)        0.053     1.300 r  grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0[0]_i_1__2/O
                         net (fo=8, routed)           0.686     1.986    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ce0
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.638    10.638    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ap_clk
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y127        FDRE (Setup_fdre_C_CE)      -0.219    10.384    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                  8.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 p_Result_1_reg_362_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X19Y121        FDRE                                         r  p_Result_1_reg_362_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_1_reg_362_reg[2]/Q
                         net (fo=6, routed)           0.087     0.471    grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/Q[2]
    SLICE_X18Y121        LUT3 (Prop_lut3_I2_O)        0.028     0.499 r  grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     0.499    grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/g0_b0__0_n_0
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/ap_clk
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_122/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 p_Result_2_reg_367_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X15Y122        FDRE                                         r  p_Result_2_reg_367_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_2_reg_367_reg[1]/Q
                         net (fo=7, routed)           0.087     0.471    grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/Q[1]
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.028     0.499 r  grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/g0_b0__14/O
                         net (fo=1, routed)           0.000     0.499    grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/g0_b0__14_n_0
    SLICE_X14Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/ap_clk
    SLICE_X14Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_143/mem_2_U/lut_mul3_chunk_medEe_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 p_Result_2_reg_367_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X15Y122        FDRE                                         r  p_Result_2_reg_367_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_2_reg_367_reg[1]/Q
                         net (fo=7, routed)           0.088     0.472    grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/Q[1]
    SLICE_X14Y122        LUT2 (Prop_lut2_I1_O)        0.028     0.500 r  grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/g0_b0__13/O
                         net (fo=1, routed)           0.000     0.500    grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/g0_b0__13_n_0
    SLICE_X14Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/ap_clk
    SLICE_X14Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_143/mem_1_U/lut_mul3_chunk_mecud_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p_Result_1_reg_362_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.110%)  route 0.096ns (42.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X19Y121        FDRE                                         r  p_Result_1_reg_362_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_1_reg_362_reg[1]/Q
                         net (fo=7, routed)           0.096     0.479    grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/Q[1]
    SLICE_X18Y121        LUT5 (Prop_lut5_I1_O)        0.028     0.507 r  grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     0.507    grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/g0_b0__2_n_0
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ap_clk
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_122/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 p_Result_3_reg_372_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.984%)  route 0.097ns (43.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X17Y127        FDRE                                         r  p_Result_3_reg_372_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_3_reg_372_reg[1]/Q
                         net (fo=7, routed)           0.097     0.480    grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/Q[1]
    SLICE_X16Y127        LUT6 (Prop_lut6_I1_O)        0.028     0.508 r  grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/g0_b0__33/O
                         net (fo=1, routed)           0.000     0.508    grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/g0_b0__33_n_0
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/ap_clk
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_164/mem_7_U/lut_mul3_chunk_meibs_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 p_Result_1_reg_362_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.856%)  route 0.097ns (43.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X19Y121        FDRE                                         r  p_Result_1_reg_362_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_1_reg_362_reg[1]/Q
                         net (fo=7, routed)           0.097     0.480    grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/Q[1]
    SLICE_X18Y121        LUT4 (Prop_lut4_I1_O)        0.028     0.508 r  grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     0.508    grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/g0_b0__1_n_0
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/ap_clk
    SLICE_X18Y121        FDRE                                         r  grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_122/mem_3_U/lut_mul3_chunk_meeOg_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 p_Result_3_reg_372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.732%)  route 0.098ns (43.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X17Y127        FDRE                                         r  p_Result_3_reg_372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_3_reg_372_reg[2]/Q
                         net (fo=6, routed)           0.098     0.481    grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/Q[2]
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.028     0.509 r  grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/g0_b0__31/O
                         net (fo=1, routed)           0.000     0.509    grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/g0_b0__31_n_0
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/ap_clk
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_164/mem_5_U/lut_mul3_chunk_meg8j_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 p_Result_3_reg_372_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.732%)  route 0.098ns (43.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X17Y127        FDRE                                         r  p_Result_3_reg_372_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_3_reg_372_reg[1]/Q
                         net (fo=7, routed)           0.098     0.481    grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/Q[1]
    SLICE_X16Y127        LUT6 (Prop_lut6_I1_O)        0.028     0.509 r  grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/g0_b0__32/O
                         net (fo=1, routed)           0.000     0.509    grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/g0_b0__32_n_0
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/ap_clk
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_164/mem_6_U/lut_mul3_chunk_mehbi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 p_Result_3_reg_372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.481%)  route 0.099ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X17Y127        FDRE                                         r  p_Result_3_reg_372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_3_reg_372_reg[2]/Q
                         net (fo=6, routed)           0.099     0.482    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/Q[2]
    SLICE_X16Y127        LUT5 (Prop_lut5_I2_O)        0.028     0.510 r  grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/g0_b0__30/O
                         net (fo=1, routed)           0.000     0.510    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/g0_b0__30_n_0
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/ap_clk
    SLICE_X16Y127        FDRE                                         r  grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_164/mem_4_U/lut_mul3_chunk_mefYi_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.171ns (67.539%)  route 0.082ns (32.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.283     0.283    ap_clk
    SLICE_X12Y122        FDRE                                         r  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.107     0.390 f  grp_lut_mul3_chunk_fu_101_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.082     0.472    grp_lut_mul3_chunk_fu_101/grp_lut_mul3_chunk_fu_101_ap_start_reg_reg_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.064     0.536 r  grp_lut_mul3_chunk_fu_101/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.536    grp_lut_mul3_chunk_fu_101/ap_NS_fsm[0]
    SLICE_X12Y122        FDSE                                         r  grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=135, unset)          0.298     0.298    grp_lut_mul3_chunk_fu_101/ap_clk
    SLICE_X12Y122        FDSE                                         r  grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y122        FDSE (Hold_fdse_C_D)         0.087     0.385    grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y121  grp_lut_mul3_chunk_fu_122/ap_return_preg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y121  grp_lut_mul3_chunk_fu_122/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y122  grp_lut_mul3_chunk_fu_122_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y122  grp_lut_mul3_chunk_fu_143/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y123  grp_lut_mul3_chunk_fu_143_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y125  grp_lut_mul3_chunk_fu_164/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y124  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X19Y121  p_Result_1_reg_362_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y127  p_Result_3_reg_372_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y127  p_Result_3_reg_372_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y121  grp_lut_mul3_chunk_fu_122/ap_return_preg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y121  grp_lut_mul3_chunk_fu_122/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y122  grp_lut_mul3_chunk_fu_122_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y122  grp_lut_mul3_chunk_fu_143/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y123  grp_lut_mul3_chunk_fu_143_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y125  grp_lut_mul3_chunk_fu_164/mem_0_U/lut_mul3_chunk_mebkb_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y124  grp_lut_mul3_chunk_fu_185_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X19Y121  p_Result_1_reg_362_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y127  p_Result_3_reg_372_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y127  p_Result_3_reg_372_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X14Y124  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y124  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X12Y122  grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X12Y122  grp_lut_mul3_chunk_fu_101/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X12Y121  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X12Y121  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X12Y121  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y120  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y120  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y120  grp_lut_mul3_chunk_fu_101/ap_return_preg_reg[5]/C



