#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcd9670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcd9800 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xcd1c80 .functor NOT 1, L_0xd09e00, C4<0>, C4<0>, C4<0>;
L_0xd09b60 .functor XOR 1, L_0xd09a00, L_0xd09ac0, C4<0>, C4<0>;
L_0xd09cf0 .functor XOR 1, L_0xd09b60, L_0xd09c20, C4<0>, C4<0>;
v0xd06ec0_0 .net *"_ivl_10", 0 0, L_0xd09c20;  1 drivers
v0xd06fc0_0 .net *"_ivl_12", 0 0, L_0xd09cf0;  1 drivers
v0xd070a0_0 .net *"_ivl_2", 0 0, L_0xd09960;  1 drivers
v0xd07160_0 .net *"_ivl_4", 0 0, L_0xd09a00;  1 drivers
v0xd07240_0 .net *"_ivl_6", 0 0, L_0xd09ac0;  1 drivers
v0xd07370_0 .net *"_ivl_8", 0 0, L_0xd09b60;  1 drivers
v0xd07450_0 .var "clk", 0 0;
v0xd074f0_0 .net "f_dut", 0 0, L_0xd09650;  1 drivers
v0xd07590_0 .net "f_ref", 0 0, L_0xd08670;  1 drivers
v0xd07630_0 .var/2u "stats1", 159 0;
v0xd076d0_0 .var/2u "strobe", 0 0;
v0xd07770_0 .net "tb_match", 0 0, L_0xd09e00;  1 drivers
v0xd07830_0 .net "tb_mismatch", 0 0, L_0xcd1c80;  1 drivers
v0xd078f0_0 .net "wavedrom_enable", 0 0, v0xd05480_0;  1 drivers
v0xd07990_0 .net "wavedrom_title", 511 0, v0xd05540_0;  1 drivers
v0xd07a60_0 .net "x1", 0 0, v0xd05600_0;  1 drivers
v0xd07b00_0 .net "x2", 0 0, v0xd056a0_0;  1 drivers
v0xd07cb0_0 .net "x3", 0 0, v0xd05790_0;  1 drivers
L_0xd09960 .concat [ 1 0 0 0], L_0xd08670;
L_0xd09a00 .concat [ 1 0 0 0], L_0xd08670;
L_0xd09ac0 .concat [ 1 0 0 0], L_0xd09650;
L_0xd09c20 .concat [ 1 0 0 0], L_0xd08670;
L_0xd09e00 .cmp/eeq 1, L_0xd09960, L_0xd09cf0;
S_0xcd9990 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xcd9800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xcc5e70 .functor NOT 1, v0xd05790_0, C4<0>, C4<0>, C4<0>;
L_0xcda0b0 .functor AND 1, L_0xcc5e70, v0xd056a0_0, C4<1>, C4<1>;
L_0xcd1cf0 .functor NOT 1, v0xd05600_0, C4<0>, C4<0>, C4<0>;
L_0xd07f50 .functor AND 1, L_0xcda0b0, L_0xcd1cf0, C4<1>, C4<1>;
L_0xd08020 .functor NOT 1, v0xd05790_0, C4<0>, C4<0>, C4<0>;
L_0xd08090 .functor AND 1, L_0xd08020, v0xd056a0_0, C4<1>, C4<1>;
L_0xd08140 .functor AND 1, L_0xd08090, v0xd05600_0, C4<1>, C4<1>;
L_0xd08200 .functor OR 1, L_0xd07f50, L_0xd08140, C4<0>, C4<0>;
L_0xd08360 .functor NOT 1, v0xd056a0_0, C4<0>, C4<0>, C4<0>;
L_0xd083d0 .functor AND 1, v0xd05790_0, L_0xd08360, C4<1>, C4<1>;
L_0xd084f0 .functor AND 1, L_0xd083d0, v0xd05600_0, C4<1>, C4<1>;
L_0xd08560 .functor OR 1, L_0xd08200, L_0xd084f0, C4<0>, C4<0>;
L_0xd086e0 .functor AND 1, v0xd05790_0, v0xd056a0_0, C4<1>, C4<1>;
L_0xd08750 .functor AND 1, L_0xd086e0, v0xd05600_0, C4<1>, C4<1>;
L_0xd08670 .functor OR 1, L_0xd08560, L_0xd08750, C4<0>, C4<0>;
v0xcd1ef0_0 .net *"_ivl_0", 0 0, L_0xcc5e70;  1 drivers
v0xcd1f90_0 .net *"_ivl_10", 0 0, L_0xd08090;  1 drivers
v0xcc5ee0_0 .net *"_ivl_12", 0 0, L_0xd08140;  1 drivers
v0xd03de0_0 .net *"_ivl_14", 0 0, L_0xd08200;  1 drivers
v0xd03ec0_0 .net *"_ivl_16", 0 0, L_0xd08360;  1 drivers
v0xd03ff0_0 .net *"_ivl_18", 0 0, L_0xd083d0;  1 drivers
v0xd040d0_0 .net *"_ivl_2", 0 0, L_0xcda0b0;  1 drivers
v0xd041b0_0 .net *"_ivl_20", 0 0, L_0xd084f0;  1 drivers
v0xd04290_0 .net *"_ivl_22", 0 0, L_0xd08560;  1 drivers
v0xd04400_0 .net *"_ivl_24", 0 0, L_0xd086e0;  1 drivers
v0xd044e0_0 .net *"_ivl_26", 0 0, L_0xd08750;  1 drivers
v0xd045c0_0 .net *"_ivl_4", 0 0, L_0xcd1cf0;  1 drivers
v0xd046a0_0 .net *"_ivl_6", 0 0, L_0xd07f50;  1 drivers
v0xd04780_0 .net *"_ivl_8", 0 0, L_0xd08020;  1 drivers
v0xd04860_0 .net "f", 0 0, L_0xd08670;  alias, 1 drivers
v0xd04920_0 .net "x1", 0 0, v0xd05600_0;  alias, 1 drivers
v0xd049e0_0 .net "x2", 0 0, v0xd056a0_0;  alias, 1 drivers
v0xd04aa0_0 .net "x3", 0 0, v0xd05790_0;  alias, 1 drivers
S_0xd04be0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xcd9800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xd053c0_0 .net "clk", 0 0, v0xd07450_0;  1 drivers
v0xd05480_0 .var "wavedrom_enable", 0 0;
v0xd05540_0 .var "wavedrom_title", 511 0;
v0xd05600_0 .var "x1", 0 0;
v0xd056a0_0 .var "x2", 0 0;
v0xd05790_0 .var "x3", 0 0;
E_0xcd44c0/0 .event negedge, v0xd053c0_0;
E_0xcd44c0/1 .event posedge, v0xd053c0_0;
E_0xcd44c0 .event/or E_0xcd44c0/0, E_0xcd44c0/1;
E_0xcd4250 .event negedge, v0xd053c0_0;
E_0xcbf9f0 .event posedge, v0xd053c0_0;
S_0xd04ec0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xd04be0;
 .timescale -12 -12;
v0xd050c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd051c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xd04be0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd05890 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xcd9800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xd08980 .functor NOT 1, v0xd05790_0, C4<0>, C4<0>, C4<0>;
L_0xd08b00 .functor AND 1, L_0xd08980, v0xd056a0_0, C4<1>, C4<1>;
L_0xd08cf0 .functor NOT 1, v0xd05600_0, C4<0>, C4<0>, C4<0>;
L_0xd08e70 .functor AND 1, L_0xd08b00, L_0xd08cf0, C4<1>, C4<1>;
L_0xd08fb0 .functor NOT 1, v0xd05790_0, C4<0>, C4<0>, C4<0>;
L_0xd09020 .functor AND 1, L_0xd08fb0, v0xd056a0_0, C4<1>, C4<1>;
L_0xd09120 .functor AND 1, L_0xd09020, v0xd05600_0, C4<1>, C4<1>;
L_0xd091e0 .functor OR 1, L_0xd08e70, L_0xd09120, C4<0>, C4<0>;
L_0xd09340 .functor NOT 1, v0xd056a0_0, C4<0>, C4<0>, C4<0>;
L_0xd093b0 .functor AND 1, v0xd05790_0, L_0xd09340, C4<1>, C4<1>;
L_0xd094d0 .functor AND 1, L_0xd093b0, v0xd05600_0, C4<1>, C4<1>;
L_0xd09540 .functor OR 1, L_0xd091e0, L_0xd094d0, C4<0>, C4<0>;
L_0xd096c0 .functor AND 1, v0xd05790_0, v0xd056a0_0, C4<1>, C4<1>;
L_0xd09730 .functor AND 1, L_0xd096c0, v0xd05600_0, C4<1>, C4<1>;
L_0xd09650 .functor OR 1, L_0xd09540, L_0xd09730, C4<0>, C4<0>;
v0xd05aa0_0 .net *"_ivl_0", 0 0, L_0xd08980;  1 drivers
v0xd05b80_0 .net *"_ivl_10", 0 0, L_0xd09020;  1 drivers
v0xd05c60_0 .net *"_ivl_12", 0 0, L_0xd09120;  1 drivers
v0xd05d50_0 .net *"_ivl_14", 0 0, L_0xd091e0;  1 drivers
v0xd05e30_0 .net *"_ivl_16", 0 0, L_0xd09340;  1 drivers
v0xd05f60_0 .net *"_ivl_18", 0 0, L_0xd093b0;  1 drivers
v0xd06040_0 .net *"_ivl_2", 0 0, L_0xd08b00;  1 drivers
v0xd06120_0 .net *"_ivl_20", 0 0, L_0xd094d0;  1 drivers
v0xd06200_0 .net *"_ivl_22", 0 0, L_0xd09540;  1 drivers
v0xd06370_0 .net *"_ivl_24", 0 0, L_0xd096c0;  1 drivers
v0xd06450_0 .net *"_ivl_26", 0 0, L_0xd09730;  1 drivers
v0xd06530_0 .net *"_ivl_4", 0 0, L_0xd08cf0;  1 drivers
v0xd06610_0 .net *"_ivl_6", 0 0, L_0xd08e70;  1 drivers
v0xd066f0_0 .net *"_ivl_8", 0 0, L_0xd08fb0;  1 drivers
v0xd067d0_0 .net "f", 0 0, L_0xd09650;  alias, 1 drivers
v0xd06890_0 .net "x1", 0 0, v0xd05600_0;  alias, 1 drivers
v0xd06930_0 .net "x2", 0 0, v0xd056a0_0;  alias, 1 drivers
v0xd06b30_0 .net "x3", 0 0, v0xd05790_0;  alias, 1 drivers
S_0xd06ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xcd9800;
 .timescale -12 -12;
E_0xcd4710 .event anyedge, v0xd076d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd076d0_0;
    %nor/r;
    %assign/vec4 v0xd076d0_0, 0;
    %wait E_0xcd4710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd04be0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd05600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd056a0_0, 0;
    %assign/vec4 v0xd05790_0, 0;
    %wait E_0xcd4250;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcbf9f0;
    %load/vec4 v0xd05790_0;
    %load/vec4 v0xd056a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd05600_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd05600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd056a0_0, 0;
    %assign/vec4 v0xd05790_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xcd4250;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd051c0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcd44c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd05600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd056a0_0, 0;
    %assign/vec4 v0xd05790_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xcd9800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd076d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xcd9800;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd07450_0;
    %inv;
    %store/vec4 v0xd07450_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xcd9800;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd053c0_0, v0xd07830_0, v0xd07cb0_0, v0xd07b00_0, v0xd07a60_0, v0xd07590_0, v0xd074f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xcd9800;
T_7 ;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd07630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xcd9800;
T_8 ;
    %wait E_0xcd44c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd07630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd07630_0, 4, 32;
    %load/vec4 v0xd07770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd07630_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd07630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd07630_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd07590_0;
    %load/vec4 v0xd07590_0;
    %load/vec4 v0xd074f0_0;
    %xor;
    %load/vec4 v0xd07590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd07630_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd07630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd07630_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/truthtable1/iter0/response4/top_module.sv";
