<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: CSR_MMISCCTRL_Type Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('unionCSR__MMISCCTRL__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSR_MMISCCTRL_Type Union Reference<div class="ingroups"><a class="el" href="group__NMSIS__Core__Registers.html">Register Define and Type Definitions</a> &raquo; <a class="el" href="group__NMSIS__Core__Base__Registers.html">Base Register Define and Type Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Union type to access MMISC_CTRL CSR register.  
 <a href="unionCSR__MMISCCTRL__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a98e8c61a4f2d94e3b2ca1baa6ac9e547"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a323e2be60e1e8c167948905dee415fb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#aa6e5c778c686f03d8b7f050bb6558f73">_reserved0</a>:1</td></tr>
<tr class="memdesc:a323e2be60e1e8c167948905dee415fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a323e2be60e1e8c167948905dee415fb1">More...</a><br /></td></tr>
<tr class="separator:a323e2be60e1e8c167948905dee415fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259d68a80788536ff18585be37717f8a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#aa11c937e6f7ac008171e6c96ab899957">zclsd_en</a>:1</td></tr>
<tr class="memdesc:a259d68a80788536ff18585be37717f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Control the Zclsd will uses the Zcf extension encoding or not  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a259d68a80788536ff18585be37717f8a">More...</a><br /></td></tr>
<tr class="separator:a259d68a80788536ff18585be37717f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793fad369279dee55a28cfe455ee3265"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a2ec8d9def938eec6f784c348308dd153">_reserved1</a>:1</td></tr>
<tr class="memdesc:a793fad369279dee55a28cfe455ee3265"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a793fad369279dee55a28cfe455ee3265">More...</a><br /></td></tr>
<tr class="separator:a793fad369279dee55a28cfe455ee3265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa850dc89ec5aa333794e3df00a37fdc0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#ab4bb604620ef0eb2b13778e892f3b44c">bpu</a>:1</td></tr>
<tr class="memdesc:aa850dc89ec5aa333794e3df00a37fdc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 3 dynamic prediction enable flag  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#aa850dc89ec5aa333794e3df00a37fdc0">More...</a><br /></td></tr>
<tr class="separator:aa850dc89ec5aa333794e3df00a37fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86df55a28d5dabdcafe1cbed8a3fc86"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a7cf36aebc77aad6f2e9daaa99048d6ce">_reserved2</a>:2</td></tr>
<tr class="memdesc:ae86df55a28d5dabdcafe1cbed8a3fc86"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4..5 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#ae86df55a28d5dabdcafe1cbed8a3fc86">More...</a><br /></td></tr>
<tr class="separator:ae86df55a28d5dabdcafe1cbed8a3fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc10034181162c6e80e4945dde343cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#abfbd87cd64cdc521f49d43ab17c7dd7a">misalign</a>:1</td></tr>
<tr class="memdesc:a0bc10034181162c6e80e4945dde343cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 6 misaligned access support flag  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a0bc10034181162c6e80e4945dde343cc">More...</a><br /></td></tr>
<tr class="separator:a0bc10034181162c6e80e4945dde343cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ed8ad9aefdba357b1621fea2adf784"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#ad20c7afe28fcc19d9a7b2e937d1e313f">zcmt_zcmp</a>:1</td></tr>
<tr class="memdesc:ab1ed8ad9aefdba357b1621fea2adf784"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 7 Zc Ext uses the cfdsp of D Extâ€™s encoding or not  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#ab1ed8ad9aefdba357b1621fea2adf784">More...</a><br /></td></tr>
<tr class="separator:ab1ed8ad9aefdba357b1621fea2adf784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9aee9c1038d0c026a34d6fa90ae4ec8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a43f6c4fad9bdde27464c503f11e73ea6">core_buserr</a>:1</td></tr>
<tr class="memdesc:ae9aee9c1038d0c026a34d6fa90ae4ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 8 core bus error exception or interrupt  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#ae9aee9c1038d0c026a34d6fa90ae4ec8">More...</a><br /></td></tr>
<tr class="separator:ae9aee9c1038d0c026a34d6fa90ae4ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549805f94fba1a6a966d2bc3a35790eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#ab819b8f5dc4a6ad8256834fdae9c952f">nmi_cause</a>:1</td></tr>
<tr class="memdesc:a549805f94fba1a6a966d2bc3a35790eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9 mnvec control and nmi mcase exccode  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a549805f94fba1a6a966d2bc3a35790eb">More...</a><br /></td></tr>
<tr class="separator:a549805f94fba1a6a966d2bc3a35790eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0534ba1e0c5aee9c7c44a96b6e69d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#aa0b5b3bc13cd6ca0e606d001aecbcc9f">imreturn_en</a>:1</td></tr>
<tr class="memdesc:a4f0534ba1e0c5aee9c7c44a96b6e69d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 10 IMRETURN mode of trace  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a4f0534ba1e0c5aee9c7c44a96b6e69d1">More...</a><br /></td></tr>
<tr class="separator:a4f0534ba1e0c5aee9c7c44a96b6e69d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b03c3d3168045aca8a96bd1bf2b31a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a331e3691aba2ecb1ceb777982184e306">sijump_en</a>:1</td></tr>
<tr class="memdesc:a27b03c3d3168045aca8a96bd1bf2b31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 11 SIJUMP mode of trace  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a27b03c3d3168045aca8a96bd1bf2b31a">More...</a><br /></td></tr>
<tr class="separator:a27b03c3d3168045aca8a96bd1bf2b31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab579f4aedddeddf05f1a93afa2a72474"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#ad17bb293d037b02b9f1e088b1cf4fa9d">ldspec_en</a>:1</td></tr>
<tr class="memdesc:ab579f4aedddeddf05f1a93afa2a72474"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 12 enable load speculative goes to mem interface  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#ab579f4aedddeddf05f1a93afa2a72474">More...</a><br /></td></tr>
<tr class="separator:ab579f4aedddeddf05f1a93afa2a72474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8abd5445eaa0e9306a7427dd2cb35cc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a22bacba1282cd1dba8e3a1b8f3ee8458">_reserved3</a>:1</td></tr>
<tr class="memdesc:a8abd5445eaa0e9306a7427dd2cb35cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 13 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a8abd5445eaa0e9306a7427dd2cb35cc4">More...</a><br /></td></tr>
<tr class="separator:a8abd5445eaa0e9306a7427dd2cb35cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad46e5d081b4833ba9a863e6be42ea19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#ab346e40a2a8e6302a759ab74d39d2b59">dbg_sec</a>:1</td></tr>
<tr class="memdesc:aad46e5d081b4833ba9a863e6be42ea19"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 14 debug access mode, removed in latest releases  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#aad46e5d081b4833ba9a863e6be42ea19">More...</a><br /></td></tr>
<tr class="separator:aad46e5d081b4833ba9a863e6be42ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e38728d11fd1efbb992614ce39d9ac9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a768c3696bb333e6e9725314316962271">_reserved4</a>:2</td></tr>
<tr class="memdesc:a8e38728d11fd1efbb992614ce39d9ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 15..16 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#a8e38728d11fd1efbb992614ce39d9ac9">More...</a><br /></td></tr>
<tr class="separator:a8e38728d11fd1efbb992614ce39d9ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce4aa35aebcd76363c9522074e39db9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a7fde68d99dff5c40a5f6ca4796b89745">csr_excl_enable</a>:1</td></tr>
<tr class="memdesc:afce4aa35aebcd76363c9522074e39db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 17 Exclusive instruction(lr,sc) on Non-cacheable/Device memory can send exclusive flag in memory bus  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#afce4aa35aebcd76363c9522074e39db9">More...</a><br /></td></tr>
<tr class="separator:afce4aa35aebcd76363c9522074e39db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81c0679284b6359512f57756a79466"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MMISCCTRL__Type.html#a4a0c322b0f2bf0317082570bf8f0be17">_reserved5</a>:<a class="el" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-18</td></tr>
<tr class="memdesc:afd81c0679284b6359512f57756a79466"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 18..XLEN-1 Reserved  <a href="structCSR__MMISCCTRL__Type_1_1_0d8.html#afd81c0679284b6359512f57756a79466">More...</a><br /></td></tr>
<tr class="separator:afd81c0679284b6359512f57756a79466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e8c61a4f2d94e3b2ca1baa6ac9e547"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MMISCCTRL__Type.html#a98e8c61a4f2d94e3b2ca1baa6ac9e547">b</a></td></tr>
<tr class="memdesc:a98e8c61a4f2d94e3b2ca1baa6ac9e547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <a href="unionCSR__MMISCCTRL__Type.html#a98e8c61a4f2d94e3b2ca1baa6ac9e547">More...</a><br /></td></tr>
<tr class="separator:a98e8c61a4f2d94e3b2ca1baa6ac9e547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17abdfbefca3554c1cf1f8c86a5c3925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">d</a></td></tr>
<tr class="memdesc:a17abdfbefca3554c1cf1f8c86a5c3925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for csr data access.  <a href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">More...</a><br /></td></tr>
<tr class="separator:a17abdfbefca3554c1cf1f8c86a5c3925"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Union type to access MMISC_CTRL CSR register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00240">240</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa6e5c778c686f03d8b7f050bb6558f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e5c778c686f03d8b7f050bb6558f73">&#9670;&nbsp;</a></span>_reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00242">242</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a2ec8d9def938eec6f784c348308dd153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec8d9def938eec6f784c348308dd153">&#9670;&nbsp;</a></span>_reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00244">244</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a7cf36aebc77aad6f2e9daaa99048d6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf36aebc77aad6f2e9daaa99048d6ce">&#9670;&nbsp;</a></span>_reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 4..5 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00246">246</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a22bacba1282cd1dba8e3a1b8f3ee8458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bacba1282cd1dba8e3a1b8f3ee8458">&#9670;&nbsp;</a></span>_reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 13 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00254">254</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a768c3696bb333e6e9725314316962271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768c3696bb333e6e9725314316962271">&#9670;&nbsp;</a></span>_reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 15..16 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00256">256</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a4a0c322b0f2bf0317082570bf8f0be17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0c322b0f2bf0317082570bf8f0be17">&#9670;&nbsp;</a></span>_reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::_reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 18..XLEN-1 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00258">258</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a98e8c61a4f2d94e3b2ca1baa6ac9e547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e8c61a4f2d94e3b2ca1baa6ac9e547">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CSR_MMISCCTRL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="ab4bb604620ef0eb2b13778e892f3b44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bb604620ef0eb2b13778e892f3b44c">&#9670;&nbsp;</a></span>bpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::bpu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 3 dynamic prediction enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00245">245</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a43f6c4fad9bdde27464c503f11e73ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f6c4fad9bdde27464c503f11e73ea6">&#9670;&nbsp;</a></span>core_buserr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::core_buserr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 8 core bus error exception or interrupt </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00249">249</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a7fde68d99dff5c40a5f6ca4796b89745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde68d99dff5c40a5f6ca4796b89745">&#9670;&nbsp;</a></span>csr_excl_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::csr_excl_enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 17 Exclusive instruction(lr,sc) on Non-cacheable/Device memory can send exclusive flag in memory bus </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00257">257</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a17abdfbefca3554c1cf1f8c86a5c3925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17abdfbefca3554c1cf1f8c86a5c3925">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for csr data access. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00260">260</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ab346e40a2a8e6302a759ab74d39d2b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab346e40a2a8e6302a759ab74d39d2b59">&#9670;&nbsp;</a></span>dbg_sec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::dbg_sec</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 14 debug access mode, removed in latest releases </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00255">255</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="aa0b5b3bc13cd6ca0e606d001aecbcc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b5b3bc13cd6ca0e606d001aecbcc9f">&#9670;&nbsp;</a></span>imreturn_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::imreturn_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 10 IMRETURN mode of trace </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00251">251</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ad17bb293d037b02b9f1e088b1cf4fa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17bb293d037b02b9f1e088b1cf4fa9d">&#9670;&nbsp;</a></span>ldspec_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::ldspec_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 12 enable load speculative goes to mem interface </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00253">253</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="abfbd87cd64cdc521f49d43ab17c7dd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbd87cd64cdc521f49d43ab17c7dd7a">&#9670;&nbsp;</a></span>misalign</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::misalign</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 6 misaligned access support flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00247">247</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ab819b8f5dc4a6ad8256834fdae9c952f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab819b8f5dc4a6ad8256834fdae9c952f">&#9670;&nbsp;</a></span>nmi_cause</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::nmi_cause</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 9 mnvec control and nmi mcase exccode </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00250">250</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a331e3691aba2ecb1ceb777982184e306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331e3691aba2ecb1ceb777982184e306">&#9670;&nbsp;</a></span>sijump_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::sijump_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 11 SIJUMP mode of trace </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00252">252</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="aa11c937e6f7ac008171e6c96ab899957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11c937e6f7ac008171e6c96ab899957">&#9670;&nbsp;</a></span>zclsd_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::zclsd_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 Control the Zclsd will uses the Zcf extension encoding or not </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00243">243</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ad20c7afe28fcc19d9a7b2e937d1e313f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20c7afe28fcc19d9a7b2e937d1e313f">&#9670;&nbsp;</a></span>zcmt_zcmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MMISCCTRL_Type::zcmt_zcmp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 7 Zc Ext uses the cfdsp of D Extâ€™s encoding or not </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00248">248</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a></li>
    <li class="footer">Generated on Wed May 14 2025 05:32:36 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
