# image_filter
A Vivado 2022.2 project with debug access port, debug capture module, and stub for a filter module

ToDo: Add a trailing 32-bit checksum to DCM dumps. The checksum should be a sum (easy for both Verilog and Python/numpy to compute)
      that includes header and data words.