$date
	Tue Feb 22 20:25:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 4 ! icode [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 " ifun [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 # valC [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 $ valA [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 % valB [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 & valE [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 1 ' Cnd $end
$upscope $end
$scope module testbench $end
$var reg 1 ( clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
b0 &
b1 %
b1111111111111111111111111111111111111111111111111111111111111111 $
b100 #
b0 "
b110 !
$end
#10
0(
#20
b1 &
1(
b10 %
#30
0(
#40
b10 &
1(
b11 %
#50
0(
#60
