0-prep 0h0m0s643ms
1-yosys 0h0m2s212ms
2-opensta 0h0m1s755ms
3-verilog2def_openroad 0h0m2s400ms
4-ioPlacer 0h0m1s933ms
5-tapcell 0h0m1s894ms
6-klayout_scrot 0h0m5s990ms
7-pdn 0h0m2s408ms
8-replace 0h0m8s963ms
8-resizer 0h0m8s281ms
9-write_verilog 0h0m1s857ms
10-opensta_post_resizer 0h0m1s726ms
11-opendp 0h0m1s865ms
12-klayout_scrot 0h0m5s15ms
13-cts 0h1m54s34ms
14-write_verilog 0h0m1s852ms
15-klayout_scrot 0h0m5s5ms
15-resizer_timing 0h0m7s582ms
16-write_verilog 0h0m1s892ms
17-opensta_post_resizer_timing 0h0m1s701ms
18-fastroute 0h0m9s638ms
19-addspacers 0h0m1s860ms
20-write_verilog 0h0m1s845ms
21-tritonRoute 0h0m8s263ms
22-klayout_scrot 0h0m5s130ms
23-spef_extraction 0h0m0s642ms
24-opensta_spef 0h0m1s782ms
26-write_verilog 0h0m1s923ms
28-klayout_scrot 0h0m5s138ms
31-magic_gen 0h0m6s675ms
32-klayout 0h0m4s618ms
33-klayout_scrot 0h0m5s263ms
35-klayout_scrot 0h0m5s132ms
36-klayout_xor 0h0m11s979ms
37-magic_ext_spice 0h0m0s803ms
38-lvs 0h0m0s183ms
39-magic_drc 0h0m1s903ms
41-or_antenna 0h0m1s922ms
42-cvc 0h0m0s222ms