# RISC-V_MYTH_Workshop

For students of "Microprocessor for Me in Thirty Hours" Workshop, offered by for VLSI Design Systems and Redwood EDA, find here accompanying live info and links.

## Temporary Makerchip Servers

...

## Important links

Startingpoint for RISC-V: https://github.com/stevehoover/RISC-V_MYTH_Workshop/blob/master/risc-v_shell.tlv

## Common Errors

### SandPiper(TM) (blue log output)

### Verilator (black log output)

#### Verilated model didn't DC converge

Combinational logic loops back on itself. Perhaps you missed a `>>1`.

## By Slide
