#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 11:44:24 2020
# Process ID: 7496
# Current directory: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2520 C:\Users\robbe\Documents\School\2020-2021\DigitaalOntwerp\Labo\DigitaalOntwerp1\labo3\labo3.xpr
# Log file: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/vivado.log
# Journal file: C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/labo3.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top basic_register_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source basic_register_tb.tcl
close_sim
set_property top updown_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source updown_counter_tb.tcl
close_sim
launch_simulation
source updown_counter_tb.tcl
close_sim
set_property top program_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source program_counter_tb.tcl
close_sim
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
refresh_design
set_property top basic_register_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source basic_register_tb.tcl
close_sim
refresh_design
move_files -fileset sim_1 [get_files  C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/labo3.srcs/sources_1/imports/sources/basic_register.vhd]
update_compile_order -fileset sim_1
move_files [get_files  C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/labo3.srcs/sources_1/imports/sources/basic_register.vhd]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -after C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/labo3.srcs/sources_1/imports/sources/program_counter.vhd C:/Users/robbe/Documents/School/2020-2021/DigitaalOntwerp/Labo/DigitaalOntwerp1/labo3/labo3.srcs/sources_1/imports/sources/updown_counter.vhd
refresh_design
launch_simulation
source basic_register_tb.tcl
close_sim
set_property top program_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source program_counter_tb.tcl
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property top basic_register [current_fileset]
refresh_design
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property top updown_counter [current_fileset]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
close_sim
