Frontend:
  impl: LoadStoreStallTrace
  clock_ratio: 3
  num_expected_insts: 100000
  debug: false
  traces:
    - ../traces/_worst_case_trace_0.txt
    # - /home/sicajc/user/sicajc/main/Senior_3D_DRAM/ramulator2/traces/trace_0.txt
    # - /home/sicajc/DRAM_PROJECT/Senior_3D_DRAM/ramulator2/traces/trace_1.txt
    # - /home/sicajc/DRAM_PROJECT/Senior_3D_DRAM/ramulator2/traces/trace_2.txt
    # - /home/sicajc/DRAM_PROJECT/Senior_3D_DRAM/ramulator2/traces/trace_3.txt


  # Translation:
  #   impl: RandomTranslation
  #   max_addr: 2199015689679

  Translation:
    impl: NoTranslation
    max_addr: 33554432

MemorySystem:
  impl: GenericDRAM
  clock_ratio: 3

  DRAM:
    impl: DDR4

    drampower_enable: true # This can enable dram power model
    structure_type: 1
    # The preset of DRAM voltage and current must be specified, also the preset for power modeling has to exists within.
    voltage:
      preset: Default # Sets to Default to enable basic voltage adjustment
    current:
      preset: Default

    org:
      preset: DDR4_1Gb_1bank_x1024
      channel_width: 1024
      # preset: DDR4_2Gb_x4
      channel: 1
      rank: 1
    timing:
      preset: DDR4_3DDRAM_1024


  Controller:
    impl: Generic
    sample_time: 500
    bandwidth_record_file: ../cmd_records/bandwidth_record_worst_case.txt
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy
      cap: 4
    plugins:
      - ControllerPlugin:
          impl: CommandCounter
          path: ../cmd_records/worst_1024Mb_1ch.cmds
          commands_to_count:
            - REFab
      - ControllerPlugin:
          impl: TraceRecorder
          path: ../cmd_records/worst_1024Mb_2ch.trace

  AddrMapper:
    impl: ChRaBaRoCo