Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 27 18:33:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_controller_timing_summary_routed.rpt -pb uart_controller_timing_summary_routed.pb -rpx uart_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_DB_START/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.326        0.000                      0                   84        0.140        0.000                      0                   84        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.326        0.000                      0                   84        0.140        0.000                      0                   84        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 U_UART_T/b_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_T/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.196ns (32.813%)  route 2.449ns (67.187%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.625     5.146    U_UART_T/CLK
    SLICE_X1Y57          FDCE                                         r  U_UART_T/b_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART_T/b_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.051     6.616    U_UART_T/b_cnt_reg[2]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.327     6.943 r  U_UART_T/FSM_sequential_c_state[1]_i_4/O
                         net (fo=1, routed)           0.578     7.521    U_UART_T/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     7.847 r  U_UART_T/FSM_sequential_c_state[1]_i_2/O
                         net (fo=2, routed)           0.820     8.667    U_UART_T/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.791 r  U_UART_T/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.791    U_UART_T/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    U_UART_T/CLK
    SLICE_X0Y58          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)        0.031    15.117    U_UART_T/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 U_UART_T/b_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_T/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.196ns (32.912%)  route 2.438ns (67.088%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.625     5.146    U_UART_T/CLK
    SLICE_X1Y57          FDCE                                         r  U_UART_T/b_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART_T/b_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.051     6.616    U_UART_T/b_cnt_reg[2]
    SLICE_X1Y58          LUT5 (Prop_lut5_I2_O)        0.327     6.943 r  U_UART_T/FSM_sequential_c_state[1]_i_4/O
                         net (fo=1, routed)           0.578     7.521    U_UART_T/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.326     7.847 r  U_UART_T/FSM_sequential_c_state[1]_i_2/O
                         net (fo=2, routed)           0.809     8.656    U_UART_T/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.124     8.780 r  U_UART_T/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.780    U_UART_T/FSM_sequential_c_state[1]_i_1_n_0
    SLICE_X1Y60          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    U_UART_T/CLK
    SLICE_X1Y60          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    15.114    U_UART_T/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 U_BR/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.119ns (29.975%)  route 2.614ns (70.025%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.625     5.146    U_BR/CLK
    SLICE_X2Y57          FDCE                                         r  U_BR/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_BR/count_reg_reg[0]/Q
                         net (fo=9, routed)           1.025     6.689    U_BR/count_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.124     6.813 r  U_BR/count_reg[9]_i_2/O
                         net (fo=5, routed)           1.018     7.831    U_BR/count_reg[9]_i_2_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I2_O)        0.152     7.983 r  U_BR/count_reg[10]_i_2/O
                         net (fo=1, routed)           0.571     8.554    U_BR/count_reg[10]_i_2_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I2_O)        0.325     8.879 r  U_BR/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.879    U_BR/count_next[10]
    SLICE_X2Y57          FDCE                                         r  U_BR/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    U_BR/CLK
    SLICE_X2Y57          FDCE                                         r  U_BR/count_reg_reg[10]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.118    15.229    U_BR/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 U_BTN_DB_START/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB_START/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 1.863ns (52.552%)  route 1.682ns (47.448%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_BTN_DB_START/CLK
    SLICE_X4Y55          FDCE                                         r  U_BTN_DB_START/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_BTN_DB_START/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.860     6.460    U_BTN_DB_START/r_counter[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.116 r  U_BTN_DB_START/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.116    U_BTN_DB_START/r_counter0_carry_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  U_BTN_DB_START/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    U_BTN_DB_START/r_counter0_carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.564 r  U_BTN_DB_START/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.822     8.386    U_BTN_DB_START/data0[10]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.303     8.689 r  U_BTN_DB_START/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.689    U_BTN_DB_START/r_counter_1[10]
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    U_BTN_DB_START/CLK
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[10]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.029    15.112    U_BTN_DB_START/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 U_BTN_DB_START/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB_START/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.889ns (52.803%)  route 1.688ns (47.197%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_BTN_DB_START/CLK
    SLICE_X4Y55          FDCE                                         r  U_BTN_DB_START/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_BTN_DB_START/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.860     6.460    U_BTN_DB_START/r_counter[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.116 r  U_BTN_DB_START/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.116    U_BTN_DB_START/r_counter0_carry_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  U_BTN_DB_START/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    U_BTN_DB_START/r_counter0_carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  U_BTN_DB_START/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.344    U_BTN_DB_START/r_counter0_carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.566 r  U_BTN_DB_START/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.394    U_BTN_DB_START/data0[13]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.327     8.721 r  U_BTN_DB_START/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.721    U_BTN_DB_START/r_counter_1[13]
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    U_BTN_DB_START/CLK
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[13]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.075    15.158    U_BTN_DB_START/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 U_BTN_DB_START/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB_START/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.749ns (50.576%)  route 1.709ns (49.424%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_BTN_DB_START/CLK
    SLICE_X4Y55          FDCE                                         r  U_BTN_DB_START/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_BTN_DB_START/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.860     6.460    U_BTN_DB_START/r_counter[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.116 r  U_BTN_DB_START/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.116    U_BTN_DB_START/r_counter0_carry_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.450 r  U_BTN_DB_START/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.299    U_BTN_DB_START/data0[6]
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.303     8.602 r  U_BTN_DB_START/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.602    U_BTN_DB_START/r_counter_1[6]
    SLICE_X4Y56          FDCE                                         r  U_BTN_DB_START/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    U_BTN_DB_START/CLK
    SLICE_X4Y56          FDCE                                         r  U_BTN_DB_START/r_counter_reg[6]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.029    15.113    U_BTN_DB_START/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 U_BTN_DB_START/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB_START/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.775ns (51.250%)  route 1.688ns (48.750%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_BTN_DB_START/CLK
    SLICE_X4Y55          FDCE                                         r  U_BTN_DB_START/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_BTN_DB_START/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.860     6.460    U_BTN_DB_START/r_counter[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.116 r  U_BTN_DB_START/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.116    U_BTN_DB_START/r_counter0_carry_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  U_BTN_DB_START/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    U_BTN_DB_START/r_counter0_carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.452 r  U_BTN_DB_START/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.828     8.280    U_BTN_DB_START/data0[9]
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.327     8.607 r  U_BTN_DB_START/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.607    U_BTN_DB_START/r_counter_1[9]
    SLICE_X4Y56          FDCE                                         r  U_BTN_DB_START/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    U_BTN_DB_START/CLK
    SLICE_X4Y56          FDCE                                         r  U_BTN_DB_START/r_counter_reg[9]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.075    15.159    U_BTN_DB_START/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 U_UART_RX/b_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/FSM_onehot_c_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.966ns (30.400%)  route 2.212ns (69.600%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_UART_RX/CLK
    SLICE_X3Y61          FDCE                                         r  U_UART_RX/b_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_UART_RX/b_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.870     6.433    U_UART_RX/b_cnt_reg[1]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.299     6.732 f  U_UART_RX/b_cnt_reg[3]_i_3/O
                         net (fo=3, routed)           0.442     7.174    U_UART_RX/b_cnt_reg[3]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     7.298 f  U_UART_RX/FSM_onehot_c_state[4]_i_3/O
                         net (fo=1, routed)           0.481     7.780    U_UART_RX/FSM_onehot_c_state[4]_i_3_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U_UART_RX/FSM_onehot_c_state[4]_i_1/O
                         net (fo=5, routed)           0.418     8.322    U_UART_RX/FSM_onehot_c_state[4]_i_1_n_0
    SLICE_X3Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    U_UART_RX/CLK
    SLICE_X3Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[1]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y60          FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_UART_RX/FSM_onehot_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 U_BTN_DB_START/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB_START/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.873ns (55.164%)  route 1.522ns (44.836%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_BTN_DB_START/CLK
    SLICE_X4Y55          FDCE                                         r  U_BTN_DB_START/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_BTN_DB_START/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.860     6.460    U_BTN_DB_START/r_counter[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.116 r  U_BTN_DB_START/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.116    U_BTN_DB_START/r_counter0_carry_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  U_BTN_DB_START/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    U_BTN_DB_START/r_counter0_carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.543 r  U_BTN_DB_START/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.205    U_BTN_DB_START/data0[12]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.334     8.539 r  U_BTN_DB_START/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.539    U_BTN_DB_START/r_counter_1[12]
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    U_BTN_DB_START/CLK
    SLICE_X4Y57          FDCE                                         r  U_BTN_DB_START/r_counter_reg[12]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.075    15.158    U_BTN_DB_START/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 U_UART_RX/b_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/FSM_onehot_c_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.966ns (30.777%)  route 2.173ns (69.223%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.623     5.144    U_UART_RX/CLK
    SLICE_X3Y61          FDCE                                         r  U_UART_RX/b_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_UART_RX/b_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.870     6.433    U_UART_RX/b_cnt_reg[1]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.299     6.732 f  U_UART_RX/b_cnt_reg[3]_i_3/O
                         net (fo=3, routed)           0.442     7.174    U_UART_RX/b_cnt_reg[3]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     7.298 f  U_UART_RX/FSM_onehot_c_state[4]_i_3/O
                         net (fo=1, routed)           0.481     7.780    U_UART_RX/FSM_onehot_c_state[4]_i_3_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  U_UART_RX/FSM_onehot_c_state[4]_i_1/O
                         net (fo=5, routed)           0.379     8.283    U_UART_RX/FSM_onehot_c_state[4]_i_1_n_0
    SLICE_X2Y60          FDPE                                         r  U_UART_RX/FSM_onehot_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    U_UART_RX/CLK
    SLICE_X2Y60          FDPE                                         r  U_UART_RX/FSM_onehot_c_state_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          FDPE (Setup_fdpe_C_CE)      -0.169    14.916    U_UART_RX/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_BR/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.475    U_BR/CLK
    SLICE_X3Y57          FDCE                                         r  U_BR/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_BR/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.088     1.705    U_BR/count_reg[8]
    SLICE_X2Y57          LUT6 (Prop_lut6_I1_O)        0.045     1.750 r  U_BR/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_BR/count_next[9]
    SLICE_X2Y57          FDCE                                         r  U_BR/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     1.990    U_BR/CLK
    SLICE_X2Y57          FDCE                                         r  U_BR/count_reg_reg[9]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.121     1.609    U_BR/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_UART_RX/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/FSM_onehot_c_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_UART_RX/CLK
    SLICE_X3Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_UART_RX/FSM_onehot_c_state_reg[1]/Q
                         net (fo=10, routed)          0.134     1.749    U_UART_RX/FSM_onehot_c_state_reg_n_0_[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.048     1.797 r  U_UART_RX/FSM_onehot_c_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.797    U_UART_RX/FSM_onehot_c_state[4]_i_2_n_0
    SLICE_X2Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     1.989    U_UART_RX/CLK
    SLICE_X2Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.131     1.618    U_UART_RX/FSM_onehot_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_BR/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR/baud_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.475    U_BR/CLK
    SLICE_X3Y57          FDCE                                         r  U_BR/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_BR/count_reg_reg[6]/Q
                         net (fo=7, routed)           0.133     1.749    U_BR/count_reg[6]
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  U_BR/baud_tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_BR/baud_tick_next
    SLICE_X2Y57          FDCE                                         r  U_BR/baud_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     1.990    U_BR/CLK
    SLICE_X2Y57          FDCE                                         r  U_BR/baud_tick_reg_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.120     1.608    U_BR/baud_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_UART_RX/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/FSM_onehot_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_UART_RX/CLK
    SLICE_X3Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_UART_RX/FSM_onehot_c_state_reg[1]/Q
                         net (fo=10, routed)          0.134     1.749    U_UART_RX/FSM_onehot_c_state_reg_n_0_[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_UART_RX/FSM_onehot_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_UART_RX/FSM_onehot_c_state[2]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     1.989    U_UART_RX/CLK
    SLICE_X2Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.120     1.607    U_UART_RX/FSM_onehot_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_UART_RX/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_UART_RX/CLK
    SLICE_X3Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_UART_RX/FSM_onehot_c_state_reg[1]/Q
                         net (fo=10, routed)          0.138     1.753    U_UART_RX/FSM_onehot_c_state_reg_n_0_[1]
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  U_UART_RX/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_UART_RX/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X2Y60          FDPE                                         r  U_UART_RX/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     1.989    U_UART_RX/CLK
    SLICE_X2Y60          FDPE                                         r  U_UART_RX/FSM_onehot_c_state_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y60          FDPE (Hold_fdpe_C_D)         0.121     1.608    U_UART_RX/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_BTN_DB_START/r_edge_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_T/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.475    U_BTN_DB_START/CLK
    SLICE_X0Y58          FDCE                                         r  U_BTN_DB_START/r_edge_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  U_BTN_DB_START/r_edge_q_reg/Q
                         net (fo=1, routed)           0.061     1.664    U_UART_T/r_edge_q
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.099     1.763 r  U_UART_T/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    U_UART_T/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     1.990    U_UART_T/CLK
    SLICE_X0Y58          FDCE                                         r  U_UART_T/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.092     1.567    U_UART_T/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_UART_RX/FSM_onehot_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/b_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.620%)  route 0.160ns (43.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_UART_RX/CLK
    SLICE_X2Y60          FDCE                                         r  U_UART_RX/FSM_onehot_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_UART_RX/FSM_onehot_c_state_reg[3]/Q
                         net (fo=14, routed)          0.160     1.798    U_UART_RX/FSM_onehot_c_state_reg_n_0_[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  U_UART_RX/b_cnt_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    U_UART_RX/b_cnt_reg[2]_i_1__0_n_0
    SLICE_X2Y61          FDCE                                         r  U_UART_RX/b_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     1.989    U_UART_RX/CLK
    SLICE_X2Y61          FDCE                                         r  U_UART_RX/b_cnt_reg_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.121     1.611    U_UART_RX/b_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_UART_T/b_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_T/b_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.475    U_UART_T/CLK
    SLICE_X1Y57          FDCE                                         r  U_UART_T/b_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_UART_T/b_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           0.098     1.701    U_UART_T/b_cnt_reg[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.099     1.800 r  U_UART_T/b_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    U_UART_T/b_cnt_reg[3]_i_2_n_0
    SLICE_X1Y57          FDCE                                         r  U_UART_T/b_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     1.990    U_UART_T/CLK
    SLICE_X1Y57          FDCE                                         r  U_UART_T/b_cnt_reg_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.092     1.567    U_UART_T/b_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_BR/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.257%)  route 0.111ns (32.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.475    U_BR/CLK
    SLICE_X3Y58          FDCE                                         r  U_BR/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_BR/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.111     1.714    U_BR/count_reg[3]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.099     1.813 r  U_BR/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_BR/count_next[4]
    SLICE_X3Y58          FDCE                                         r  U_BR/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     1.990    U_BR/CLK
    SLICE_X3Y58          FDCE                                         r  U_BR/count_reg_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.092     1.567    U_BR/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_UART_RX/d_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RX/d_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_UART_RX/CLK
    SLICE_X1Y61          FDCE                                         r  U_UART_RX/d_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_UART_RX/d_cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.170     1.785    U_UART_RX/d_cnt_reg[1]
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.043     1.828 r  U_UART_RX/d_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.828    U_UART_RX/d_cnt_reg[3]_i_2_n_0
    SLICE_X1Y61          FDCE                                         r  U_UART_RX/d_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     1.989    U_UART_RX/CLK
    SLICE_X1Y61          FDCE                                         r  U_UART_RX/d_cnt_reg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.107     1.581    U_UART_RX/d_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    U_BR/baud_tick_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    U_BR/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    U_BR/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58    U_BR/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    U_BR/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    U_BR/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    U_BR/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58    U_BR/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    U_BR/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    U_BR/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    U_BR/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_BTN_DB_START/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_BTN_DB_START/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_BTN_DB_START/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_BTN_DB_START/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_BTN_DB_START/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    U_UART_RX/b_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    U_UART_RX/b_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    U_UART_RX/b_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_BR/baud_tick_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_BR/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_BR/count_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    U_BR/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    U_BR/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    U_BR/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    U_BR/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    U_BR/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    U_BR/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    U_BR/count_reg_reg[9]/C



