

================================================================
== Vivado HLS Report for 'operator_double_div10'
================================================================
* Date:           Fri Aug 31 15:38:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.024|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_146  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     444|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1058|     913|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     333|
|Register         |        -|      -|     433|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1491|    1690|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div5_chunk_fu_146  |lut_div5_chunk        |        0|      0|   14|   39|
    |operator_double_dbkb_U9    |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U10   |operator_double_dcud  |        0|      0|  522|  437|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0| 1058|  913|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_233_p2          |     +    |      0|  0|  18|           3|          11|
    |xf_V_8_fu_382_p2             |     +    |      0|  0|  64|           2|          57|
    |new_exp_V_fu_242_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_258_p2            |     -    |      0|  0|  18|           2|          11|
    |sel_tmp1_fu_268_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp6_fu_290_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_210_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_238_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_3_fu_223_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_228_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_5_fu_311_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_6_fu_253_p2              |   icmp   |      0|  0|  13|          11|           2|
    |sel_tmp5_demorgan_fu_280_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_2_fu_324_p2              |    or    |      0|  0|   6|           1|           1|
    |p_1_fu_316_p3                |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_330_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_671_p3          |  select  |      0|  0|  52|           1|          52|
    |p_cast_cast_fu_216_p3        |  select  |      0|  0|   3|           1|           3|
    |shift_V_2_fu_273_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_296_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_4_fu_304_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_cast_cast_fu_246_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_5_fu_376_p3             |  select  |      0|  0|  57|           1|          57|
    |xf_V_7_fu_361_p3             |  select  |      0|  0|  57|           1|          57|
    |sel_tmp5_fu_284_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_263_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 444|          91|         333|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  221|         51|    1|         51|
    |grp_lut_div5_chunk_fu_146_d_V     |   97|         20|    3|         60|
    |grp_lut_div5_chunk_fu_146_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  333|         74|    7|        120|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  50|   0|   50|          0|
    |call_ret10_i_i_reg_931_0                |   3|   0|    3|          0|
    |call_ret11_i_i_reg_936_0                |   3|   0|    3|          0|
    |call_ret12_i_i_reg_941_0                |   3|   0|    3|          0|
    |call_ret13_i_i_reg_946_0                |   3|   0|    3|          0|
    |call_ret14_i_i_reg_951_0                |   3|   0|    3|          0|
    |call_ret15_i_i_reg_956_0                |   3|   0|    3|          0|
    |call_ret16_i_i_reg_961_0                |   3|   0|    3|          0|
    |call_ret17_i_i_reg_966_0                |   3|   0|    3|          0|
    |call_ret18_i_i_reg_971_0                |   3|   0|    3|          0|
    |call_ret2_i_i_reg_891_0                 |   3|   0|    3|          0|
    |call_ret3_i_i_reg_896_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_901_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_906_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_911_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_916_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_921_0                 |   3|   0|    3|          0|
    |call_ret9_i_i_reg_926_0                 |   3|   0|    3|          0|
    |d_chunk_V_10_reg_846                    |   3|   0|    3|          0|
    |d_chunk_V_11_reg_851                    |   3|   0|    3|          0|
    |d_chunk_V_12_reg_856                    |   3|   0|    3|          0|
    |d_chunk_V_13_reg_861                    |   3|   0|    3|          0|
    |d_chunk_V_14_reg_866                    |   3|   0|    3|          0|
    |d_chunk_V_15_reg_871                    |   3|   0|    3|          0|
    |d_chunk_V_16_reg_876                    |   3|   0|    3|          0|
    |d_chunk_V_17_reg_881                    |   3|   0|    3|          0|
    |d_chunk_V_18_reg_886                    |   3|   0|    3|          0|
    |d_chunk_V_1_reg_801                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_806                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_811                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_816                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_821                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_826                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_831                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_836                     |   3|   0|    3|          0|
    |d_chunk_V_9_reg_841                     |   3|   0|    3|          0|
    |d_chunk_V_reg_796                       |   3|   0|    3|          0|
    |grp_lut_div5_chunk_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_713                            |   1|   0|    1|          0|
    |new_exp_V_1_reg_694                     |  11|   0|   11|          0|
    |new_mant_V_1_reg_706                    |  52|   0|   52|          0|
    |p_Repl2_1_reg_760                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_689                       |   1|   0|    1|          0|
    |p_cast_cast_reg_719                     |   3|   0|   11|          8|
    |r_V_20_reg_780                          |  52|   0|   52|          0|
    |r_V_21_reg_785                          |  57|   0|   57|          0|
    |reg_169                                 |   3|   0|    3|          0|
    |shift_V_1_reg_739                       |  11|   0|   11|          0|
    |shift_V_4_reg_749                       |  11|   0|   11|          0|
    |tmp_3_reg_725                           |   1|   0|    1|          0|
    |tmp_4_reg_733                           |   1|   0|    1|          0|
    |tmp_5_reg_755                           |   1|   0|    1|          0|
    |tmp_6_reg_744                           |   1|   0|    1|          0|
    |xf_V_7_reg_790                          |  57|   0|   57|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 433|   0|  441|          8|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div10 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

