<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="PLL_clocks_gen/PLL_ADV/CLKOUT0" logResource="PLL_clocks_gen/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="pll_clk_250MHz"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_clocks_gen/PLL_ADV/CLKIN1" logResource="PLL_clocks_gen/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_clocks_gen/PLL_ADV/CLKIN1" logResource="PLL_clocks_gen/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk0"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/rxclk"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="19" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;</twConstName><twItemCnt>280</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>160</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.449</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/clkout/oserdes_m (OLOGIC_X4Y117.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.551</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/clkout/oserdes_m</twDest><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "1.994" src = "2.123">0.129</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/clkout/oserdes_m</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">6.560</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>HDMI_out_1/dvi_tx0/clkout/oserdes_m</twComp><twBEL>HDMI_out_1/dvi_tx0/clkout/oserdes_m</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>8.324</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.551</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/clkout/oserdes_s</twDest><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "1.994" src = "2.123">0.129</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/clkout/oserdes_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">6.560</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>HDMI_out_1/dvi_tx0/clkout/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/clkout/oserdes_s</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>8.324</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.813</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twDest><twTotPathDel>8.817</twTotPathDel><twClkSkew dest = "1.994" src = "2.123">0.129</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">6.298</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>8.062</twRouteDel><twTotDel>8.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes0/oserdes_m</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew dest = "0.258" src = "0.237">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes0/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;6&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.027</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.313</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes0/oserdes_m</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes0/oserdes_m</twBEL></twPathDel><twLogDel>-0.945</twLogDel><twRouteDel>1.027</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-1152.4</twPctLog><twPctRoute>1252.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out0</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "0.258" src = "0.237">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out0</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;6&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.083</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.313</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>-0.945</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-684.8</twPctLog><twPctRoute>784.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>0.139</twTotPathDel><twClkSkew dest = "0.258" src = "0.237">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;6&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.090</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.319</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>-0.951</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>0.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-684.2</twPctLog><twPctRoute>784.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_bufg_2/I0" logResource="clk_bufg_2/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="pll_clk_50MHz"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Trpw" slack="19.594" period="20.000" constraintValue="10.000" deviceLimit="0.203" physResource="HDMI_out_1/dvi_tx0/pixel2x/ra&lt;2&gt;/SR" logResource="HDMI_out_1/dvi_tx0/pixel2x/fdc_ra3/SR" locationPin="SLICE_X30Y108.SR" clockNet="HDMI_out_1/dvi_tx0/pixel2x/rstp"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tcp" slack="19.595" period="20.000" constraintValue="20.000" deviceLimit="0.405" freqLimit="2469.136" physResource="HDMI_out_1/dvi_tx0/pixel2x/db&lt;7&gt;/CLK" logResource="HDMI_out_1/dvi_tx0/pixel2x/fd_db4/CK" locationPin="SLICE_X26Y110.CLK" clockNet="clk_50MHz"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;</twConstName><twItemCnt>12239</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1686</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.509</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encr/dout_9 (SLICE_X7Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.491</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encr/dout_9</twDest><twTotPathDel>8.362</twTotPathDel><twClkSkew dest = "0.485" src = "0.511">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encr/dout_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.674</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encr/dout&lt;9&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encr/dout_9</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>7.438</twRouteDel><twTotDel>8.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encr/dout_8 (SLICE_X7Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.515</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encr/dout_8</twDest><twTotPathDel>8.338</twTotPathDel><twClkSkew dest = "0.485" src = "0.511">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encr/dout_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.674</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encr/dout&lt;9&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encr/dout_8</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>7.438</twRouteDel><twTotDel>8.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encr/dout_7 (SLICE_X7Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.535</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encr/dout_7</twDest><twTotPathDel>8.318</twTotPathDel><twClkSkew dest = "0.485" src = "0.511">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encr/dout_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/h_active_comp_norst1</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.674</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encr/dout&lt;9&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encr/dout_7</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>7.438</twRouteDel><twTotDel>8.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (SLICE_X6Y118.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/encr/dout_0</twSrc><twDest BELType="RAM">HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.033" src = "0.034">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/encr/dout_0</twSrc><twDest BELType='RAM'>HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encr/dout&lt;5&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encr/dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encr/dout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y118.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>HDMI_out_1/dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg (SLICE_X38Y89.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">HDMI_out_1/video_timing_gen_1/active_send</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMI_out_1/video_timing_gen_1/active_send</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/active_send</twComp><twBEL>HDMI_out_1/video_timing_gen_1/active_send</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y89.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>HDMI_out_1/video_timing_gen_1/active_send</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y89.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encb/c0_reg</twComp><twBEL>HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (SLICE_X47Y30.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y30.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.676</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y30.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y30.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>0.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.709</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y30.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" logResource="user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" locationPin="RAMB8_X3Y17.CLKAWRCLK" clockNet="clk_25MHz"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKB" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK" logResource="user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK" locationPin="RAMB8_X3Y41.CLKBRDCLK" clockNet="clk_25MHz"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK" logResource="user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK" locationPin="RAMB8_X1Y42.CLKBRDCLK" clockNet="clk_25MHz"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH         50%;</twConstName><twItemCnt>2899</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1535</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.944</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X37Y49.B4), 6 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.028</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.555</twTotPathDel><twClkSkew dest = "1.783" src = "1.894">0.111</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;9&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.034</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew dest = "1.783" src = "1.898">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X42Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>1.556</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.430</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.149</twTotPathDel><twClkSkew dest = "1.783" src = "1.898">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>1.160</twRouteDel><twTotDel>2.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X37Y49.B5), 5 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.130</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew dest = "1.783" src = "1.894">0.111</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;9&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.338</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.241</twTotPathDel><twClkSkew dest = "1.783" src = "1.898">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X42Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>1.306</twRouteDel><twTotDel>2.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.498</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "1.783" src = "1.898">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X46Y60.C4), 6 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.329</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "1.778" src = "1.896">0.118</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.397</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.177</twTotPathDel><twClkSkew dest = "1.778" src = "1.898">0.120</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y61.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>1.143</twRouteDel><twTotDel>2.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.462</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew dest = "1.778" src = "1.898">0.120</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>1.119</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X30Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew dest = "0.921" src = "0.881">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X32Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X38Y52.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType="RAM">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.587</twTotPathDel><twClkSkew dest = "0.927" src = "0.885">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twSrc><twDest BELType='RAM'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;9&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.509</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y52.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/sdata&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y26.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X15Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y26.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="user_app_1/clk_vid_in"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK" locationPin="RAMB8_X0Y26.CLKAWRCLK" clockNet="user_app_1/clk_vid_in"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk1"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2         HIGH 50%;</twConstName><twItemCnt>1348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>438</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.176</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0 (SLICE_X54Y74.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.824</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>5.000</twTotPathDel><twClkSkew dest = "0.147" src = "0.158">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N523</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>5.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.229</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.569</twTotPathDel><twClkSkew dest = "0.569" src = "0.606">0.037</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.288</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.533</twTotPathDel><twClkSkew dest = "0.235" src = "0.249">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>4.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (SLICE_X55Y75.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.836</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N523</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.341</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>4.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.232</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.568</twTotPathDel><twClkSkew dest = "0.571" src = "0.606">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>3.413</twRouteDel><twTotDel>4.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.291</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew dest = "0.237" src = "0.249">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>3.377</twRouteDel><twTotDel>4.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1 (SLICE_X54Y74.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.845</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew dest = "0.147" src = "0.158">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N523</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.315</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>4.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.250</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>4.548</twTotPathDel><twClkSkew dest = "0.569" src = "0.606">0.037</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.309</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>4.512</twTotPathDel><twClkSkew dest = "0.235" src = "0.249">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>4.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (SLICE_X45Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twDest><twTotPathDel>0.601</twTotPathDel><twClkSkew dest = "0.929" src = "0.887">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X44Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (SLICE_X36Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twDest><twTotPathDel>0.613</twTotPathDel><twClkSkew dest = "0.919" src = "0.882">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X31Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (SLICE_X39Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twDest><twTotPathDel>0.618</twTotPathDel><twClkSkew dest = "0.930" src = "0.892">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X38Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk2"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;7&gt;/CLK" logResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_4/CK" locationPin="SLICE_X32Y54.CLK" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;7&gt;/CLK" logResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_5/CK" locationPin="SLICE_X32Y54.CLK" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;</twConstName><twItemCnt>25576</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1628</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.195</twMinPer></twConstHead><twPathRptBanner iPaths="134" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (SLICE_X3Y63.D3), 134 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.805</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twTotPathDel>8.097</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>6.403</twRouteDel><twTotDel>8.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.990</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twTotPathDel>7.917</twTotPathDel><twClkSkew dest = "0.599" src = "0.590">-0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>6.270</twRouteDel><twTotDel>7.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.389</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twTotPathDel>7.513</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>5.819</twRouteDel><twTotDel>7.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="134" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (SLICE_X3Y63.C4), 134 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.826</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>8.076</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>6.382</twRouteDel><twTotDel>8.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.011</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>7.896</twTotPathDel><twClkSkew dest = "0.599" src = "0.590">-0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.410</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>7.492</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>5.798</twRouteDel><twTotDel>7.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="105" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X3Y63.A2), 105 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.848</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>8.054</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;6&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>6.414</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.033</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>7.874</twTotPathDel><twClkSkew dest = "0.599" src = "0.590">-0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;6&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>6.281</twRouteDel><twTotDel>7.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.432</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>7.470</twTotPathDel><twClkSkew dest = "0.599" src = "0.595">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;6&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>5.830</twRouteDel><twTotDel>7.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SLICE_X4Y72.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X3Y84.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (SLICE_X4Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tmcbcper_UICLK" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;/CLK" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK" locationPin="SLICE_X8Y75.CLK" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;         TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="150"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="151" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;         TS_pll_clk_100MHz * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="153"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_pll_clk_100MHz * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="154" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="155" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;</twConstName><twItemCnt>11351</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1024</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.592</twMinPer></twConstHead><twPathRptBanner iPaths="173" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y26.ADDRB10), 173 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.470</twTotPathDel><twClkSkew dest = "0.235" src = "0.255">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A&lt;7&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;8&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N353</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y26.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y26.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.531</twLogDel><twRouteDel>4.939</twRouteDel><twTotDel>8.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.752</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.126</twTotPathDel><twClkSkew dest = "0.235" src = "0.255">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;1&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;1&gt;11_F</twBEL><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;8&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N353</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y26.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y26.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.696</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>8.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.812</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.075</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;16&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;6&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A&lt;7&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;8&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N353</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y26.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;6&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y26.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>8.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/Mram_rd_line_buffer_b (RAMB8_X3Y41.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.460</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/Mram_rd_line_buffer_b</twDest><twTotPathDel>8.360</twTotPathDel><twClkSkew dest = "0.548" src = "0.626">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/Mram_rd_line_buffer_b</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA4</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;4&gt;_inv</twComp><twBEL>user_app_1/c3_p0_rd_data&lt;4&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y41.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y41.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>user_app_1/Mram_rd_line_buffer_b</twComp><twBEL>user_app_1/Mram_rd_line_buffer_b</twBEL></twPathDel><twLogDel>3.203</twLogDel><twRouteDel>5.157</twRouteDel><twTotDel>8.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/Mram_rd_line_buffer_b (RAMB8_X3Y41.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.535</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/Mram_rd_line_buffer_b</twDest><twTotPathDel>8.285</twTotPathDel><twClkSkew dest = "0.548" src = "0.626">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/Mram_rd_line_buffer_b</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA6</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.704</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;4&gt;_inv</twComp><twBEL>user_app_1/c3_p0_rd_data&lt;6&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y41.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>user_app_1/c3_p0_rd_data&lt;6&gt;_inv</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y41.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>user_app_1/Mram_rd_line_buffer_b</twComp><twBEL>user_app_1/Mram_rd_line_buffer_b</twBEL></twPathDel><twLogDel>3.203</twLogDel><twRouteDel>5.082</twRouteDel><twTotDel>8.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1 (SLICE_X0Y70.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twSrc><twDest BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twSrc><twDest BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;4&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;4&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mux11111</twBEL><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5 (SLICE_X1Y72.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twSrc><twDest BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twSrc><twDest BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;8&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr&lt;8&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mux2511</twBEL><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4 (SLICE_X1Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twSrc><twDest BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twDest><twTotPathDel>0.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twSrc><twDest BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;0&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;0&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_micro_count[6]_GND_87_o_mux_46_OUT53</twBEL><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="user_app_1/c3_clk0"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK" locationPin="RAMB8_X0Y26.CLKBRDCLK" clockNet="user_app_1/c3_clk0"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK" logResource="user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK" locationPin="RAMB8_X3Y41.CLKAWRCLK" clockNet="user_app_1/c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="176"><twConstRollup name="TS_clk100_i" fullName="TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.994" errors="0" errorRollup="0" items="0" itemsRollup="49446"/><twConstRollup name="TS_pll_clk_100MHz" fullName="TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.994" errors="0" errorRollup="0" items="0" itemsRollup="36927"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.195" actualRollup="N/A" errors="0" errorRollup="0" items="25576" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;         TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="2" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;         TS_pll_clk_100MHz * 6 HIGH 50%;" type="child" depth="2" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.592" actualRollup="N/A" errors="0" errorRollup="0" items="11351" itemsRollup="0"/><twConstRollup name="TS_pll_clk_50MHz" fullName="TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="9.449" actualRollup="N/A" errors="0" errorRollup="0" items="280" itemsRollup="0"/><twConstRollup name="TS_pll_clk_250MHz" fullName="TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH         50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_pll_clk_25MHz" fullName="TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="8.509" actualRollup="N/A" errors="0" errorRollup="0" items="12239" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="177"><twConstRollup name="TS_DVI_CLOCK0" fullName="TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="10.352" errors="0" errorRollup="0" items="0" itemsRollup="4247"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="5.944" actualRollup="N/A" errors="0" errorRollup="0" items="2899" itemsRollup="0"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10         HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="5.176" actualRollup="N/A" errors="0" errorRollup="0" items="1348" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="178">0</twUnmetConstCnt><twDataSheet anchorID="179" twNameLen="15"><twClk2SUList anchorID="180" twDestWidth="11"><twDest>TMDS_IN&lt;3&gt;</twDest><twClk2SU><twSrc>TMDS_IN&lt;3&gt;</twSrc><twRiseRise>5.176</twRiseRise></twClk2SU><twClk2SU><twSrc>TMDS_INB&lt;3&gt;</twSrc><twRiseRise>5.176</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="181" twDestWidth="11"><twDest>TMDS_INB&lt;3&gt;</twDest><twClk2SU><twSrc>TMDS_IN&lt;3&gt;</twSrc><twRiseRise>5.176</twRiseRise></twClk2SU><twClk2SU><twSrc>TMDS_INB&lt;3&gt;</twSrc><twRiseRise>5.176</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="182" twDestWidth="8"><twDest>clk100_i</twDest><twClk2SU><twSrc>clk100_i</twSrc><twRiseRise>9.449</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="183"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>53693</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8894</twConnCnt></twConstCov><twStats anchorID="184"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb 22 19:59:13 2017 </twTimestamp></twFoot><twClientInfo anchorID="185"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 304 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
