// Seed: 3717190278
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4;
  assign id_2 = 1'b0;
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1;
  tri1 id_2;
  supply1 id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  always $display(id_2, 1'b0, id_3, id_2);
endmodule
module module_2;
  wire id_1;
  id_2(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(id_1), .id_4(id_4)
  );
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_3 = 1;
endmodule
