# Four Bit Counter

> Include two Verilog files: counter.v and testbench.v.

- [ ] This counter increments from 4'b0000 to 4'b1111, and rolls back to 4'b0000.
- [ ] It will be set to 4'b0000 when the reset is 0.


