# ******* project, board and chip name *******
PROJECT = usbhost_test
BOARD = pergola
# 12 25 45 85
FPGA_SIZE = 12

# ******* if programming with OpenOCD *******
# using local latest openocd until in linux distribution
OPENOCD=openocd_ft232r
# default onboard usb-jtag
OPENOCD_INTERFACE=$(SCRIPTS)/ft231x.ocd
# ulx3s-jtag-passthru
#OPENOCD_INTERFACE=$(SCRIPTS)/ft231x2.ocd
# ulx2s
#OPENOCD_INTERFACE=$(SCRIPTS)/ft232r.ocd
# external jtag
#OPENOCD_INTERFACE=$(SCRIPTS)/ft2232.ocd

# ******* design files *******
CONSTRAINTS = constraints/pergola.lpf
TOP_MODULE = ulx3s_usbhost_test
TOP_MODULE_FILE = ../../../../lattice/ulx3s/top/$(TOP_MODULE).v

CLK0_NAME = clk_16_25
CLK0_FILE_NAME = ../../../../lattice/ulx3s/clocks/$(CLK0_NAME).v
CLK0_OPTIONS = \
  --module=$(CLK0_NAME) \
  --clkin_name=clk16_i \
  --clkin=16 \
  --clkout0_name=clk25_o \
  --clkout0=25

CLK1_NAME = clk_25_125_48_6_25
CLK1_FILE_NAME = ../../../../lattice/ulx3s/clocks/$(CLK1_NAME).v
CLK1_OPTIONS = \
  --module=$(CLK1_NAME) \
  --clkin_name=clk25_i \
  --clkin=25 \
  --clkout0_name=clk125_o \
  --clkout0=125 \
  --clkout1_name=clk48_o \
  --clkout1=48 \
  --clkout2_name=clk6_o \
  --clkout2=6 \
  --clkout3_name=clk25_o \
  --clkout3=25

include filesv.mk

YOSYS_OPTIONS = -abc9
NEXTPNR_OPTIONS = --timing-allow-fail

SCRIPTS = ../../../../../../scripts
include $(SCRIPTS)/diamond_path.mk
include $(SCRIPTS)/trellis_path.mk
include $(SCRIPTS)/trellis_main.mk
