static int T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nF_2 (KERN_INFO PFX L_1 ) ;\r\nV_2 -> V_4 = F_3 ( V_2 -> V_5 + V_6 ) ;\r\nswitch ( V_2 -> V_4 ) {\r\ncase 0 : V_2 -> V_7 = 12 ; break;\r\ncase 1 : V_2 -> V_7 = 13 ; break;\r\ncase 2 : V_2 -> V_7 = 14 ; break;\r\ncase 3 : V_2 -> V_7 = 16 ; break;\r\ndefault:\r\nF_2 (KERN_ERR PFX L_2\r\nL_3 , hp->io_tlb_ps) ;\r\nV_2 -> V_8 = NULL ;\r\nV_2 -> V_9 = 0 ;\r\nreturn - V_10 ;\r\n}\r\nV_2 -> V_11 = 1 << V_2 -> V_7 ;\r\nV_2 -> V_12 = V_13 / V_2 -> V_11 ;\r\nV_2 -> V_14 = F_3 ( V_2 -> V_5 + V_15 ) & ~ 0x1 ;\r\nV_2 -> V_16 = V_2 -> V_14 + V_17 - V_18 ;\r\nV_2 -> V_19 = V_18 ;\r\nV_2 -> V_9 = V_2 -> V_19 / V_2 -> V_11 ;\r\nV_2 -> V_20 = F_4 ( F_3 ( V_2 -> V_5 + V_21 ) ) ;\r\nV_2 -> V_8 = & V_2 -> V_20 [ F_5 ( V_2 -> V_16 ) ] ;\r\nif ( V_2 -> V_8 [ 0 ] != V_22 ) {\r\nV_2 -> V_8 = NULL ;\r\nV_2 -> V_9 = 0 ;\r\nF_2 (KERN_ERR PFX L_4\r\nL_5 ) ;\r\nreturn - V_10 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1\r\nF_6 ( void )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nF_2 (KERN_INFO PFX L_6 ) ;\r\nif ( V_13 >= F_7 ( 64 ) ) {\r\nV_2 -> V_7 = 16 ;\r\nV_2 -> V_4 = 3 ;\r\n} else if ( V_13 >= F_7 ( 16 ) ) {\r\nV_2 -> V_7 = 14 ;\r\nV_2 -> V_4 = 2 ;\r\n} else if ( V_13 >= F_7 ( 8 ) ) {\r\nV_2 -> V_7 = 13 ;\r\nV_2 -> V_4 = 1 ;\r\n} else {\r\nV_2 -> V_7 = 12 ;\r\nV_2 -> V_4 = 0 ;\r\n}\r\nV_2 -> V_11 = 1 << V_2 -> V_7 ;\r\nV_2 -> V_12 = V_13 / V_2 -> V_11 ;\r\nV_2 -> V_14 = V_23 ;\r\nV_2 -> V_19 = V_18 ;\r\nV_2 -> V_16 = V_2 -> V_14 + V_17 - V_2 -> V_19 ;\r\nV_2 -> V_9 = V_2 -> V_19 / V_2 -> V_11 ;\r\nV_2 -> V_24 = ( V_17 / V_2 -> V_11 ) * sizeof( V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1\r\nF_8 ( V_25 V_26 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nV_2 -> V_5 = F_9 ( V_26 , 1024 ) ;\r\nif ( ! V_2 -> V_5 )\r\nreturn - V_27 ;\r\nV_2 -> V_28 = ( F_3 ( V_2 -> V_5 + V_15 ) & 0x1 ) == 0 ;\r\nif ( V_2 -> V_28 )\r\nreturn F_6 () ;\r\nreturn F_1 () ;\r\n}\r\nstatic int\r\nF_10 ( volatile T_2 T_3 * V_26 , int V_29 )\r\n{\r\nT_4 V_30 ;\r\nT_2 V_31 , V_32 ;\r\nint V_33 = 48 ;\r\nV_30 = F_11 ( V_26 + V_34 ) ;\r\nif ( ! ( V_30 & V_35 ) )\r\nreturn 0 ;\r\nV_31 = F_12 ( V_26 + V_36 ) ;\r\nwhile ( V_33 -- && V_31 >= 0x40 ) {\r\nV_31 &= ~ 3 ;\r\nV_32 = F_12 ( V_26 + V_31 + V_37 ) ;\r\nif ( V_32 == 0xff )\r\nbreak;\r\nif ( V_32 == V_29 )\r\nreturn V_31 ;\r\nV_31 = F_12 ( V_26 + V_31 + V_38 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1\r\nF_13 ( V_25 V_26 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nint V_29 ;\r\nV_2 -> V_39 = F_9 ( V_26 , 256 ) ;\r\nif ( ! V_2 -> V_39 )\r\nreturn - V_27 ;\r\nV_2 -> V_40 = F_10 ( V_2 -> V_39 , V_41 ) ;\r\nV_29 = F_14 ( V_2 -> V_39 + V_2 -> V_40 ) & 0xff ;\r\nif ( V_29 != V_41 ) {\r\nF_2 (KERN_ERR PFX L_7 ,\r\ncap, hp->lba_cap_offset) ;\r\nF_15 ( V_2 -> V_39 ) ;\r\nreturn - V_10 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_16 ( void )\r\n{\r\nint V_42 ;\r\nV_42 = V_3 . V_19 / F_17 ( 1 ) ;\r\nV_43 [ 0 ] . V_42 = V_42 ;\r\nV_44 -> V_45 = ( void * ) & V_43 [ 0 ] ;\r\nreturn V_42 ;\r\n}\r\nstatic int\r\nF_18 ( void )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nV_44 -> V_46 = V_2 -> V_16 ;\r\nV_44 -> V_47 = V_2 -> V_40 ;\r\nV_44 -> V_48 = F_14 ( V_2 -> V_39 + V_2 -> V_40 + V_49 ) ;\r\nif ( V_2 -> V_28 ) {\r\nF_19 ( F_20 ( V_2 -> V_20 ) , V_2 -> V_5 + V_21 ) ;\r\nF_14 ( V_2 -> V_5 + V_21 ) ;\r\nF_19 ( V_2 -> V_4 , V_2 -> V_5 + V_6 ) ;\r\nF_14 ( V_2 -> V_5 + V_6 ) ;\r\nF_19 ( ( unsigned int ) ( ~ ( V_17 - 1 ) ) , V_2 -> V_5 + V_50 ) ;\r\nF_14 ( V_2 -> V_5 + V_50 ) ;\r\nF_19 ( V_2 -> V_14 | 1 , V_2 -> V_5 + V_15 ) ;\r\nF_14 ( V_2 -> V_5 + V_15 ) ;\r\nF_19 ( V_2 -> V_14 | F_21 ( V_17 ) , V_2 -> V_5 + V_51 ) ;\r\nF_14 ( V_2 -> V_5 + V_51 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_22 ( void )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nif ( V_2 -> V_5 ) {\r\nif ( V_2 -> V_28 ) {\r\nF_23 ( 0 , V_2 -> V_5 + V_15 ) ;\r\nF_3 ( V_2 -> V_5 + V_15 ) ;\r\n}\r\nF_15 ( V_2 -> V_5 ) ;\r\n}\r\nif ( V_2 -> V_39 )\r\nF_15 ( V_2 -> V_39 ) ;\r\n}\r\nstatic void\r\nF_24 ( struct V_52 * V_53 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nF_23 ( V_2 -> V_16 | F_21 ( V_2 -> V_19 ) , V_2 -> V_5 + V_51 ) ;\r\nF_3 ( V_2 -> V_5 + V_51 ) ;\r\n}\r\nstatic int\r\nF_25 ( struct V_54 * V_55 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nint V_56 ;\r\nif ( V_2 -> V_28 ) {\r\nV_2 -> V_20 = ( V_25 * ) F_26 ( V_57 ,\r\nF_27 ( V_2 -> V_24 ) ) ;\r\nif ( ! V_2 -> V_20 ) {\r\nF_2 (KERN_ERR PFX L_8\r\nL_9 ) ;\r\nV_2 -> V_8 = NULL ;\r\nV_2 -> V_9 = 0 ;\r\nreturn - V_27 ;\r\n}\r\nmemset ( V_2 -> V_20 , 0 , V_2 -> V_24 ) ;\r\nV_2 -> V_8 = & V_2 -> V_20 [ F_5 ( V_2 -> V_16 ) ] ;\r\n}\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_9 ; V_56 ++ ) {\r\nV_2 -> V_8 [ V_56 ] = ( unsigned long ) V_44 -> V_58 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_28 ( struct V_54 * V_55 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nif ( V_2 -> V_28 )\r\nF_29 ( ( unsigned long ) V_2 -> V_20 ,\r\nF_27 ( V_2 -> V_24 ) ) ;\r\nelse\r\nV_2 -> V_8 [ 0 ] = V_22 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_30 ( struct V_52 * V_53 , T_5 V_59 , int type )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nint V_56 , V_60 ;\r\nT_5 V_61 , V_62 ;\r\nint V_63 ;\r\nif ( type != 0 || V_53 -> type != 0 ) {\r\nreturn - V_64 ;\r\n}\r\nV_62 = V_2 -> V_12 * V_59 ;\r\nV_63 = V_2 -> V_12 * V_53 -> V_65 ;\r\nif ( ( V_62 + V_63 ) > V_2 -> V_9 ) {\r\nreturn - V_64 ;\r\n}\r\nV_61 = V_62 ;\r\nwhile ( V_61 < ( V_62 + V_63 ) ) {\r\nif ( V_2 -> V_8 [ V_61 ] ) {\r\nreturn - V_66 ;\r\n}\r\nV_61 ++ ;\r\n}\r\nif ( ! V_53 -> V_67 ) {\r\nF_31 () ;\r\nV_53 -> V_67 = true ;\r\n}\r\nfor ( V_56 = 0 , V_61 = V_62 ; V_56 < V_53 -> V_65 ; V_56 ++ ) {\r\nunsigned long V_68 ;\r\nV_68 = F_32 ( V_53 -> V_69 [ V_56 ] ) ;\r\nfor ( V_60 = 0 ;\r\nV_60 < V_2 -> V_12 ;\r\nV_60 ++ , V_61 ++ , V_68 += V_2 -> V_11 ) {\r\nV_2 -> V_8 [ V_61 ] = V_70 | V_68 ;\r\n}\r\n}\r\nV_44 -> V_71 -> V_72 ( V_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_33 ( struct V_52 * V_53 , T_5 V_59 , int type )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nint V_56 , V_62 , V_63 ;\r\nif ( type != 0 || V_53 -> type != 0 ) {\r\nreturn - V_64 ;\r\n}\r\nV_62 = V_2 -> V_12 * V_59 ;\r\nV_63 = V_2 -> V_12 * V_53 -> V_65 ;\r\nfor ( V_56 = V_62 ; V_56 < V_63 + V_62 ; V_56 ++ ) {\r\nV_2 -> V_8 [ V_56 ] = V_44 -> V_58 ;\r\n}\r\nV_44 -> V_71 -> V_72 ( V_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long\r\nF_34 ( struct V_54 * V_55 , T_6 V_73 , int type )\r\n{\r\nreturn V_70 | V_73 ;\r\n}\r\nstatic void\r\nF_35 ( struct V_54 * V_55 , T_7 V_48 )\r\n{\r\nstruct V_1 * V_2 = & V_3 ;\r\nT_7 V_74 ;\r\nV_74 = F_14 ( V_2 -> V_39 + V_2 -> V_40 + V_49 ) ;\r\nV_74 = F_36 ( V_55 , V_48 , V_74 ) ;\r\nV_74 |= 0x00000100 ;\r\nF_19 ( V_74 , V_2 -> V_39 + V_2 -> V_40 + V_75 ) ;\r\nF_37 ( V_74 , ( V_48 & V_76 ) != 0 ) ;\r\n}\r\nstatic int T_1\r\nF_38 ( V_25 V_77 , V_25 V_78 )\r\n{\r\nstruct V_54 * V_55 ;\r\nint error = 0 ;\r\nerror = F_8 ( V_77 ) ;\r\nif ( error )\r\ngoto V_79;\r\nerror = F_13 ( V_78 ) ;\r\nif ( error )\r\ngoto V_79;\r\nV_55 = F_39 () ;\r\nif ( ! V_55 ) {\r\nerror = - V_27 ;\r\ngoto V_79;\r\n}\r\nV_55 -> V_71 = & V_80 ;\r\nV_81 . V_82 = V_83 ;\r\nV_81 . V_84 = V_85 ;\r\nV_55 -> V_86 = & V_81 ;\r\nerror = F_40 ( V_55 ) ;\r\nV_79:\r\nif ( error )\r\nF_22 () ;\r\nreturn error ;\r\n}\r\nstatic T_8 T_1\r\nF_41 ( T_9 V_87 , T_7 V_88 , void * V_89 , void * * V_90 )\r\n{\r\nT_9 V_91 , V_92 ;\r\nT_8 V_30 ;\r\nstruct V_93 * V_94 ;\r\nV_25 V_78 , V_95 , V_96 ;\r\nint V_97 ;\r\nV_30 = F_42 ( V_87 , & V_78 , & V_96 ) ;\r\nif ( F_43 ( V_30 ) )\r\nreturn V_98 ;\r\nV_91 = V_87 ;\r\ndo {\r\nV_30 = F_44 ( V_91 , & V_94 ) ;\r\nif ( F_45 ( V_30 ) && ( V_94 -> V_99 & V_100 ) ) {\r\nV_97 = ( strcmp ( V_94 -> V_101 . string , L_10 ) == 0 ) ;\r\nF_46 ( V_94 ) ;\r\nif ( V_97 ) {\r\nV_30 = F_42 ( V_91 , & V_95 , & V_96 ) ;\r\nif ( F_45 ( V_30 ) )\r\nbreak;\r\nelse {\r\nF_2 (KERN_ERR PFX L_11\r\nL_12 ) ;\r\nreturn V_98 ;\r\n}\r\n}\r\n}\r\nV_30 = F_47 ( V_91 , & V_92 ) ;\r\nV_91 = V_92 ;\r\n} while ( F_45 ( V_30 ) );\r\nif ( F_43 ( V_30 ) )\r\nreturn V_98 ;\r\nif ( F_38 ( V_95 + V_102 , V_78 ) )\r\nreturn V_98 ;\r\nF_2 (KERN_INFO PFX L_13\r\nL_14 , (char *)context,\r\nsba_hpa + HP_ZX1_IOC_OFFSET, lba_hpa) ;\r\nV_103 = 1 ;\r\nreturn V_104 ;\r\n}\r\nstatic int T_1\r\nF_48 ( void )\r\n{\r\nif ( V_105 )\r\nreturn - V_64 ;\r\nF_49 ( L_15 , F_41 , L_15 , NULL ) ;\r\nif ( V_103 )\r\nreturn 0 ;\r\nF_49 ( L_16 , F_41 , L_16 , NULL ) ;\r\nif ( V_103 )\r\nreturn 0 ;\r\nreturn - V_10 ;\r\n}\r\nstatic void T_10\r\nF_50 ( void )\r\n{\r\n}
