Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top -prj fir.prj --lib ieee_proposed=./ieee_proposed -s fir 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir.autotb.v:113]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir.autotb.v:114]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir.autotb.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module fir_mul_32s_32s_32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Introduction/project/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_mul_32s_32s_32_6_MulnS_0
Compiling module xil_defaultlib.fir_mul_32s_32s_32_6(ID=1,NUM_ST...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_fir_top
Built simulation snapshot fir
