#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 27 17:21:43 2024
# Process ID: 12168
# Current directory: d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_16b_ex
# Command line: vivado.exe -notrace -source d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_test/mig_test.srcs/sources_1/ip/mig_16b/mig_16b_ex.tcl
# Log file: d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_16b_ex/vivado.log
# Journal file: d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_16b_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_test/mig_test.srcs/sources_1/ip/mig_16b/mig_16b_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source sim_tb_top.tcl
current_wave_config {Untitled 1}
add_wave {{/sim_tb_top/u_ip_top}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/sim_tb_top/u_ip_top/clk}} 
current_wave_config {Untitled 1}
add_wave {{/sim_tb_top/u_ip_top/u_mig_16b/ui_clk}} 
close_sim
close_project
create_project vga_ctrl D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl -part xc7z015clg485-2
set_property compxlib.modelsim_compiled_library_dir D:/NEW/TYUT/Vivado/Vivado_library [current_project]
file mkdir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/vga_ctrl.v w ]
add_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/vga_ctrl.v
update_compile_order -fileset sources_1
add_files -norecurse D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/VGA_CTRL_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/VGA_CTRL_test.v] -no_script -reset -force -quiet
remove_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/VGA_CTRL_test.v
add_files -norecurse {{D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/module VGA_CTRL_test.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/module VGA_CTRL_test.v}}] -no_script -reset -force -quiet
remove_files  {{D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/VGA/vga_ctrl/vga_ctrl.srcs/sources_1/new/module VGA_CTRL_test.v}}
