
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Wed Feb  5 19:12:09 2025
Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
<CMD> set init_mmmc_file SCfinal.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=02/05 19:13:40, mem=706.7M)
#% End Load MMMC data ... (date=02/05 19:13:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.0M, current mem=707.0M)
rccorners

Loading LEF file ../lef/gsclib045_tech.lef ...

Loading LEF file ../lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb  5 19:13:40 2025
viaInitial ends at Wed Feb  5 19:13:40 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from SCfinal.view
Reading slow timing library '/home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=16.9M, fe_cpu=0.64min, fe_real=1.53min, fe_mem=829.7M) ***
#% Begin Load netlist data ... (date=02/05 19:13:41, mem=725.7M)
*** Begin netlist parsing (mem=829.7M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'

*** Memory Usage v#1 (Current mem = 829.668M, initial mem = 308.848M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=829.7M) ***
#% End Load netlist data ... (date=02/05 19:13:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=737.4M, current mem=737.4M)
Top level cell is t1c_riscv_cpu.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell t1c_riscv_cpu ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 4202 stdCell insts.

*** Memory Usage v#1 (Current mem = 895.094M, initial mem = 308.848M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../constraints/constraints_top.sdc' ...
Current (total cpu=0:00:38.7, real=0:01:32, peak res=1026.7M, current mem=1026.7M)

Usage: set_input_delay [-help] <delay_value> <port_or_pin_list> [-add_delay] [-clock <clock_name>] [-clock_fall] [-fall] [-level_sensitive] [-max] [-min] [-network_latency_included] [-reference_pin <pin_name>]
                       [-rise] [-source_latency_included]

**ERROR: (IMPTCM-48):	"0x5" is not a legal option for command "set_input_delay". Either the current option or an option prior to it is not specified correctly.

Usage: set_output_delay [-help] <delay_value> <port_or_pin_list> [-add_delay] [-clock <clock_name>] [-clock_fall] [-fall] [-group_path <group_name>] [-level_sensitive] [-max] [-min] [-network_latency_included]
                        [-reference_pin <pin_name>] [-rise] [-source_latency_included]

**ERROR: (IMPTCM-48):	"0x7" is not a legal option for command "set_output_delay". Either the current option or an option prior to it is not specified correctly.
**WARN: (IMPCTE-288):	Could not locate the library std_lib.
**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'BUF_X4' in any library (File ../constraints/constraints_top.sdc, Line 8).

**WARN: (IMPCTE-288):	Could not locate the library std_lib.
**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'BUF_X4' in any library (File ../constraints/constraints_top.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../constraints/constraints_top.sdc completed, with 0 Warnings and 4 Errors.
WARNING (CTE-25): Line: 10 of File ../constraints/constraints_top.sdc : Skipped unsupported command: set_output_transition


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1046.4M, current mem=1046.4M)
Current (total cpu=0:00:38.7, real=0:01:32, peak res=1046.4M, current mem=1046.4M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCTE-288           2  Could not locate the library %s.         
ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
ERROR     TCLCMD-221           2  %s: Could not find driving cell '%s' in ...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 8 warning(s), 4 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699986 5 5 5 5
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.989677804296 0.699924 5.0 5.13 5.0 5.13
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.96906729634 0.6997 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.948890186916 0.699631 10.0 10.07 10.0 10.07
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.5M)
Ring generation is complete.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
Warning: net PC[1] is not connected to global special net.
Warning: net PC[0] is not connected to global special net.
Warning: net Result[31] is not connected to global special net.
Warning: net Result[30] is not connected to global special net.
Warning: net Result[29] is not connected to global special net.
Warning: net Result[28] is not connected to global special net.
Warning: net Result[27] is not connected to global special net.
Warning: net Result[26] is not connected to global special net.
Warning: net Result[25] is not connected to global special net.
Warning: net Result[24] is not connected to global special net.
Warning: net Result[23] is not connected to global special net.
Warning: net Result[22] is not connected to global special net.
Warning: net Result[21] is not connected to global special net.
Warning: net Result[20] is not connected to global special net.
Warning: net Result[19] is not connected to global special net.
Warning: net Result[18] is not connected to global special net.
Warning: net Result[17] is not connected to global special net.
Warning: net Result[16] is not connected to global special net.
Warning: net Result[15] is not connected to global special net.
Warning: net Result[14] is not connected to global special net.
Warning: net Result[13] is not connected to global special net.
Warning: net Result[12] is not connected to global special net.
Warning: net Result[11] is not connected to global special net.
Warning: net Result[10] is not connected to global special net.
Warning: net Result[9] is not connected to global special net.
Warning: net Result[8] is not connected to global special net.
Warning: net Result[7] is not connected to global special net.
Warning: net Result[6] is not connected to global special net.
Warning: net Result[5] is not connected to global special net.
Warning: net Result[4] is not connected to global special net.
Warning: net Result[3] is not connected to global special net.
Warning: net Result[2] is not connected to global special net.
Warning: net Result[1] is not connected to global special net.
Warning: net Result[0] is not connected to global special net.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Wed Feb  5 19:17:38 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2660.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 39 used
Read in 39 components
  39 core components: 39 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 215 nets
Read in 2 special nets, 2 routed
Read in 78 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 192
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 96
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2697.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 288 wires.
ViaGen created 1728 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       288      |       NA       |
|  Via1  |       192      |        0       |
|  Via2  |       192      |        0       |
|  Via3  |       192      |        0       |
|  Via4  |       192      |        0       |
|  Via5  |       192      |        0       |
|  Via6  |       192      |        0       |
|  Via7  |       192      |        0       |
|  Via8  |       192      |        0       |
|  Via9  |       192      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Wed Feb  5 19:17:40 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday_week2/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 1.44Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2697.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 39 used
Read in 39 components
  39 core components: 39 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 215 nets
Read in 2 special nets, 2 routed
Read in 78 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2697.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1395.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 1736 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       192      |        0       |
|  Via2  |       192      |        0       |
|  Via3  |       192      |        0       |
|  Via4  |       192      |        0       |
|  Via5  |       192      |        0       |
|  Via6  |       192      |        0       |
|  Via7  |       192      |        0       |
|  Via8  |       192      |        0       |
|  Via9  |       192      |        0       |
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1395.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1395.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.900000, 5.270000) (11.900000, 177.320007) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (175.699997, 5.270000) (175.699997, 177.320007) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.500000, 1.520000) (15.500000, 181.070007) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (179.300003, 1.520000) (179.300003, 181.070007) because same wire already exists.
Stripe generation is complete.
<CMD> saveDesign 7_18.enc
#% Begin save design ... (date=02/05 19:18:49, mem=1205.4M)
% Begin Save ccopt configuration ... (date=02/05 19:18:49, mem=1205.4M)
% End Save ccopt configuration ... (date=02/05 19:18:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=1206.3M, current mem=1206.3M)
% Begin Save netlist data ... (date=02/05 19:18:50, mem=1206.3M)
Writing Binary DB to 7_18.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.4M, current mem=1206.4M)
Saving symbol-table file ...
Saving congestion map file 7_18.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=02/05 19:18:50, mem=1206.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.6M, current mem=1206.6M)
Saving preference file 7_18.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/05 19:18:50, mem=1209.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.8M, current mem=1209.8M)
Saving PG file 7_18.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Wed Feb  5 19:18:50 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1382.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/05 19:18:50, mem=1209.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.0M, current mem=1210.0M)
% Begin Save routing data ... (date=02/05 19:18:50, mem=1210.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1382.2M) ***
% End Save routing data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.1M, current mem=1210.1M)
Saving property file 7_18.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1385.2M) ***
% Begin Save power constraints data ... (date=02/05 19:18:50, mem=1210.7M)
% End Save power constraints data ... (date=02/05 19:18:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.8M, current mem=1210.8M)
rccorners
rccorners
rccorners
Generated self-contained design 7_18.enc.dat
#% End save design ... (date=02/05 19:18:51, total cpu=0:00:00.3, real=0:00:02.0, peak res=1240.5M, current mem=1211.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 47 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25442 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1482.32 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1493.84)
Total number of fetched objects 4222
End delay calculation. (MEM=1541.53 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1523.99 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1514.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1522.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1522.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 1569 (37.2%) nets
3		: 2083 (49.3%) nets
4     -	14	: 486 (11.5%) nets
15    -	39	: 75 (1.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4155 (0 fixed + 4155 movable) #buf cell=0 #inv cell=54 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4222 #term=19490 #term/net=4.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=194
stdCell: 4155 single + 0 double + 0 multi
Total standard cell length = 11.2854 (mm), area = 0.0193 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.712.
Density for the design = 0.712.
       = stdcell_area 56427 sites (19298 um^2) / alloc_area 79204 sites (27088 um^2).
Pin Density = 0.2397.
            = total # of pins 19490 / total area 81320.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.318e-09 (2.86e-09 2.46e-09)
              Est.  stn bbox = 5.555e-09 (2.99e-09 2.57e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.7M
Iteration  2: Total net bbox = 5.318e-09 (2.86e-09 2.46e-09)
              Est.  stn bbox = 5.555e-09 (2.99e-09 2.57e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.7M
Iteration  3: Total net bbox = 1.433e+02 (5.65e+01 8.68e+01)
              Est.  stn bbox = 2.044e+02 (8.18e+01 1.23e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1588.2M
Active setup views:
    wc
Iteration  4: Total net bbox = 4.477e+04 (2.76e+04 1.72e+04)
              Est.  stn bbox = 5.687e+04 (3.37e+04 2.32e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1588.2M
Iteration  5: Total net bbox = 4.204e+04 (2.40e+04 1.80e+04)
              Est.  stn bbox = 5.609e+04 (2.98e+04 2.63e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1588.2M
Iteration  6: Total net bbox = 5.104e+04 (2.90e+04 2.20e+04)
              Est.  stn bbox = 6.795e+04 (3.61e+04 3.19e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1592.3M
Iteration  7: Total net bbox = 6.136e+04 (3.72e+04 2.42e+04)
              Est.  stn bbox = 7.908e+04 (4.46e+04 3.45e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1592.3M
Iteration  8: Total net bbox = 6.136e+04 (3.72e+04 2.42e+04)
              Est.  stn bbox = 7.908e+04 (4.46e+04 3.45e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1592.3M
Iteration  9: Total net bbox = 6.308e+04 (3.48e+04 2.83e+04)
              Est.  stn bbox = 8.205e+04 (4.30e+04 3.91e+04)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1592.3M
Iteration 10: Total net bbox = 6.181e+04 (3.39e+04 2.79e+04)
              Est.  stn bbox = 8.062e+04 (4.20e+04 3.86e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1593.3M
Iteration 11: Total net bbox = 6.788e+04 (3.95e+04 2.84e+04)
              Est.  stn bbox = 8.700e+04 (4.76e+04 3.94e+04)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1593.3M
Iteration 12: Total net bbox = 6.788e+04 (3.95e+04 2.84e+04)
              Est.  stn bbox = 8.700e+04 (4.76e+04 3.94e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1593.3M
Iteration 13: Total net bbox = 6.788e+04 (3.95e+04 2.84e+04)
              Est.  stn bbox = 8.700e+04 (4.76e+04 3.94e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1593.3M
*** cost = 6.788e+04 (3.95e+04 2.84e+04) (cpu for global=0:00:09.6) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:08.2 real: 0:00:08.1
Core Placement runtime cpu: 0:00:08.4 real: 0:00:09.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:36 mem=1601.3M) ***
Total net bbox length = 6.802e+04 (3.952e+04 2.850e+04) (ext = 3.147e+03)
Move report: Detail placement moves 4155 insts, mean move: 0.77 um, max move: 22.32 um 
	Max move on inst (g81015): (39.92, 90.44) --> (17.60, 90.44)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1601.3MB
Summary Report:
Instances move: 4155 (out of 4155 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 22.32 um (Instance: g81015) (39.9215, 90.441) -> (17.6, 90.44)
	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX12
Total net bbox length = 6.803e+04 (3.956e+04 2.847e+04) (ext = 3.142e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1601.3MB
*** Finished refinePlace (0:04:36 mem=1601.3M) ***
*** End of Placement (cpu=0:00:11.5, real=0:00:12.0, mem=1589.3M) ***
default core: bins with density > 0.750 = 27.00 % ( 27 / 100 )
Density distribution unevenness ratio = 4.532%
*** Free Virtual Timing Model ...(mem=1589.3M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25442 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1589.32)
Total number of fetched objects 4222
End delay calculation. (MEM=1613 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1613 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4222 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4222
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4222 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.088992e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1611.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19296 
[NR-eGR]  Metal2   (2V)         36008  30761 
[NR-eGR]  Metal3   (3H)         48794   1179 
[NR-eGR]  Metal4   (4V)          6448    308 
[NR-eGR]  Metal5   (5H)          5333     44 
[NR-eGR]  Metal6   (6V)           494     16 
[NR-eGR]  Metal7   (7H)           110      7 
[NR-eGR]  Metal8   (8V)            15      3 
[NR-eGR]  Metal9   (9H)             1      1 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        97202  51615 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 67934um
[NR-eGR] Total length: 97202um, number of vias: 51615
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7038um, number of vias: 6047
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1551.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1551.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25442 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1574.77)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4222
End delay calculation. (MEM=1606.46 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1606.46 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1596.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1596.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1596.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 1569 (37.2%) nets
3		: 2083 (49.3%) nets
4     -	14	: 486 (11.5%) nets
15    -	39	: 75 (1.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4155 (0 fixed + 4155 movable) #buf cell=0 #inv cell=54 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4222 #term=19490 #term/net=4.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=194
stdCell: 4155 single + 0 double + 0 multi
Total standard cell length = 11.2854 (mm), area = 0.0193 (mm^2)
Average module density = 0.716.
Density for the design = 0.716.
       = stdcell_area 56427 sites (19298 um^2) / alloc_area 78770 sites (26939 um^2).
Pin Density = 0.2397.
            = total # of pins 19490 / total area 81320.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.516e+04 (8.50e+03 6.66e+03)
              Est.  stn bbox = 1.921e+04 (1.02e+04 9.04e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1613.5M
Iteration  2: Total net bbox = 1.516e+04 (8.50e+03 6.66e+03)
              Est.  stn bbox = 1.921e+04 (1.02e+04 9.04e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1613.5M
Iteration  3: Total net bbox = 1.504e+04 (7.51e+03 7.54e+03)
              Est.  stn bbox = 2.153e+04 (1.07e+04 1.08e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1622.0M
Active setup views:
    wc
Iteration  4: Total net bbox = 5.801e+04 (2.95e+04 2.85e+04)
              Est.  stn bbox = 7.334e+04 (3.72e+04 3.61e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1622.0M
Iteration  5: Total net bbox = 5.368e+04 (2.77e+04 2.60e+04)
              Est.  stn bbox = 7.061e+04 (3.65e+04 3.41e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1622.0M
Iteration  6: Total net bbox = 5.925e+04 (3.11e+04 2.82e+04)
              Est.  stn bbox = 7.905e+04 (4.11e+04 3.80e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1626.1M
Iteration  7: Total net bbox = 6.597e+04 (3.71e+04 2.88e+04)
              Est.  stn bbox = 8.578e+04 (4.71e+04 3.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1632.2M
Iteration  8: Total net bbox = 6.597e+04 (3.71e+04 2.88e+04)
              Est.  stn bbox = 8.578e+04 (4.71e+04 3.87e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1632.2M
Iteration  9: Total net bbox = 6.707e+04 (3.54e+04 3.17e+04)
              Est.  stn bbox = 8.763e+04 (4.56e+04 4.20e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1625.2M
Iteration 10: Total net bbox = 6.586e+04 (3.46e+04 3.13e+04)
              Est.  stn bbox = 8.628e+04 (4.47e+04 4.16e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1628.2M
Iteration 11: Total net bbox = 7.193e+04 (4.00e+04 3.20e+04)
              Est.  stn bbox = 9.239e+04 (5.01e+04 4.22e+04)
              cpu = 0:00:05.7 real = 0:00:05.0 mem = 1628.2M
Iteration 12: Total net bbox = 7.193e+04 (4.00e+04 3.20e+04)
              Est.  stn bbox = 9.239e+04 (5.01e+04 4.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1628.2M
Iteration 13: Total net bbox = 7.193e+04 (4.00e+04 3.20e+04)
              Est.  stn bbox = 9.239e+04 (5.01e+04 4.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1628.2M
*** cost = 7.193e+04 (4.00e+04 3.20e+04) (cpu for global=0:00:10.6) real=0:00:10.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:09.1 real: 0:00:09.1
Core Placement runtime cpu: 0:00:09.4 real: 0:00:09.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:55 mem=1628.2M) ***
Total net bbox length = 7.209e+04 (4.001e+04 3.208e+04) (ext = 2.846e+03)
Move report: Detail placement moves 4155 insts, mean move: 0.75 um, max move: 13.31 um 
	Max move on inst (g80689): (89.01, 79.88) --> (76.00, 80.18)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1628.2MB
Summary Report:
Instances move: 4155 (out of 4155 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 13.31 um (Instance: g80689) (89.0105, 79.882) -> (76, 80.18)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
Total net bbox length = 7.206e+04 (4.003e+04 3.202e+04) (ext = 2.841e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1628.2MB
*** Finished refinePlace (0:04:55 mem=1628.2M) ***
*** End of Placement (cpu=0:00:12.4, real=0:00:13.0, mem=1619.2M) ***
default core: bins with density > 0.750 = 20.00 % ( 20 / 100 )
Density distribution unevenness ratio = 4.413%
*** Free Virtual Timing Model ...(mem=1619.2M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25442 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1621.21)
Total number of fetched objects 4222
End delay calculation. (MEM=1644.89 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1644.89 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4222 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4222
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4222 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.610542e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1643.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19296 
[NR-eGR]  Metal2   (2V)         38382  30758 
[NR-eGR]  Metal3   (3H)         47967   1432 
[NR-eGR]  Metal4   (4V)          9986    315 
[NR-eGR]  Metal5   (5H)          5372     20 
[NR-eGR]  Metal6   (6V)           477      8 
[NR-eGR]  Metal7   (7H)            31      4 
[NR-eGR]  Metal8   (8V)             0      4 
[NR-eGR]  Metal9   (9H)            35      4 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102251  51841 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72296um
[NR-eGR] Total length: 102251um, number of vias: 51841
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7061um, number of vias: 6199
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1587.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1587.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1597.6M, init mem=1621.6M)
*info: Placed = 4155          
*info: Unplaced = 0           
Placement Density:69.39%(19298/27811)
Placement Density (including fixed std cells):69.39%(19298/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1621.6M)
<CMD> setDrawView place
<CMD> fit
<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1621.6M, init mem=1621.6M)
*info: Placed = 4155          
*info: Unplaced = 0           
Placement Density:69.39%(19298/27811)
Placement Density (including fixed std cells):69.39%(19298/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1621.6M)
<CMD> setDrawView place
<CMD> fit
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 't1c_riscv_cpu' of instances=4155 and nets=4285 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1619.695M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1631.21)
Total number of fetched objects 4222
End delay calculation. (MEM=1646.89 CPU=0:00:00.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1646.89 CPU=0:00:00.6 REAL=0:00:05.0)
Path 1: MET Setup Check with Pin datamem_data_ram_reg[1][14]/CK 
Endpoint:   datamem_data_ram_reg[1][14]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: Ext_DataAdr[0]                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.719
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.271
- Arrival Time                  6.466
= Slack Time                    2.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                             |                  |          |       |  Time   |   Time   | 
     |-----------------------------+------------------+----------+-------+---------+----------| 
     |                             | Ext_DataAdr[0] ^ |          |       |   0.000 |    2.805 | 
     | g42828                      | A ^ -> Y v       | NAND2X1  | 0.700 |   0.700 |    3.505 | 
     | g80915                      | AN v -> Y v      | NAND2BXL | 1.235 |   1.935 |    4.740 | 
     | g80893                      | B v -> Y ^       | NOR2XL   | 1.013 |   2.947 |    5.752 | 
     | g80772                      | B ^ -> Y v       | NAND2XL  | 0.913 |   3.860 |    6.665 | 
     | g80762                      | A v -> Y ^       | INVX1    | 0.676 |   4.536 |    7.341 | 
     | g80580                      | B ^ -> Y v       | NAND2XL  | 0.748 |   5.284 |    8.089 | 
     | g80540                      | B v -> Y ^       | NOR2XL   | 1.180 |   6.464 |    9.269 | 
     | datamem_data_ram_reg[1][14] | SE ^             | SDFFQX1  | 0.002 |   6.466 |    9.271 | 
     +----------------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1357.7M, totSessionCpu=0:05:21 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:05:21.2/0:17:36.7 (0.3), mem = 1596.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:05:21.3/0:17:36.8 (0.3), mem = 1628.9M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:21.3/0:17:36.8 (0.3), mem = 1628.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1360.4M, totSessionCpu=0:05:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:05:21.3/0:17:36.8 (0.3), mem = 1628.9M
GigaOpt running with 1 threads.
AAE DB initialization (MEM=1617.87 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1334.8M, totSessionCpu=0:05:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1610.87 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4222 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4222
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4222 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.756063e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19296 
[NR-eGR]  Metal2   (2V)         38845  30848 
[NR-eGR]  Metal3   (3H)         48057   1533 
[NR-eGR]  Metal4   (4V)         10149    356 
[NR-eGR]  Metal5   (5H)          6145     20 
[NR-eGR]  Metal6   (6V)           517      8 
[NR-eGR]  Metal7   (7H)            31      4 
[NR-eGR]  Metal8   (8V)             0      4 
[NR-eGR]  Metal9   (9H)            35      4 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103779  52073 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72296um
[NR-eGR] Total length: 103779um, number of vias: 52073
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7312um, number of vias: 6165
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1610.87 MB )
Extraction called for design 't1c_riscv_cpu' of instances=4155 and nets=4285 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1610.871M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1626.41)
Total number of fetched objects 4222
End delay calculation. (MEM=1669.17 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1651.63 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:24 mem=1651.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.918  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.964   |      9 (9)       |
|   max_tran     |    996 (8628)    |  -33.021   |    996 (8636)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.389%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1375.2M, totSessionCpu=0:05:24 **
*** InitOpt #1 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:05:23.7/0:17:39.2 (0.3), mem = 1624.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1624.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1624.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:05:23.8/0:17:39.3 (0.3), mem = 1624.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:23.9/0:17:39.5 (0.3), mem = 1803.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:05:24.0/0:17:39.6 (0.3), mem = 1803.0M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:25.3/0:17:40.9 (0.3), mem = 1723.0M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:05:25.4/0:17:40.9 (0.3), mem = 1723.0M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:05:26.6/0:17:42.1 (0.3), mem = 1723.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:05:26.6/0:17:42.1 (0.3), mem = 1723.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1284|  9202|   -33.08|     9|     9|    -1.02|     0|     0|     0|     0|     2.92|     0.00|       0|       0|       0| 69.39%|          |         |
|    12|    24|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.16|     0.00|     922|      93|     360| 77.36%| 0:00:03.0|  1848.7M|
|     4|     8|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.16|     0.00|       7|       0|       5| 77.41%| 0:00:00.0|  1848.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1848.7M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:05:31.0/0:17:46.5 (0.3), mem = 1762.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1489.0M, totSessionCpu=0:05:31 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:05:31.1/0:17:46.6 (0.3), mem = 1800.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 57 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   77.41%|   0:00:00.0| 1819.8M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1819.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1819.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:32.4/0:17:47.9 (0.3), mem = 1760.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:05:32.5/0:17:48.0 (0.3), mem = 1818.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.41%|        -|   0.000|   0.000|   0:00:00.0| 1820.0M|
|   77.41%|        0|   0.000|   0.000|   0:00:00.0| 1820.0M|
|   77.36%|        7|   0.000|   0.000|   0:00:00.0| 1839.1M|
|   76.86%|      173|   0.000|   0.000|   0:00:01.0| 1843.6M|
|   76.85%|        4|   0.000|   0.000|   0:00:00.0| 1843.6M|
|   76.85%|        0|   0.000|   0.000|   0:00:00.0| 1843.6M|
|   76.85%|        0|   0.000|   0.000|   0:00:00.0| 1843.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.85
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:34.3/0:17:49.8 (0.3), mem = 1843.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1763.51M, totSessionCpu=0:05:34).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:05:34.4/0:17:49.9 (0.3), mem = 1763.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5237 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5237
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5237 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.817110e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1763.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 6.428e+04 (3.46e+04 2.97e+04)
              Est.  stn bbox = 8.407e+04 (4.52e+04 3.89e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1783.6M
Iteration  7: Total net bbox = 6.715e+04 (3.56e+04 3.15e+04)
              Est.  stn bbox = 8.739e+04 (4.62e+04 4.12e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1780.6M
Iteration  8: Total net bbox = 6.788e+04 (3.61e+04 3.18e+04)
              Est.  stn bbox = 8.823e+04 (4.67e+04 4.15e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1778.6M
Iteration  9: Total net bbox = 7.126e+04 (3.77e+04 3.35e+04)
              Est.  stn bbox = 9.145e+04 (4.83e+04 4.32e+04)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 1778.6M
Iteration 10: Total net bbox = 7.052e+04 (3.73e+04 3.32e+04)
              Est.  stn bbox = 9.053e+04 (4.77e+04 4.28e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1778.6M
Move report: Timing Driven Placement moves 5170 insts, mean move: 5.85 um, max move: 82.86 um 
	Max move on inst (g42016): (174.80, 87.02) --> (95.35, 90.43)

Finished Incremental Placement (cpu=0:00:07.6, real=0:00:07.0, mem=1778.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:42 mem=1779.3M) ***
Total net bbox length = 7.691e+04 (4.270e+04 3.421e+04) (ext = 3.331e+03)
Move report: Detail placement moves 5170 insts, mean move: 0.62 um, max move: 18.98 um 
	Max move on inst (FE_OFC426_n_1156): (106.84, 22.57) --> (91.80, 18.62)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1785.0MB
Summary Report:
Instances move: 5170 (out of 5170 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 18.98 um (Instance: FE_OFC426_n_1156) (106.837, 22.567) -> (91.8, 18.62)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 7.835e+04 (4.318e+04 3.517e+04) (ext = 3.336e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1785.0MB
*** Finished refinePlace (0:05:42 mem=1785.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5237 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5237
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5237 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.747513e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1766.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21326 
[NR-eGR]  Metal2   (2V)         38270  32495 
[NR-eGR]  Metal3   (3H)         47939   1816 
[NR-eGR]  Metal4   (4V)         11017    373 
[NR-eGR]  Metal5   (5H)          5506     68 
[NR-eGR]  Metal6   (6V)           874      8 
[NR-eGR]  Metal7   (7H)            38      4 
[NR-eGR]  Metal8   (8V)            12      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103661  56096 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 78354um
[NR-eGR] Total length: 103661um, number of vias: 56096
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6571um, number of vias: 5846
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1766.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.3, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1756.0M)
Extraction called for design 't1c_riscv_cpu' of instances=5170 and nets=5294 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1755.977M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1466.8M, totSessionCpu=0:05:43 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1763.59)
Total number of fetched objects 5237
End delay calculation. (MEM=1779.28 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1779.28 CPU=0:00:00.6 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:09.6/0:00:09.5 (1.0), totSession cpu/real = 0:05:44.0/0:17:59.5 (0.3), mem = 1779.3M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:05:44.1/0:17:59.6 (0.3), mem = 1795.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   404|   829|    -0.55|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       0| 76.85%|          |         |
|    26|    52|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|     285|       0|     125| 78.68%| 0:00:01.0|  1857.0M|
|     6|    12|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       6|       0|      18| 78.73%| 0:00:00.0|  1865.0M|
|     5|    10|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       4|       0|       0| 78.76%| 0:00:00.0|  1865.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1865.0M) ***

*** Starting refinePlace (0:05:47 mem=1878.0M) ***
Total net bbox length = 7.880e+04 (4.334e+04 3.545e+04) (ext = 3.336e+03)
Move report: Detail placement moves 758 insts, mean move: 3.20 um, max move: 28.04 um 
	Max move on inst (FE_OFC1231_n_1859): (109.80, 148.58) --> (88.60, 155.42)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1881.1MB
Summary Report:
Instances move: 758 (out of 5465 movable)
Instances flipped: 0
Mean displacement: 3.20 um
Max displacement: 28.04 um (Instance: FE_OFC1231_n_1859) (109.8, 148.58) -> (88.6, 155.42)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.100e+04 (4.452e+04 3.648e+04) (ext = 3.337e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1881.1MB
*** Finished refinePlace (0:05:47 mem=1881.1M) ***
*** maximum move = 28.04 um ***
*** Finished re-routing un-routed nets (1876.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1876.1M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:05:46.9/0:18:02.3 (0.3), mem = 1777.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1777.0M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.144  |  5.144  |  7.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     15 (30)      |   -0.603   |     15 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.759%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1504.5M, totSessionCpu=0:05:47 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:05:47.1/0:18:02.6 (0.3), mem = 1834.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.76
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.76%|        -|   0.000|   0.000|   0:00:00.0| 1834.4M|
|   76.45%|      526|   0.000|   0.000|   0:00:08.0| 1934.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:09.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:05:55.5/0:18:11.0 (0.3), mem = 1934.8M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1822.68M, totSessionCpu=0:05:55).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:05:55.6/0:18:11.0 (0.3), mem = 1879.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.45
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.45%|        -|   0.000|   0.000|   0:00:00.0| 1879.9M|
|   76.45%|        0|   0.000|   0.000|   0:00:00.0| 1879.9M|
|   76.40%|       10|   0.000|   0.000|   0:00:01.0| 1899.0M|
|   76.10%|       87|   0.000|   0.000|   0:00:00.0| 1903.5M|
|   76.10%|        2|   0.000|   0.000|   0:00:00.0| 1903.5M|
|   76.10%|        0|   0.000|   0.000|   0:00:00.0| 1903.5M|
|   76.10%|        0|   0.000|   0.000|   0:00:00.0| 1903.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.10
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:05:57 mem=1903.5M) ***
Total net bbox length = 7.910e+04 (4.368e+04 3.542e+04) (ext = 3.401e+03)
Move report: Detail placement moves 283 insts, mean move: 1.66 um, max move: 9.95 um 
	Max move on inst (FE_OFC1332_ReadData_11): (95.80, 10.07) --> (97.20, 18.62)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1906.6MB
Summary Report:
Instances move: 283 (out of 5022 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 9.95 um (Instance: FE_OFC1332_ReadData_11) (95.8, 10.07) -> (97.2, 18.62)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 7.938e+04 (4.385e+04 3.553e+04) (ext = 3.487e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1906.6MB
*** Finished refinePlace (0:05:57 mem=1906.6M) ***
*** maximum move = 9.95 um ***
*** Finished re-routing un-routed nets (1903.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1903.6M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:57.0/0:18:12.4 (0.3), mem = 1903.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1823.50M, totSessionCpu=0:05:57).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:05:57.0/0:18:12.5 (0.3), mem = 1823.5M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    23|    55|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       0| 76.10%|          |         |
|    10|    20|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|      14|       0|      14| 76.19%| 0:00:00.0|  1910.4M|
|     6|    12|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       4|       0|       4| 76.21%| 0:00:00.0|  1911.9M|
|     6|    12|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.14|     0.00|       4|       0|       0| 76.24%| 0:00:00.0|  1911.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1911.9M) ***

*** Starting refinePlace (0:05:58 mem=1908.9M) ***
Total net bbox length = 7.948e+04 (4.387e+04 3.561e+04) (ext = 3.487e+03)
Move report: Detail placement moves 41 insts, mean move: 3.17 um, max move: 14.68 um 
	Max move on inst (FE_OFC1458_n_1773): (110.20, 76.76) --> (111.20, 63.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1912.0MB
Summary Report:
Instances move: 41 (out of 5044 movable)
Instances flipped: 0
Mean displacement: 3.17 um
Max displacement: 14.68 um (Instance: FE_OFC1458_n_1773) (110.2, 76.76) -> (111.2, 63.08)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 7.962e+04 (4.394e+04 3.568e+04) (ext = 3.487e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1912.0MB
*** Finished refinePlace (0:05:58 mem=1912.0M) ***
*** maximum move = 14.68 um ***
*** Finished re-routing un-routed nets (1909.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1909.0M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:58.3/0:18:13.8 (0.3), mem = 1824.9M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5111 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5044 and nets=5166 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1809.559M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1817.1)
Total number of fetched objects 5111
End delay calculation. (MEM=1832.79 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1832.79 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:59 mem=1832.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5111 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5111
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5111 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.837972e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1840.79 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1543.8M, totSessionCpu=0:06:00 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.144  |  5.144  |  7.254  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.240%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1544.8M, totSessionCpu=0:06:00 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:39, real = 0:00:39, mem = 1718.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:38.7/0:00:39.3 (1.0), totSession cpu/real = 0:05:59.9/0:18:16.0 (0.3), mem = 1718.2M
<CMD> getCTSMode -engine -quiet
<CMD> zoomBox -0.66550 99.82200 183.66700 188.94000
<CMD> zoomBox 42.30300 141.04200 138.52550 187.56200
<CMD> zoomBox 64.73200 162.55900 114.96150 186.84300
<CMD> zoomBox 74.24200 171.49800 105.09000 186.41200
<CMD> zoomBox 76.53450 173.55950 102.75550 186.23650
<CMD> zoomBox 80.14350 176.78850 99.08900 185.94800
<CMD> zoomBox 78.48500 175.30450 100.77400 186.08050
<CMD> zoomBox 76.53350 173.55900 102.75600 186.23650
<CMD> zoomBox 74.23800 171.50500 105.08800 186.42000
<CMD> zoomBox 84.06650 177.18500 100.17100 184.97100
<CMD> zoomBox 89.22050 180.09150 97.62950 184.15700
<CMD> zoomBox 91.40350 181.27000 96.56850 183.76700
<CMD> zoomBox 93.03750 182.00800 95.73450 183.31200
<CMD> zoomBox 89.29600 180.31750 97.71350 184.38700
<CMD> zoomBox 80.21750 176.17900 102.53700 186.96950
<CMD> zoomBox 41.12000 158.62950 123.03300 198.23150
<CMD> zoomBox -25.99250 128.47400 158.61900 217.72700
<CMD> zoomBox -94.34000 94.81450 206.26900 240.14800
<CMD> zoomBox -154.95500 -51.58950 522.54200 275.95550
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2078 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2078 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> ctd_win -side none -id ctd_window
<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:06:19.2/0:19:16.9 (0.3), mem = 1738.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1703.0M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1729.27)
Total number of fetched objects 5111
End delay calculation. (MEM=1744.95 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1744.95 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:06:20 mem=1745.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.144  |  5.144  |  7.254  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.240%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.24 sec
Total Real time: 2.0 sec
Total Memory Usage: 1711.371094 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:01.9 (0.6), totSession cpu/real = 0:06:20.4/0:19:18.8 (0.3), mem = 1711.4M
<CMD> set_ccopt_property buffer_cells {buAX* buBX*}
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property buffer_cells {buAX* buBX*}
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> ccopt_design
#% Begin ccopt_design (date=02/05 19:31:58, mem=1464.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:06:27.7/0:19:47.1 (0.3), mem = 1701.9M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38.8
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { bc }
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1701.9M, init mem=1718.6M)
*info: Placed = 5044          
*info: Unplaced = 0           
Placement Density:76.24%(21203/27811)
Placement Density (including fixed std cells):76.24%(21203/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1718.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1710.61 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5111 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5111
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5111 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.837972e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21074 
[NR-eGR]  Metal2   (2V)         38303  32234 
[NR-eGR]  Metal3   (3H)         47685   1794 
[NR-eGR]  Metal4   (4V)         10963    440 
[NR-eGR]  Metal5   (5H)          6534     46 
[NR-eGR]  Metal6   (6V)          1066     10 
[NR-eGR]  Metal7   (7H)            27      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       104597  55608 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 79624um
[NR-eGR] Total length: 104597um, number of vias: 55608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6571um, number of vias: 5848
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1710.61 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 27778.950um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Closing all CTD windows due to a clock object being deleted
          Clock tree timing engine global stage delay update for slow_delay:setup.late...
          Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
      misc counts      : r=1, pp=0
      cell areas       : b=379.962um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.962um^2
      hp wire lengths  : top=0.000um, trunk=1549.390um, leaf=3559.945um, total=5109.335um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 145 CLKBUFX3: 16 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:06:30 mem=1715.5M) ***
Total net bbox length = 8.444e+04 (4.622e+04 3.822e+04) (ext = 3.488e+03)
Move report: Detail placement moves 740 insts, mean move: 1.54 um, max move: 12.02 um 
	Max move on inst (FE_OFC1274_n_1822): (111.20, 32.30) --> (119.80, 35.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1718.5MB
Summary Report:
Instances move: 740 (out of 5205 movable)
Instances flipped: 0
Mean displacement: 1.54 um
Max displacement: 12.02 um (Instance: FE_OFC1274_n_1822) (111.2, 32.3) -> (119.8, 35.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.498e+04 (4.645e+04 3.853e+04) (ext = 3.489e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1718.5MB
*** Finished refinePlace (0:06:31 mem=1718.5M) ***
    ClockRefiner summary
    All clock instances: Moved 360, flipped 116 and cell swapped 0 (out of a total of 2239).
    The largest move was 4.91 um for datamem_data_ram_reg[48][6].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.4,0.702)             3
    [0.702,1.004)           5
    [1.004,1.306)           1
    [1.306,1.608)           1
    [1.608,1.91)            2
    [1.91,2.212)            7
    [2.212,2.514)           2
    [2.514,2.816)           2
    [2.816,3.118)           0
    [3.118,3.42)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (136.200,37.430)     (136.200,34.010)     CTS_ccl_a_buf_00154 (a lib_cell CLKBUFX4) at (136.200,34.010), in power domain auto-default
        2.8          (47.800,105.830)     (50.600,105.830)     CTS_ccl_a_buf_00153 (a lib_cell CLKBUFX4) at (50.600,105.830), in power domain auto-default
        2.8          (131.400,112.670)    (134.200,112.670)    CTS_ccl_a_buf_00155 (a lib_cell CLKBUFX4) at (134.200,112.670), in power domain auto-default
        2.51         (47.800,105.830)     (48.600,107.540)     CTS_ccl_a_buf_00138 (a lib_cell CLKBUFX4) at (48.600,107.540), in power domain auto-default
        2.4          (50.200,105.830)     (52.600,105.830)     CTS_ccl_a_buf_00091 (a lib_cell CLKBUFX4) at (52.600,105.830), in power domain auto-default
        2            (103.000,112.670)    (101.000,112.670)    CTS_ccl_a_buf_00134 (a lib_cell CLKBUFX4) at (101.000,112.670), in power domain auto-default
        2            (127.600,92.150)     (125.600,92.150)     CTS_ccl_a_buf_00128 (a lib_cell CLKBUFX4) at (125.600,92.150), in power domain auto-default
        2            (128.800,37.430)     (126.800,37.430)     CTS_ccl_a_buf_00125 (a lib_cell CLKBUFX4) at (126.800,37.430), in power domain auto-default
        2            (103.000,112.670)    (105.000,112.670)    CTS_ccl_a_buf_00152 (a lib_cell CLKBUFX4) at (105.000,112.670), in power domain auto-default
        2            (136.200,37.430)     (138.200,37.430)     CTS_ccl_a_buf_00147 (a lib_cell CLKBUFX4) at (138.200,37.430), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
      misc counts      : r=1, pp=0
      cell areas       : b=379.962um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.962um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.963pF, total=1.210pF
      wire lengths     : top=0.000um, trunk=1771.322um, leaf=6387.574um, total=8158.896um
      hp wire lengths  : top=0.000um, trunk=1569.720um, leaf=3599.305um, total=5169.025um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=8, worst=[0.100ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.015ns sd=0.035ns sum=0.117ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=40 avg=0.073ns sd=0.026ns min=0.035ns max=0.200ns {14 <= 0.060ns, 14 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.005ns min=0.070ns max=0.104ns {0 <= 0.060ns, 2 <= 0.080ns, 36 <= 0.090ns, 50 <= 0.095ns, 27 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 145 CLKBUFX3: 16 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.976, max=1.045, avg=1.015, sd=0.017], skew [0.070 vs 0.102], 100% {0.976, 1.045} (wid=0.006 ws=0.003) (gid=1.041 gs=0.070)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.976, max=1.045, avg=1.015, sd=0.017], skew [0.070 vs 0.102], 100% {0.976, 1.045} (wid=0.006 ws=0.003) (gid=1.041 gs=0.070)
    Legalizer API calls during this step: 3795 succeeded with high effort: 3795 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       162 (unrouted=162, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 162 nets for routing of which 162 have one or more fixed wires.
(ccopt eGR): Start to route 162 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5272 nets ( ignored 5110 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 162 clock nets ( 162 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 162
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 162 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.927560e+03um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 13 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.445690e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.827020e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.208350e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 10 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.589680e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.037115e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21396 
[NR-eGR]  Metal2   (2V)         37659  31570 
[NR-eGR]  Metal3   (3H)         48608   2368 
[NR-eGR]  Metal4   (4V)         12460    442 
[NR-eGR]  Metal5   (5H)          6535     46 
[NR-eGR]  Metal6   (6V)          1066     10 
[NR-eGR]  Metal7   (7H)            27      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106372  55842 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 84985um
[NR-eGR] Total length: 106372um, number of vias: 55842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8346um, number of vias: 6082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2400 
[NR-eGR]  Metal2   (2V)          3185  3084 
[NR-eGR]  Metal3   (3H)          3661   596 
[NR-eGR]  Metal4   (4V)          1500     2 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8346  6082 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5217um
[NR-eGR] Total length: 8346um, number of vias: 6082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8346um, number of vias: 6082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1715.70 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       162 (unrouted=0, trialRouted=0, noStatus=0, routed=162, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:06:31.0/0:19:50.5 (0.3), mem = 1715.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 162  Num Prerouted Wires = 7239
[NR-eGR] Read 5272 nets ( ignored 162 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5110
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5110 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.317448e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1715.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21396 
[NR-eGR]  Metal2   (2V)         33607  31011 
[NR-eGR]  Metal3   (3H)         43166   3441 
[NR-eGR]  Metal4   (4V)         15657   1018 
[NR-eGR]  Metal5   (5H)         12243     92 
[NR-eGR]  Metal6   (6V)          1961     10 
[NR-eGR]  Metal7   (7H)            25      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106678  56978 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 84985um
[NR-eGR] Total length: 106678um, number of vias: 56978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1715.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:06:31.2/0:19:50.7 (0.3), mem = 1715.7M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5205 and nets=5327 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1715.703M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
    misc counts      : r=1, pp=0
    cell areas       : b=379.962um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.962um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.245pF, leaf=0.967pF, total=1.212pF
    wire lengths     : top=0.000um, trunk=1771.322um, leaf=6387.574um, total=8158.896um
    hp wire lengths  : top=0.000um, trunk=1569.720um, leaf=3599.305um, total=5169.025um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=11, worst=[0.100ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.011ns sd=0.030ns sum=0.120ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=40 avg=0.072ns sd=0.026ns min=0.035ns max=0.200ns {13 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 5 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=122 avg=0.093ns sd=0.005ns min=0.070ns max=0.104ns {0 <= 0.060ns, 2 <= 0.080ns, 31 <= 0.090ns, 54 <= 0.095ns, 25 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 145 CLKBUFX3: 16 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.978, max=1.048, avg=1.016, sd=0.016], skew [0.070 vs 0.102], 100% {0.978, 1.048} (wid=0.007 ws=0.003) (gid=1.043 gs=0.070)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.978, max=1.048, avg=1.016, sd=0.016], skew [0.070 vs 0.102], 100% {0.978, 1.048} (wid=0.007 ws=0.003) (gid=1.043 gs=0.070)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at clk. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner slow_delay:setup.late.
100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=164, i=0, icg=0, nicg=0, l=0, total=164
      misc counts      : r=1, pp=0
      cell areas       : b=387.828um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.828um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.967pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1794.219um, leaf=6388.059um, total=8182.278um
      hp wire lengths  : top=0.000um, trunk=1591.690um, leaf=3620.950um, total=5212.640um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=42 avg=0.070ns sd=0.027ns min=0.029ns max=0.200ns {15 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.070ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 152 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Legalizer API calls during this step: 196 succeeded with high effort: 196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=164, i=0, icg=0, nicg=0, l=0, total=164
      misc counts      : r=1, pp=0
      cell areas       : b=387.828um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.828um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.967pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1794.219um, leaf=6388.059um, total=8182.278um
      hp wire lengths  : top=0.000um, trunk=1591.690um, leaf=3620.950um, total=5212.640um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=42 avg=0.070ns sd=0.027ns min=0.029ns max=0.200ns {15 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.070ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 152 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123, avg=1.018, sd=0.021], skew [0.145 vs 0.102*], 98.2% {0.979, 1.081} (wid=0.007 ws=0.003) (gid=1.118 gs=0.145)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123, avg=1.018, sd=0.021], skew [0.145 vs 0.102*], 98.2% {0.979, 1.081} (wid=0.007 ws=0.003) (gid=1.118 gs=0.145)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=164, i=0, icg=0, nicg=0, l=0, total=164
      misc counts      : r=1, pp=0
      cell areas       : b=387.828um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.828um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.967pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1794.219um, leaf=6388.059um, total=8182.278um
      hp wire lengths  : top=0.000um, trunk=1591.690um, leaf=3620.950um, total=5212.640um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=42 avg=0.070ns sd=0.027ns min=0.029ns max=0.200ns {15 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.070ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 152 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=164, i=0, icg=0, nicg=0, l=0, total=164
      misc counts      : r=1, pp=0
      cell areas       : b=387.828um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.828um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.967pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1794.219um, leaf=6388.059um, total=8182.278um
      hp wire lengths  : top=0.000um, trunk=1591.690um, leaf=3620.950um, total=5212.640um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=42 avg=0.070ns sd=0.027ns min=0.029ns max=0.200ns {15 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.070ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 152 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=164, i=0, icg=0, nicg=0, l=0, total=164
      misc counts      : r=1, pp=0
      cell areas       : b=387.828um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=387.828um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.967pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1794.219um, leaf=6388.059um, total=8182.278um
      hp wire lengths  : top=0.000um, trunk=1591.690um, leaf=3620.950um, total=5212.640um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=42 avg=0.070ns sd=0.027ns min=0.029ns max=0.200ns {15 <= 0.060ns, 15 <= 0.080ns, 5 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.070ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 35 <= 0.090ns, 57 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 152 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.979, max=1.123], skew [0.145 vs 0.102*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.780um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.780um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1772.778um, leaf=6404.489um, total=8177.267um
      hp wire lengths  : top=0.000um, trunk=1578.480um, leaf=3633.275um, total=5211.755um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=35 avg=0.080ns sd=0.027ns min=0.038ns max=0.200ns {7 <= 0.060ns, 11 <= 0.080ns, 6 <= 0.090ns, 4 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.091ns sd=0.007ns min=0.061ns max=0.100ns {0 <= 0.060ns, 5 <= 0.080ns, 34 <= 0.090ns, 55 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 148 CLKBUFX3: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.876], skew [0.082 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.876], skew [0.082 vs 0.102]
    Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.096um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.096um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.244pF, leaf=0.969pF, total=1.213pF
      wire lengths     : top=0.000um, trunk=1762.648um, leaf=6403.919um, total=8166.567um
      hp wire lengths  : top=0.000um, trunk=1492.500um, leaf=3633.275um, total=5125.775um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=35 avg=0.078ns sd=0.029ns min=0.024ns max=0.200ns {8 <= 0.060ns, 11 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.091ns sd=0.007ns min=0.061ns max=0.100ns {0 <= 0.060ns, 5 <= 0.080ns, 34 <= 0.090ns, 55 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 11 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.708, max=0.789, avg=0.762, sd=0.017], skew [0.081 vs 0.102], 100% {0.708, 0.789} (wid=0.007 ws=0.004) (gid=0.782 gs=0.078)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.708, max=0.789, avg=0.762, sd=0.017], skew [0.081 vs 0.102], 100% {0.708, 0.789} (wid=0.007 ws=0.004) (gid=0.782 gs=0.078)
    Legalizer API calls during this step: 348 succeeded with high effort: 348 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.8 real=0:00:03.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.096um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.096um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.244pF, leaf=0.969pF, total=1.213pF
      wire lengths     : top=0.000um, trunk=1762.648um, leaf=6403.919um, total=8166.567um
      hp wire lengths  : top=0.000um, trunk=1492.500um, leaf=3633.275um, total=5125.775um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=35 avg=0.078ns sd=0.029ns min=0.024ns max=0.200ns {8 <= 0.060ns, 11 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.091ns sd=0.007ns min=0.061ns max=0.100ns {0 <= 0.060ns, 5 <= 0.080ns, 34 <= 0.090ns, 55 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 11 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.708, max=0.789], skew [0.081 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.708, max=0.789], skew [0.081 vs 0.102]
    Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Legalizer API calls during this step: 670 succeeded with high effort: 670 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820, avg=0.798, sd=0.011], skew [0.047 vs 0.102], 100% {0.773, 0.820} (wid=0.007 ws=0.004) (gid=0.816 gs=0.048)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820, avg=0.798, sd=0.011], skew [0.047 vs 0.102], 100% {0.773, 0.820} (wid=0.007 ws=0.004) (gid=0.816 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 159 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
          wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
          hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
          wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
          hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
          wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
          hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
    cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
    wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
    hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
          wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
          hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820], skew [0.047 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820, avg=0.798, sd=0.011], skew [0.047 vs 0.102], 100% {0.773, 0.820} (wid=0.007 ws=0.004) (gid=0.816 gs=0.048)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.820, avg=0.798, sd=0.011], skew [0.047 vs 0.102], 100% {0.773, 0.820} (wid=0.007 ws=0.004) (gid=0.816 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
    cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
    wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
    hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817], skew [0.048 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817], skew [0.048 vs 0.102]
  Merging balancing drivers for power...
    Tried: 159 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817], skew [0.048 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817], skew [0.048 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.969pF, total=1.215pF
      wire lengths     : top=0.000um, trunk=1777.668um, leaf=6401.914um, total=8179.582um
      hp wire lengths  : top=0.000um, trunk=1504.140um, leaf=3635.475um, total=5139.615um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.002ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.025ns min=0.033ns max=0.200ns {3 <= 0.060ns, 4 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.004ns min=0.077ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 54 <= 0.095ns, 34 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817, avg=0.796, sd=0.011], skew [0.048 vs 0.102], 100% {0.770, 0.817} (wid=0.007 ws=0.004) (gid=0.813 gs=0.048)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.817, avg=0.796, sd=0.011], skew [0.048 vs 0.102], 100% {0.770, 0.817} (wid=0.007 ws=0.004) (gid=0.813 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1043 succeeded with high effort: 1043 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2198 succeeded with high effort: 2198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 960 succeeded with high effort: 960 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2198 succeeded with high effort: 2198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.9 real=0:00:00.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.960pF, total=1.174pF
      wire lengths     : top=0.000um, trunk=1529.454um, leaf=6345.978um, total=7875.432um
      hp wire lengths  : top=0.000um, trunk=1328.110um, leaf=3682.285um, total=5010.395um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=35 avg=0.081ns sd=0.026ns min=0.029ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 6 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 48 <= 0.095ns, 34 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 21 BUFX2: 12 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.738, max=0.809, avg=0.770, sd=0.020], skew [0.070 vs 0.102], 100% {0.738, 0.809} (wid=0.008 ws=0.004) (gid=0.804 gs=0.070)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.738, max=0.809, avg=0.770, sd=0.020], skew [0.070 vs 0.102], 100% {0.738, 0.809} (wid=0.008 ws=0.004) (gid=0.804 gs=0.070)
    Legalizer API calls during this step: 6399 succeeded with high effort: 6399 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.1 real=0:00:03.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.496pF fall=0.439pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.495pF fall=0.438pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=355.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=355.680um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.961pF, total=1.174pF
      wire lengths     : top=0.000um, trunk=1534.764um, leaf=6347.673um, total=7882.437um
      hp wire lengths  : top=0.000um, trunk=1331.820um, leaf=3682.285um, total=5014.105um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.028ns max=0.200ns {3 <= 0.060ns, 11 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.093ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 47 <= 0.095ns, 39 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 27 CLKBUFX2: 2 BUFX2: 14 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.757, max=0.826, avg=0.792, sd=0.019], skew [0.070 vs 0.102], 100% {0.757, 0.826} (wid=0.007 ws=0.004) (gid=0.822 gs=0.069)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.757, max=0.826, avg=0.792, sd=0.019], skew [0.070 vs 0.102], 100% {0.757, 0.826} (wid=0.007 ws=0.004) (gid=0.822 gs=0.069)
    Legalizer API calls during this step: 334 succeeded with high effort: 334 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.961pF, total=1.175pF
      wire lengths     : top=0.000um, trunk=1535.434um, leaf=6347.673um, total=7883.107um
      hp wire lengths  : top=0.000um, trunk=1331.820um, leaf=3682.285um, total=5014.105um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.024ns max=0.200ns {3 <= 0.060ns, 11 <= 0.080ns, 7 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.093ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 47 <= 0.095ns, 39 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.809, avg=0.775, sd=0.019], skew [0.070 vs 0.102], 100% {0.739, 0.809} (wid=0.007 ws=0.004) (gid=0.804 gs=0.069)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.809, avg=0.775, sd=0.019], skew [0.070 vs 0.102], 100% {0.739, 0.809} (wid=0.007 ws=0.004) (gid=0.804 gs=0.069)
    Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 163 succeeded with high effort: 163 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=20, computed=137, moveTooSmall=348, resolved=0, predictFail=46, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=100, ignoredLeafDriver=0, worse=242, accepted=23
        Max accepted move=15.350um, total accepted move=135.670um, average move=5.899um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=20, computed=137, moveTooSmall=357, resolved=0, predictFail=51, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=118, ignoredLeafDriver=0, worse=265, accepted=5
        Max accepted move=12.240um, total accepted move=33.210um, average move=6.642um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=20, computed=137, moveTooSmall=363, resolved=0, predictFail=52, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=128, ignoredLeafDriver=0, worse=268, accepted=1
        Max accepted move=5.910um, total accepted move=5.910um, average move=5.910um
        Legalizer API calls during this step: 1326 succeeded with high effort: 1326 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 168 succeeded with high effort: 168 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=149, computed=8, moveTooSmall=216, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 751 succeeded with high effort: 751 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=0, computed=157, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=155, accepted=6
        Max accepted move=0.400um, total accepted move=1.600um, average move=0.267um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=151, computed=6, moveTooSmall=0, resolved=0, predictFail=213, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.208pF, leaf=0.958pF, total=1.167pF
        wire lengths     : top=0.000um, trunk=1491.994um, leaf=6330.677um, total=7822.671um
        hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3687.485um, total=4999.265um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=35 avg=0.085ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=123 avg=0.093ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 52 <= 0.095ns, 34 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.819, avg=0.779, sd=0.021], skew [0.080 vs 0.102], 100% {0.739, 0.819} (wid=0.007 ws=0.004) (gid=0.814 gs=0.078)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.819, avg=0.779, sd=0.021], skew [0.080 vs 0.102], 100% {0.739, 0.819} (wid=0.007 ws=0.004) (gid=0.814 gs=0.078)
      Legalizer API calls during this step: 2587 succeeded with high effort: 2587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 159 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 157 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.208pF, leaf=0.958pF, total=1.167pF
      wire lengths     : top=0.000um, trunk=1491.994um, leaf=6330.677um, total=7822.671um
      hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3687.485um, total=4999.265um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=35 avg=0.085ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.093ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 37 <= 0.090ns, 52 <= 0.095ns, 34 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.819, avg=0.779, sd=0.021], skew [0.080 vs 0.102], 100% {0.739, 0.819} (wid=0.007 ws=0.004) (gid=0.814 gs=0.078)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.739, max=0.819, avg=0.779, sd=0.021], skew [0.080 vs 0.102], 100% {0.739, 0.819} (wid=0.007 ws=0.004) (gid=0.814 gs=0.078)
    Legalizer API calls during this step: 2587 succeeded with high effort: 2587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.2)
  Total capacitance is (rise=1.662pF fall=1.605pF), of which (rise=1.167pF fall=1.167pF) is wire, and (rise=0.495pF fall=0.438pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.8 real=0:00:04.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 157 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:06:38 mem=1715.9M) ***
Total net bbox length = 8.485e+04 (4.640e+04 3.846e+04) (ext = 3.557e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1715.9MB
Summary Report:
Instances move: 0 (out of 5201 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.485e+04 (4.640e+04 3.846e+04) (ext = 3.557e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1715.9MB
*** Finished refinePlace (0:06:38 mem=1715.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2235).
  Restoring pStatusCts on 157 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.0 real=0:00:06.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       158 (unrouted=158, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 158 nets for routing of which 158 have one or more fixed wires.
(ccopt eGR): Start to route 158 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5268 nets ( ignored 5110 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 158 clock nets ( 158 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 158
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.677900e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.110530e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.414910e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.717580e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.020250e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.642690e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21388 
[NR-eGR]  Metal2   (2V)         33585  30993 
[NR-eGR]  Metal3   (3H)         43040   3442 
[NR-eGR]  Metal4   (4V)         15509   1016 
[NR-eGR]  Metal5   (5H)         12243     92 
[NR-eGR]  Metal6   (6V)          1961     10 
[NR-eGR]  Metal7   (7H)            25      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106381  56951 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 84853um
[NR-eGR] Total length: 106381um, number of vias: 56951
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8048um, number of vias: 6055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2392 
[NR-eGR]  Metal2   (2V)          3163  3066 
[NR-eGR]  Metal3   (3H)          3534   597 
[NR-eGR]  Metal4   (4V)          1351     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8048  6055 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5086um
[NR-eGR] Total length: 8048um, number of vias: 6055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8048um, number of vias: 6055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1715.91 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=158, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5201 and nets=5323 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1715.914M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.003pF, total=1.216pF
          wire lengths     : top=0.000um, trunk=1511.230um, leaf=6536.990um, total=8048.220um
          hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3687.485um, total=4999.265um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=17, worst=[0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.045ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.095ns sd=0.005ns min=0.086ns max=0.106ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 41 <= 0.095ns, 47 <= 0.100ns} {14 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825, avg=0.783, sd=0.021], skew [0.082 vs 0.102], 100% {0.742, 0.825} (wid=0.007 ws=0.005) (gid=0.820 gs=0.081)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825, avg=0.783, sd=0.021], skew [0.082 vs 0.102], 100% {0.742, 0.825} (wid=0.007 ws=0.005) (gid=0.820 gs=0.081)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         3
            Processed:             3
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.003pF, total=1.216pF
            wire lengths     : top=0.000um, trunk=1511.230um, leaf=6536.990um, total=8048.220um
            hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3687.485um, total=4999.265um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=17, worst=[0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=123 avg=0.095ns sd=0.005ns min=0.086ns max=0.106ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 41 <= 0.095ns, 47 <= 0.100ns} {14 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 12, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 144, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 12, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=356.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=356.022um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.003pF, total=1.216pF
            wire lengths     : top=0.000um, trunk=1511.230um, leaf=6536.990um, total=8048.220um
            hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3687.485um, total=4999.265um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=17, worst=[0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=123 avg=0.095ns sd=0.005ns min=0.086ns max=0.106ns {0 <= 0.060ns, 0 <= 0.080ns, 20 <= 0.090ns, 41 <= 0.095ns, 47 <= 0.100ns} {14 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 114 CLKBUFX3: 28 CLKBUFX2: 2 BUFX2: 13 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 158, tested: 158, violation detected: 18, violation ignored (due to small violation): 7, cannot run: 1, attempted: 10, unsuccessful: 0, sized: 5
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf              10 [100.0%]           5 (50.0%)           0            0                    5 (50.0%)           5 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total             10 [100.0%]           5 (50.0%)           0            0                    5 (50.0%)           5 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 1.710um^2 (0.480%)
          Max. move: 0.200um (CTS_ccl_a_buf_00033 and 6 others), Min. move: 0.000um, Avg. move: 0.020um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=357.732um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=357.732um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.003pF, total=1.216pF
            wire lengths     : top=0.000um, trunk=1511.230um, leaf=6536.990um, total=8048.220um
            hp wire lengths  : top=0.000um, trunk=1311.980um, leaf=3687.485um, total=4999.465um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.023ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 25 <= 0.090ns, 41 <= 0.095ns, 47 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 119 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 13 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825], skew [0.082 vs 0.102]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=11, unsuccessful=0, alreadyClose=0, noImprovementFound=10, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=357.732um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=357.732um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.003pF, total=1.216pF
          wire lengths     : top=0.000um, trunk=1511.230um, leaf=6536.990um, total=8048.220um
          hp wire lengths  : top=0.000um, trunk=1311.980um, leaf=3687.485um, total=4999.465um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.023ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 25 <= 0.090ns, 41 <= 0.095ns, 47 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 119 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 13 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825, avg=0.783, sd=0.021], skew [0.082 vs 0.102], 100% {0.742, 0.825} (wid=0.007 ws=0.005) (gid=0.820 gs=0.081)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.742, max=0.825, avg=0.783, sd=0.021], skew [0.082 vs 0.102], 100% {0.742, 0.825} (wid=0.007 ws=0.005) (gid=0.820 gs=0.081)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 157 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:39 mem=1754.1M) ***
Total net bbox length = 8.485e+04 (4.640e+04 3.845e+04) (ext = 3.557e+03)
Move report: Detail placement moves 265 insts, mean move: 1.53 um, max move: 10.42 um 
	Max move on inst (FE_OFC1141_n_1900): (118.60, 25.46) --> (125.60, 22.04)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1754.1MB
Summary Report:
Instances move: 265 (out of 5201 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 10.42 um (Instance: FE_OFC1141_n_1900) (118.6, 25.46) -> (125.6, 22.04)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.509e+04 (4.651e+04 3.858e+04) (ext = 3.558e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1754.1MB
*** Finished refinePlace (0:06:39 mem=1754.1M) ***
  ClockRefiner summary
  All clock instances: Moved 43, flipped 7 and cell swapped 0 (out of a total of 2235).
  The largest move was 3.11 um for datamem_data_ram_reg[9][31].
  Restoring pStatusCts on 157 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=158, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 158 nets for routing of which 158 have one or more fixed wires.
(ccopt eGR): Start to route 158 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5268 nets ( ignored 5110 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 158 clock nets ( 158 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 158
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.693290e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.163540e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.505540e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.845830e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.186120e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.883800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21388 
[NR-eGR]  Metal2   (2V)         33596  30984 
[NR-eGR]  Metal3   (3H)         43033   3443 
[NR-eGR]  Metal4   (4V)         15504   1016 
[NR-eGR]  Metal5   (5H)         12243     92 
[NR-eGR]  Metal6   (6V)          1961     10 
[NR-eGR]  Metal7   (7H)            25      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106381  56943 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85087um
[NR-eGR] Total length: 106381um, number of vias: 56943
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8048um, number of vias: 6047
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2392 
[NR-eGR]  Metal2   (2V)          3173  3057 
[NR-eGR]  Metal3   (3H)          3528   598 
[NR-eGR]  Metal4   (4V)          1347     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8048  6047 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5090um
[NR-eGR] Total length: 8048um, number of vias: 6047
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8048um, number of vias: 6047
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1716.12 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 158 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/05 19:32:10, mem=1455.0M)

globalDetailRoute

#Start globalDetailRoute on Wed Feb  5 19:32:10 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5323)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 8048 um.
#Total half perimeter of net bounding box = 5203 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3173 um.
#Total wire length on LAYER Metal3 = 3528 um.
#Total wire length on LAYER Metal4 = 1347 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6047
#Up-Via Summary (total 6047):
#           
#-----------------------
# Metal1           2392
# Metal2           3057
# Metal3            598
#-----------------------
#                  6047 
#
#Start routing data preparation on Wed Feb  5 19:32:10 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5287 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.17 (MB), peak = 1597.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1466.33 (MB), peak = 1597.95 (MB)
#Data initialization: cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       21 ( 0         pin),     34 ( 1         pin),   2381 ( 2         pin),
#     2106 ( 3         pin),     97 ( 4         pin),     85 ( 5         pin),
#       32 ( 6         pin),     10 ( 7         pin),     14 ( 8         pin),
#      281 ( 9         pin),    135 (10-19      pin),     28 (20-29      pin),
#       69 (30-39      pin),     15 (40-49      pin),      5 (50-59      pin),
#        5 (60-69      pin),      5 (70-79      pin),      0 (>=2000     pin).
#Total: 5323 nets, 158 fully global routed, 158 clocks, 158 nets have extra space,
#       158 nets have layer range, 158 nets have weight,
#       158 nets have avoid detour, 158 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      158 ( 3.0%)
#
#Nets in 1 priority group:
#  clock:      158 ( 3.0%)
#
#158 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2392( 23%)
#Metal2        0    3146    3146( 39%)    7514( 72%)
#Metal3     3554       0    3554( 44%)     598(  6%)
#Metal4        0    1346    1346( 17%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3554    4493    8048         10504      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    2392( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3755    3755( 45%)    3555( 56%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3454       0    3454( 41%)     368(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1210    1210( 14%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3454    4965    8419          6315             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.55 (MB)
#Total memory = 1469.29 (MB)
#Peak memory = 1597.95 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1597
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1597 (100.0%)
#  Total number of shifted segments     =  122 (  7.6%)
#  Average movement of shifted segments =    5.77 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 7674 um.
#Total half perimeter of net bounding box = 5203 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3010 um.
#Total wire length on LAYER Metal3 = 3454 um.
#Total wire length on LAYER Metal4 = 1210 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6315
#Up-Via Summary (total 6315):
#           
#-----------------------
# Metal1           2392
# Metal2           3555
# Metal3            368
#-----------------------
#                  6315 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.02 (MB)
#Total memory = 1466.50 (MB)
#Peak memory = 1597.95 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1470.66 (MB), peak = 1597.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 8669 um.
#Total half perimeter of net bounding box = 5203 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2152 um.
#Total wire length on LAYER Metal3 = 4326 um.
#Total wire length on LAYER Metal4 = 2191 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5725
#Up-Via Summary (total 5725):
#           
#-----------------------
# Metal1           2393
# Metal2           2222
# Metal3           1110
#-----------------------
#                  5725 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.18 (MB)
#Total memory = 1470.68 (MB)
#Peak memory = 1597.95 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.20 (MB)
#Total memory = 1470.70 (MB)
#Peak memory = 1597.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 21.09 (MB)
#Total memory = 1476.19 (MB)
#Peak memory = 1597.95 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb  5 19:32:19 2025
#
% End globalDetailRoute (date=02/05 19:32:19, total cpu=0:00:09.1, real=0:00:09.0, peak res=1494.2M, current mem=1475.5M)
        NanoRoute done. (took cpu=0:00:09.1 real=0:00:09.0)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 158 net(s)
Set FIXED placed status on 157 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1726.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 5954
[NR-eGR] Read 5268 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5110
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5110 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.341730e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21389 
[NR-eGR]  Metal2   (2V)         33341  30192 
[NR-eGR]  Metal3   (3H)         42910   3942 
[NR-eGR]  Metal4   (4V)         15215   1200 
[NR-eGR]  Metal5   (5H)         13106    127 
[NR-eGR]  Metal6   (6V)          2530     14 
[NR-eGR]  Metal7   (7H)           156      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107276  56874 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85087um
[NR-eGR] Total length: 107276um, number of vias: 56874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1726.62 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=158, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.5 real=0:00:09.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5201 and nets=5323 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1726.625M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=357.732um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=357.732um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.034pF, total=1.245pF
    wire lengths     : top=0.000um, trunk=1524.990um, leaf=7143.710um, total=8668.700um
    hp wire lengths  : top=0.000um, trunk=1311.980um, leaf=3691.305um, total=5003.285um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=30, worst=[0.014ns, 0.010ns, 0.010ns, 0.010ns, 0.007ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.117ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=35 avg=0.086ns sd=0.025ns min=0.030ns max=0.200ns {3 <= 0.060ns, 11 <= 0.080ns, 8 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=123 avg=0.096ns sd=0.006ns min=0.082ns max=0.114ns {0 <= 0.060ns, 0 <= 0.080ns, 19 <= 0.090ns, 38 <= 0.095ns, 37 <= 0.100ns} {23 <= 0.105ns, 2 <= 0.110ns, 4 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 119 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 13 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.782, sd=0.020], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.782, sd=0.020], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.8 real=0:00:09.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 158, tested: 158, violation detected: 31, violation ignored (due to small violation): 0, cannot run: 1, attempted: 30, unsuccessful: 0, sized: 8
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [3.3%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf              29 [96.7%]            7 (24.1%)            0            0                    7 (24.1%)           22 (75.9%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             30 [100.0%]           8 (26.7%)            0            0                    8 (26.7%)           22 (73.3%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 8, Downsized: 0, Sized but same area: 0, Unchanged: 22, Area change: 2.736um^2 (0.765%)
      Max. move: 0.200um (CTS_ccl_a_buf_00003 and 28 others), Min. move: 0.000um, Avg. move: 0.020um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.034pF, total=1.245pF
        wire lengths     : top=0.000um, trunk=1524.990um, leaf=7143.710um, total=8668.700um
        hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3691.305um, total=5003.085um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=22, worst=[0.014ns, 0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.088ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=35 avg=0.085ns sd=0.025ns min=0.030ns max=0.200ns {3 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=123 avg=0.095ns sd=0.006ns min=0.077ns max=0.114ns {0 <= 0.060ns, 2 <= 0.080ns, 24 <= 0.090ns, 38 <= 0.095ns, 37 <= 0.100ns} {18 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 125 CLKBUFX3: 19 CLKBUFX2: 1 BUFX2: 12 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825], skew [0.080 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825], skew [0.080 vs 0.102]
      Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 158, tested: 158, violation detected: 23, violation ignored (due to small violation): 0, cannot run: 1, attempted: 22, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              22 [100.0%]           0           0            0                    0 (0.0%)          22 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             22 [100.0%]           0           0            0                    0 (0.0%)          22 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 22, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=360.468um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.468um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.034pF, total=1.245pF
        wire lengths     : top=0.000um, trunk=1524.990um, leaf=7143.710um, total=8668.700um
        hp wire lengths  : top=0.000um, trunk=1311.780um, leaf=3691.305um, total=5003.085um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=22, worst=[0.014ns, 0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.088ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=35 avg=0.085ns sd=0.025ns min=0.030ns max=0.200ns {3 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=123 avg=0.095ns sd=0.006ns min=0.077ns max=0.114ns {0 <= 0.060ns, 2 <= 0.080ns, 24 <= 0.090ns, 38 <= 0.095ns, 37 <= 0.100ns} {18 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 125 CLKBUFX3: 19 CLKBUFX2: 1 BUFX2: 12 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825], skew [0.080 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825], skew [0.080 vs 0.102]
      Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 158, nets tested: 158, nets violation detected: 23, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 23, nets unsuccessful: 21, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
      misc counts      : r=1, pp=0
      cell areas       : b=367.992um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=367.992um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.034pF, total=1.247pF
      wire lengths     : top=0.000um, trunk=1534.915um, leaf=7133.785um, total=8668.700um
      hp wire lengths  : top=0.000um, trunk=1328.330um, leaf=3712.970um, total=5041.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=20, worst=[0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=37 avg=0.082ns sd=0.027ns min=0.030ns max=0.200ns {5 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.064ns max=0.110ns {0 <= 0.060ns, 5 <= 0.080ns, 24 <= 0.090ns, 39 <= 0.095ns, 37 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 123 CLKBUFX3: 25 CLKBUFX2: 1 BUFX2: 12 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
        misc counts      : r=1, pp=0
        cell areas       : b=367.992um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=367.992um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.034pF, total=1.247pF
        wire lengths     : top=0.000um, trunk=1534.915um, leaf=7133.785um, total=8668.700um
        hp wire lengths  : top=0.000um, trunk=1328.330um, leaf=3712.970um, total=5041.300um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=20, worst=[0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=37 avg=0.082ns sd=0.027ns min=0.030ns max=0.200ns {5 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.064ns max=0.110ns {0 <= 0.060ns, 5 <= 0.080ns, 24 <= 0.090ns, 39 <= 0.095ns, 37 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 123 CLKBUFX3: 25 CLKBUFX2: 1 BUFX2: 12 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 161 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:50 mem=1726.9M) ***
Total net bbox length = 8.513e+04 (4.653e+04 3.860e+04) (ext = 3.558e+03)
Move report: Detail placement moves 5 insts, mean move: 0.24 um, max move: 0.40 um 
	Max move on inst (g7455__6417): (16.00, 112.67) --> (15.60, 112.67)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1726.9MB
Summary Report:
Instances move: 5 (out of 5205 movable)
Instances flipped: 0
Mean displacement: 0.24 um
Max displacement: 0.40 um (Instance: g7455__6417) (16, 112.67) -> (15.6, 112.67)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.513e+04 (4.653e+04 3.860e+04) (ext = 3.558e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1726.9MB
*** Finished refinePlace (0:06:50 mem=1726.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2239).
    Restoring pStatusCts on 161 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       162 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=162, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5165 (unrouted=55, trialRouted=5110, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
    misc counts      : r=1, pp=0
    cell areas       : b=367.992um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=367.992um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.034pF, total=1.247pF
    wire lengths     : top=0.000um, trunk=1543.285um, leaf=7141.725um, total=8685.010um
    hp wire lengths  : top=0.000um, trunk=1328.330um, leaf=3712.970um, total=5041.300um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=20, worst=[0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=37 avg=0.082ns sd=0.027ns min=0.030ns max=0.200ns {5 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.064ns max=0.110ns {0 <= 0.060ns, 5 <= 0.080ns, 24 <= 0.090ns, 39 <= 0.095ns, 37 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 123 CLKBUFX3: 25 CLKBUFX2: 1 BUFX2: 12 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        161     367.992       0.060
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            161     367.992       0.060
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1543.285
  Leaf      7141.725
  Total     8685.010
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1328.330
  Leaf        3712.970
  Total       5041.300
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.060    0.213    0.273
  Leaf     0.437    1.034    1.471
  Total    0.497    1.247    1.745
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  Remaining Transition    ns        20       0.004       0.003      0.070    [0.010, 0.010, 0.007, 0.005, 0.004, 0.003, 0.003, 0.003, 0.003, 0.003, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       37      0.082       0.027      0.030    0.200    {5 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns}      {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100      125      0.094       0.007      0.064    0.110    {0 <= 0.060ns, 5 <= 0.080ns, 24 <= 0.090ns, 39 <= 0.095ns, 37 <= 0.100ns}    {17 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     123      294.462
  CLKBUFX3    buffer      25       51.300
  CLKBUFX2    buffer       1        1.710
  BUFX2       buffer      12       20.520
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.746     0.825     0.080       0.102         0.004           0.001           0.783        0.021     100% {0.746, 0.825}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.746     0.825     0.080       0.102         0.004           0.001           0.783        0.021     100% {0.746, 0.825}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 381 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
  ----------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  CTS_ccl_buf_00161/A
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  clk
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[5][11]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[5][12]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[5][13]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[6][14]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[6][15]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[7][14]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[7][15]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  CTS_ccl_a_buf_00115/Y
  ----------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1796.73)
Total number of fetched objects 5272
Total number of fetched objects 5272
End delay calculation. (MEM=1816.93 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1816.93 CPU=0:00:00.5 REAL=0:00:00.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.221851
	 Executing: set_clock_latency -source -early -min -rise -0.221851 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.221851
	 Executing: set_clock_latency -source -late -min -rise -0.221851 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.230397
	 Executing: set_clock_latency -source -early -min -fall -0.230397 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.230397
	 Executing: set_clock_latency -source -late -min -fall -0.230397 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.782924
	 Executing: set_clock_latency -source -early -max -rise -0.782924 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.782924
	 Executing: set_clock_latency -source -late -max -rise -0.782924 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.796831
	 Executing: set_clock_latency -source -early -max -fall -0.796831 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.796831
	 Executing: set_clock_latency -source -late -max -fall -0.796831 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
  misc counts      : r=1, pp=0
  cell areas       : b=367.992um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=367.992um^2
  cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.034pF, total=1.247pF
  wire lengths     : top=0.000um, trunk=1543.285um, leaf=7141.725um, total=8685.010um
  hp wire lengths  : top=0.000um, trunk=1328.330um, leaf=3712.970um, total=5041.300um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Remaining Transition : {count=20, worst=[0.010ns, 0.010ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=37 avg=0.082ns sd=0.027ns min=0.030ns max=0.200ns {5 <= 0.060ns, 11 <= 0.080ns, 9 <= 0.090ns, 4 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.007ns min=0.064ns max=0.110ns {0 <= 0.060ns, 5 <= 0.080ns, 24 <= 0.090ns, 39 <= 0.095ns, 37 <= 0.100ns} {17 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 123 CLKBUFX3: 25 CLKBUFX2: 1 BUFX2: 12 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.746, max=0.825, avg=0.783, sd=0.021], skew [0.080 vs 0.102], 100% {0.746, 0.825} (wid=0.007 ws=0.004) (gid=0.821 gs=0.079)
Logging CTS constraint violations...
  Clock tree clk has 20 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (94.900,182.590), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_buf_00161/A with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00115 (a lib_cell CLKBUFX4) at (17.800,122.930), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00115/Y with a slew time target of 0.100ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00122 (a lib_cell CLKBUFX4) at (32.400,157.130), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00122/Y with a slew time target of 0.100ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00066 (a lib_cell CLKBUFX4) at (30.800,44.270), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00066/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX4) at (73.200,27.170), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00027/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00104 (a lib_cell CLKBUFX4) at (126.200,116.090), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00104/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00030 (a lib_cell CLKBUFX4) at (46.200,20.330), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00030/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00056 (a lib_cell CLKBUFX4) at (44.800,45.980), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00056/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00011 (a lib_cell CLKBUFX4) at (164.800,68.210), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00011/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00076 (a lib_cell CLKBUFX4) at (109.800,153.710), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00076/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00068 (a lib_cell CLKBUFX4) at (25.400,75.050), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00068/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00085 (a lib_cell CLKBUFX4) at (70.600,160.550), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00085/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (104.600,78.470), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00014/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00087 (a lib_cell CLKBUFX4) at (55.400,117.800), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00087/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00071 (a lib_cell CLKBUFX4) at (84.800,167.390), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00071/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00059 (a lib_cell CLKBUFX4) at (49.000,68.210), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00059/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX4) at (102.400,27.170), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00040/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00042 (a lib_cell CLKBUFX4) at (99.400,105.830), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00042/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00086 (a lib_cell CLKBUFX4) at (65.800,129.770), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00086/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX4) at (96.800,44.270), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00034/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
Runtime done. (took cpu=0:00:23.6 real=0:00:23.6)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS          11.68 (Init 0.74, Construction 3.03, Implementation 5.91, eGRPC 0.62, PostConditioning 0.87, Other 0.51)
Clock Runtime:  (43%) CTS services      10.35 (RefinePlace 0.53, EarlyGlobalClock 0.49, NanoRoute 9.05, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          1.52 (Init 0.25, CongRepair/EGR-DP 0.38, TimingUpdate 0.89, Other 0.00)
Clock Runtime: (100%) Total             23.55

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1458.5M, totSessionCpu=0:06:51 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:06:51.4/0:20:10.9 (0.3), mem = 1713.8M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1481.0M, totSessionCpu=0:06:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1727.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1753.36)
Total number of fetched objects 5272
End delay calculation. (MEM=1769.04 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1769.04 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:06:53 mem=1769.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.060  |  5.060  |  7.168  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    120 (240)     |   -0.347   |    120 (240)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.563%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1490.8M, totSessionCpu=0:06:53 **
*** InitOpt #2 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:06:53.2/0:20:12.7 (0.3), mem = 1735.3M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:06:53.3/0:20:12.8 (0.3), mem = 1739.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:53.9/0:20:13.4 (0.3), mem = 1937.9M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1937.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1937.9M) ***
*** Starting optimizing excluded clock nets MEM= 1937.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1937.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:06:53.9/0:20:13.4 (0.3), mem = 1937.9M
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:54.8/0:20:14.2 (0.3), mem = 1844.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:06:54.8/0:20:14.3 (0.3), mem = 1844.9M
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   235|   505|    -0.40|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|       0|       0|       0| 77.56%|          |         |
|   125|   250|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|     189|       0|      55| 78.74%| 0:00:01.0|  1935.3M|
|    36|    72|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|      16|       0|     108| 79.00%| 0:00:00.0|  1935.3M|
|    16|    32|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|      21|       0|      14| 79.13%| 0:00:01.0|  1935.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 16 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    16 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1935.3M) ***

*** Starting refinePlace (0:06:57 mem=1932.3M) ***
Total net bbox length = 8.541e+04 (4.662e+04 3.879e+04) (ext = 3.558e+03)
Move report: Detail placement moves 546 insts, mean move: 3.95 um, max move: 27.20 um 
	Max move on inst (FE_OFC428_n_1164): (146.20, 66.50) --> (173.40, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.4MB
Summary Report:
Instances move: 546 (out of 5270 movable)
Instances flipped: 0
Mean displacement: 3.95 um
Max displacement: 27.20 um (Instance: FE_OFC428_n_1164) (146.2, 66.5) -> (173.4, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.728e+04 (4.779e+04 3.948e+04) (ext = 3.557e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.4MB
*** Finished refinePlace (0:06:58 mem=1935.4M) ***
*** maximum move = 27.20 um ***
*** Finished re-routing un-routed nets (1932.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1932.4M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:06:57.7/0:20:17.1 (0.3), mem = 1849.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1584.7M, totSessionCpu=0:06:58 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:06:57.7/0:20:17.1 (0.3), mem = 1849.3M
*info: 162 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
*info: 162 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.13%|   0:00:00.0| 1906.5M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1906.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1906.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:59.1/0:20:18.6 (0.3), mem = 1847.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:06:59.3/0:20:18.7 (0.3), mem = 1904.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.13
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.13%|        -|   0.100|   0.000|   0:00:00.0| 1906.7M|
|   79.13%|        0|   0.100|   0.000|   0:00:01.0| 1906.7M|
|   79.13%|        0|   0.100|   0.000|   0:00:00.0| 1906.7M|
|   77.68%|      234|   0.100|   0.000|   0:00:00.0| 1930.3M|
|   77.64%|       19|   0.100|   0.000|   0:00:00.0| 1930.3M|
|   77.64%|        0|   0.100|   0.000|   0:00:00.0| 1930.3M|
|   77.64%|        0|   0.100|   0.000|   0:00:00.0| 1930.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.64
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:01.1/0:20:20.5 (0.3), mem = 1930.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1849.23M, totSessionCpu=0:07:01).
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:07:01.2/0:20:20.6 (0.3), mem = 1849.2M
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    44|    -0.22|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|       0|       0|       0| 77.64%|          |         |
|    17|    34|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|      17|       0|       6| 77.75%| 0:00:00.0|  1940.2M|
|    15|    30|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|      13|       0|       2| 77.83%| 0:00:00.0|  1940.2M|
|    14|    28|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.06|     0.00|      12|       0|       1| 77.91%| 0:00:00.0|  1940.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1940.2M) ***

*** Starting refinePlace (0:07:03 mem=1937.2M) ***
Total net bbox length = 8.519e+04 (4.657e+04 3.862e+04) (ext = 3.557e+03)
Move report: Detail placement moves 63 insts, mean move: 4.13 um, max move: 15.22 um 
	Max move on inst (FE_OFC401_n_900): (106.40, 22.04) --> (94.60, 25.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1940.2MB
Summary Report:
Instances move: 63 (out of 5078 movable)
Instances flipped: 0
Mean displacement: 4.13 um
Max displacement: 15.22 um (Instance: FE_OFC401_n_900) (106.4, 22.04) -> (94.6, 25.46)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.539e+04 (4.670e+04 3.869e+04) (ext = 3.557e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1940.2MB
*** Finished refinePlace (0:07:03 mem=1940.2M) ***
*** maximum move = 15.22 um ***
*** Finished re-routing un-routed nets (1937.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1937.2M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:03.0/0:20:22.4 (0.3), mem = 1854.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1854.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.060  |  5.060  |  7.168  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.214   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.906%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1584.6M, totSessionCpu=0:07:03 **
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:07:03.3/0:20:22.8 (0.3), mem = 1905.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.91
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.91%|        -|   0.000|   0.000|   0:00:00.0| 1911.6M|
|   77.53%|       80|   0.000|   0.000|   0:00:07.0| 2030.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.53
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:07:11.5/0:20:31.0 (0.4), mem = 2030.0M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1902.95M, totSessionCpu=0:07:12).
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:07:11.6/0:20:31.0 (0.4), mem = 1960.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.53
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.53%|        -|   0.078|   0.000|   0:00:00.0| 1960.2M|
|   77.53%|        0|   0.078|   0.000|   0:00:00.0| 1960.2M|
|   77.53%|        0|   0.078|   0.000|   0:00:00.0| 1960.2M|
|   77.53%|        1|   0.078|   0.000|   0:00:01.0| 1979.3M|
|   77.52%|        4|   0.078|   0.000|   0:00:00.0| 1983.8M|
|   77.52%|        0|   0.078|   0.000|   0:00:00.0| 1983.8M|
|   77.52%|        0|   0.078|   0.000|   0:00:00.0| 1983.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.52
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:07:13 mem=1983.8M) ***
Total net bbox length = 8.492e+04 (4.635e+04 3.857e+04) (ext = 3.555e+03)
Move report: Detail placement moves 85 insts, mean move: 2.33 um, max move: 7.04 um 
	Max move on inst (FE_OFC1718_n_1898): (146.00, 59.66) --> (146.20, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1986.8MB
Summary Report:
Instances move: 85 (out of 5019 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 7.04 um (Instance: FE_OFC1718_n_1898) (146, 59.66) -> (146.2, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.504e+04 (4.640e+04 3.863e+04) (ext = 3.548e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1986.8MB
*** Finished refinePlace (0:07:13 mem=1986.8M) ***
*** maximum move = 7.04 um ***
*** Finished re-routing un-routed nets (1983.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1983.8M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:13.0/0:20:32.4 (0.4), mem = 1983.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1902.76M, totSessionCpu=0:07:13).
Starting local wire reclaim
*** Starting refinePlace (0:07:13 mem=1902.8M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 436.3435784442663135
Move report: Detail placement moves 1492 insts, mean move: 4.44 um, max move: 34.22 um 
	Max move on inst (FE_OFC1142_n_1948): (133.80, 73.34) --> (103.00, 69.92)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1909.5MB
Summary Report:
Instances move: 1492 (out of 5019 movable)
Instances flipped: 0
Mean displacement: 4.44 um
Max displacement: 34.22 um (Instance: FE_OFC1142_n_1948) (133.8, 73.34) -> (103, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1909.5MB
*** Finished refinePlace (0:07:15 mem=1909.5M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 162  Num Prerouted Wires = 6064
[NR-eGR] Read 5247 nets ( ignored 162 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5085
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5085 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.172611e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             4  21349 
[NR-eGR]  Metal2   (2V)         33539  29961 
[NR-eGR]  Metal3   (3H)         43498   3930 
[NR-eGR]  Metal4   (4V)         14800   1116 
[NR-eGR]  Metal5   (5H)         11663    106 
[NR-eGR]  Metal6   (6V)          2053     12 
[NR-eGR]  Metal7   (7H)            21      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105597  56484 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 83467um
[NR-eGR] Total length: 105597um, number of vias: 56484
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1888.97 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5180 and nets=5302 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1888.969M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:07:16.0/0:20:35.4 (0.4), mem = 1908.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:16.0/0:20:35.4 (0.4), mem = 1908.0M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1909.56)
Total number of fetched objects 5247
End delay calculation. (MEM=1916.45 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1916.45 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:07:16.9/0:20:36.3 (0.4), mem = 1916.4M
Info: 162 nets with fixed/cover wires excluded.
Info: 162 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   245|   629|    -0.66|     0|     0|     0.00|     0|     0|     0|     0|     5.04|     0.00|       0|       0|       0| 77.52%|          |         |
|    11|    22|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.04|     0.00|     198|       0|     114| 78.69%| 0:00:01.0|  2021.0M|
|     2|     4|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.04|     0.00|       3|       0|       7| 78.73%| 0:00:00.0|  2021.0M|
|     2|     4|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.04|     0.00|       1|       0|       0| 78.73%| 0:00:00.0|  2021.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        162 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2021.0M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:07:18.5/0:20:37.9 (0.4), mem = 1904.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:19 mem=1904.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.051%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1904.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 484 insts, mean move: 3.41 um, max move: 18.24 um 
	Max move on inst (FE_OFC1781_n_1758): (134.80, 73.34) --> (146.20, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.9MB
Summary Report:
Instances move: 484 (out of 5221 movable)
Instances flipped: 0
Mean displacement: 3.41 um
Max displacement: 18.24 um (Instance: FE_OFC1781_n_1758) (134.8, 73.34) -> (146.2, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.9MB
*** Finished refinePlace (0:07:19 mem=1907.9M) ***
Begin checking placement ... (start mem=1904.9M, init mem=1904.9M)
*info: Placed = 5382           (Fixed = 161)
*info: Unplaced = 0           
Placement Density:78.73%(21897/27811)
Placement Density (including fixed std cells):78.73%(21897/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1904.9M)
Register exp ratio and priority group on 0 nets on 5449 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5382 and nets=5504 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1889.574M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1905.11)
Total number of fetched objects 5449
End delay calculation. (MEM=1913.54 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1913.54 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:20 mem=1913.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 162  Num Prerouted Wires = 6064
[NR-eGR] Read 5449 nets ( ignored 162 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5287
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5287 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.362421e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1921.54 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:29, real = 0:00:28, mem = 1621.9M, totSessionCpu=0:07:20 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.039  |  5.039  |  7.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.732%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1624.0M, totSessionCpu=0:07:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2340        1  Unfixable transition violation found at ...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1007       20  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 35 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:52.7/0:00:53.3 (1.0), totSession cpu/real = 0:07:20.4/0:20:40.5 (0.4), mem = 1906.0M
#% End ccopt_design (date=02/05 19:32:51, total cpu=0:00:52.7, real=0:00:53.0, peak res=1671.3M, current mem=1531.6M)
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> ccopt_design
#% Begin ccopt_design (date=02/05 19:33:01, mem=1531.8M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:07:22.9/0:20:50.6 (0.4), mem = 1825.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38.8
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_157' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_156' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_98' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_47' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_31' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_18' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_25' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_27' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_42' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_37' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_39' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_40' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_46' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_43' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_44' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_45' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 162 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1825.2M, init mem=1817.9M)
*info: Placed = 5382           (Fixed = 161)
*info: Unplaced = 0           
Placement Density:78.73%(21897/27811)
Placement Density (including fixed std cells):78.73%(21897/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1817.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1817.92 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 162  Num Prerouted Wires = 6064
[NR-eGR] Read 5449 nets ( ignored 162 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5287
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5287 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.362421e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             4  21753 
[NR-eGR]  Metal2   (2V)         33649  30409 
[NR-eGR]  Metal3   (3H)         43493   4096 
[NR-eGR]  Metal4   (4V)         15054   1244 
[NR-eGR]  Metal5   (5H)         12660    120 
[NR-eGR]  Metal6   (6V)          2595     12 
[NR-eGR]  Metal7   (7H)            21      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107495  57644 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85386um
[NR-eGR] Total length: 107495um, number of vias: 57644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1800.40 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 27778.950um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=161, i=0, icg=0, nicg=0, l=0, total=161
  misc counts      : r=1, pp=0
  cell areas       : b=367.992um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=367.992um^2
  hp wire lengths  : top=0.000um, trunk=1328.330um, leaf=3712.970um, total=5041.300um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX4: 123 CLKBUFX3: 25 CLKBUFX2: 1 BUFX2: 12 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for slow_delay:setup.late...
          Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.096um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.096um^2
      hp wire lengths  : top=0.000um, trunk=1450.830um, leaf=3629.130um, total=5079.960um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 11 
    Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:07:25 mem=1800.6M) ***
Total net bbox length = 8.538e+04 (4.648e+04 3.890e+04) (ext = 3.398e+03)
Move report: Detail placement moves 954 insts, mean move: 2.11 um, max move: 21.52 um 
	Max move on inst (FE_OFC1476_n_1921): (109.40, 148.58) --> (108.40, 169.10)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1803.7MB
Summary Report:
Instances move: 954 (out of 5378 movable)
Instances flipped: 0
Mean displacement: 2.11 um
Max displacement: 21.52 um (Instance: FE_OFC1476_n_1921) (109.4, 148.58) -> (108.4, 169.1)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.666e+04 (4.711e+04 3.956e+04) (ext = 3.400e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1803.7MB
*** Finished refinePlace (0:07:26 mem=1803.7M) ***
    ClockRefiner summary
    All clock instances: Moved 351, flipped 128 and cell swapped 0 (out of a total of 2235).
    The largest move was 5.11 um for datamem_data_ram_reg[1][8].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------------
    Movement (um)          Number of cells
    --------------------------------------
    [0.2,0.557778)                1
    [0.557778,0.915556)           5
    [0.915556,1.27333)            0
    [1.27333,1.63111)             0
    [1.63111,1.98889)             5
    [1.98889,2.34667)            11
    [2.34667,2.70444)             0
    [2.70444,3.06222)             2
    [3.06222,3.42)                2
    --------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (92.200,30.590)      (92.200,27.170)      CTS_ccl_a_buf_00406 (a lib_cell CLKBUFX4) at (92.200,27.170), in power domain auto-default
        3.42         (92.200,30.590)      (92.200,34.010)      CTS_ccl_a_buf_00426 (a lib_cell CLKBUFX4) at (92.200,34.010), in power domain auto-default
        2.8          (147.200,126.350)    (150.000,126.350)    CTS_ccl_a_buf_00332 (a lib_cell CLKBUFX4) at (150.000,126.350), in power domain auto-default
        2.8          (60.200,98.990)      (63.000,98.990)      CTS_ccl_a_buf_00430 (a lib_cell CLKBUFX4) at (63.000,98.990), in power domain auto-default
        2.2          (145.800,126.350)    (148.000,126.350)    CTS_ccl_a_buf_00428 (a lib_cell CLKBUFX4) at (148.000,126.350), in power domain auto-default
        2            (153.000,51.110)     (151.000,51.110)     CTS_ccl_a_buf_00403 (a lib_cell CLKBUFX4) at (151.000,51.110), in power domain auto-default
        2            (92.200,30.590)      (94.200,30.590)      CTS_ccl_a_buf_00405 (a lib_cell CLKBUFX4) at (94.200,30.590), in power domain auto-default
        2            (101.400,102.410)    (103.400,102.410)    CTS_ccl_a_buf_00427 (a lib_cell CLKBUFX4) at (103.400,102.410), in power domain auto-default
        2            (145.800,71.630)     (143.800,71.630)     CTS_ccl_a_buf_00425 (a lib_cell CLKBUFX4) at (143.800,71.630), in power domain auto-default
        2            (101.400,98.990)     (99.400,98.990)      CTS_ccl_a_buf_00433 (a lib_cell CLKBUFX4) at (99.400,98.990), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.096um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.096um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.232pF, leaf=0.977pF, total=1.210pF
      wire lengths     : top=0.000um, trunk=1671.778um, leaf=6458.323um, total=8130.101um
      hp wire lengths  : top=0.000um, trunk=1479.450um, leaf=3683.080um, total=5162.530um
    Clock DAG net violations after 'Clustering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=7, worst=[0.006ns, 0.005ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.017ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=35 avg=0.077ns sd=0.026ns min=0.029ns max=0.200ns {4 <= 0.060ns, 18 <= 0.080ns, 9 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.083ns max=0.106ns {0 <= 0.060ns, 0 <= 0.080ns, 45 <= 0.090ns, 47 <= 0.095ns, 24 <= 0.100ns} {6 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 11 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.891, max=0.960, avg=0.932, sd=0.016], skew [0.070 vs 0.102], 100% {0.891, 0.960} (wid=0.006 ws=0.003) (gid=0.956 gs=0.070)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.891, max=0.960, avg=0.932, sd=0.016], skew [0.070 vs 0.102], 100% {0.891, 0.960} (wid=0.006 ws=0.003) (gid=0.956 gs=0.070)
    Legalizer API calls during this step: 3846 succeeded with high effort: 3846 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       158 (unrouted=158, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 158 nets for routing of which 158 have one or more fixed wires.
(ccopt eGR): Start to route 158 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5445 nets ( ignored 5287 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 158 clock nets ( 158 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 158
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.888230e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.107110e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.247330e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.389260e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.531190e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.816760e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         34601  31270 
[NR-eGR]  Metal3   (3H)         42803   3616 
[NR-eGR]  Metal4   (4V)         14382   1244 
[NR-eGR]  Metal5   (5H)         12660    120 
[NR-eGR]  Metal6   (6V)          2595     12 
[NR-eGR]  Metal7   (7H)            21      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107080  58014 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86664um
[NR-eGR] Total length: 107080um, number of vias: 58014
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8270um, number of vias: 6123
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2392 
[NR-eGR]  Metal2   (2V)          3103  3089 
[NR-eGR]  Metal3   (3H)          3641   642 
[NR-eGR]  Metal4   (4V)          1526     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8270  6123 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5207um
[NR-eGR] Total length: 8270um, number of vias: 6123
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8270um, number of vias: 6123
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1800.82 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=158, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:07:26.1/0:20:53.8 (0.4), mem = 1800.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 7347
[NR-eGR] Read 5445 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5287
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5287 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.497340e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1800.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         34257  31201 
[NR-eGR]  Metal3   (3H)         43686   3902 
[NR-eGR]  Metal4   (4V)         15692   1136 
[NR-eGR]  Metal5   (5H)         12333    114 
[NR-eGR]  Metal6   (6V)          2436     17 
[NR-eGR]  Metal7   (7H)            42      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108464  58122 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86664um
[NR-eGR] Total length: 108464um, number of vias: 58122
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1800.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:07:26.3/0:20:54.0 (0.4), mem = 1800.8M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5378 and nets=5500 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1800.824M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=372.096um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.096um^2
    cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.976pF, total=1.209pF
    wire lengths     : top=0.000um, trunk=1671.778um, leaf=6458.323um, total=8130.101um
    hp wire lengths  : top=0.000um, trunk=1479.450um, leaf=3683.080um, total=5162.530um
  Clock DAG net violations after clustering cong repair call:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=6, worst=[0.006ns, 0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.016ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=35 avg=0.077ns sd=0.026ns min=0.029ns max=0.200ns {4 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=123 avg=0.092ns sd=0.005ns min=0.083ns max=0.106ns {0 <= 0.060ns, 0 <= 0.080ns, 44 <= 0.090ns, 47 <= 0.095ns, 26 <= 0.100ns} {5 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 146 CLKBUFX3: 11 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.893, max=0.959, avg=0.932, sd=0.015], skew [0.066 vs 0.102], 100% {0.893, 0.959} (wid=0.006 ws=0.003) (gid=0.955 gs=0.065)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.893, max=0.959, avg=0.932, sd=0.015], skew [0.066 vs 0.102], 100% {0.893, 0.959} (wid=0.006 ws=0.003) (gid=0.955 gs=0.065)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.236pF, leaf=0.975pF, total=1.211pF
      wire lengths     : top=0.000um, trunk=1699.783um, leaf=6447.653um, total=8147.436um
      hp wire lengths  : top=0.000um, trunk=1505.930um, leaf=3687.480um, total=5193.410um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=36 avg=0.076ns sd=0.026ns min=0.029ns max=0.200ns {5 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 48 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 9 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.236pF, leaf=0.975pF, total=1.211pF
      wire lengths     : top=0.000um, trunk=1699.783um, leaf=6447.653um, total=8147.436um
      hp wire lengths  : top=0.000um, trunk=1505.930um, leaf=3687.480um, total=5193.410um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=36 avg=0.076ns sd=0.026ns min=0.029ns max=0.200ns {5 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 48 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 9 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026, avg=0.933, sd=0.017], skew [0.133 vs 0.102*], 99.1% {0.893, 0.995} (wid=0.006 ws=0.003) (gid=1.021 gs=0.132)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026, avg=0.933, sd=0.017], skew [0.133 vs 0.102*], 99.1% {0.893, 0.995} (wid=0.006 ws=0.003) (gid=1.021 gs=0.132)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.236pF, leaf=0.975pF, total=1.211pF
      wire lengths     : top=0.000um, trunk=1699.783um, leaf=6447.653um, total=8147.436um
      hp wire lengths  : top=0.000um, trunk=1505.930um, leaf=3687.480um, total=5193.410um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=36 avg=0.076ns sd=0.026ns min=0.029ns max=0.200ns {5 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 48 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 9 BUFX2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.236pF, leaf=0.975pF, total=1.211pF
      wire lengths     : top=0.000um, trunk=1699.783um, leaf=6447.653um, total=8147.436um
      hp wire lengths  : top=0.000um, trunk=1505.930um, leaf=3687.480um, total=5193.410um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=36 avg=0.076ns sd=0.026ns min=0.029ns max=0.200ns {5 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 48 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 9 BUFX2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.236pF, leaf=0.975pF, total=1.211pF
      wire lengths     : top=0.000um, trunk=1699.783um, leaf=6447.653um, total=8147.436um
      hp wire lengths  : top=0.000um, trunk=1505.930um, leaf=3687.480um, total=5193.410um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=36 avg=0.076ns sd=0.026ns min=0.029ns max=0.200ns {5 <= 0.060ns, 18 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 48 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 9 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.893, max=1.026], skew [0.133 vs 0.102*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.976pF, total=1.210pF
      wire lengths     : top=0.000um, trunk=1684.063um, leaf=6452.403um, total=8136.466um
      hp wire lengths  : top=0.000um, trunk=1490.450um, leaf=3688.990um, total=5179.440um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=34 avg=0.079ns sd=0.024ns min=0.056ns max=0.200ns {3 <= 0.060ns, 18 <= 0.080ns, 6 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.006ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 47 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 149 CLKBUFX3: 8 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.814, max=0.880], skew [0.066 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.814, max=0.880], skew [0.066 vs 0.102]
    Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.780um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.780um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.232pF, leaf=0.975pF, total=1.206pF
      wire lengths     : top=0.000um, trunk=1669.273um, leaf=6446.809um, total=8116.082um
      hp wire lengths  : top=0.000um, trunk=1421.510um, leaf=3693.405um, total=5114.915um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=34 avg=0.077ns sd=0.026ns min=0.027ns max=0.200ns {4 <= 0.060ns, 18 <= 0.080ns, 8 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.006ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 47 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 148 CLKBUFX3: 9 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.752, max=0.808, avg=0.788, sd=0.013], skew [0.056 vs 0.102], 100% {0.752, 0.808} (wid=0.006 ws=0.003) (gid=0.804 gs=0.056)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.752, max=0.808, avg=0.788, sd=0.013], skew [0.056 vs 0.102], 100% {0.752, 0.808} (wid=0.006 ws=0.003) (gid=0.804 gs=0.056)
    Legalizer API calls during this step: 730 succeeded with high effort: 730 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.0 real=0:00:04.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=372.780um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=372.780um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.232pF, leaf=0.975pF, total=1.206pF
      wire lengths     : top=0.000um, trunk=1669.273um, leaf=6446.809um, total=8116.082um
      hp wire lengths  : top=0.000um, trunk=1421.510um, leaf=3693.405um, total=5114.915um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=34 avg=0.077ns sd=0.026ns min=0.027ns max=0.200ns {4 <= 0.060ns, 18 <= 0.080ns, 8 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.006ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 47 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 148 CLKBUFX3: 9 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.752, max=0.808], skew [0.056 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.752, max=0.808], skew [0.056 vs 0.102]
    Legalizer API calls during this step: 128 succeeded with high effort: 128 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Legalizer API calls during this step: 676 succeeded with high effort: 676 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847, avg=0.825, sd=0.012], skew [0.062 vs 0.102], 100% {0.785, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.062)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847, avg=0.825, sd=0.012], skew [0.062 vs 0.102], 100% {0.785, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.062)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 159 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
          wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
          hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
          wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
          hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
          wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
          hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
    wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
    hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
          wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
          hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847], skew [0.062 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 46 <= 0.090ns, 48 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847, avg=0.825, sd=0.012], skew [0.062 vs 0.102], 100% {0.785, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.062)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.785, max=0.847, avg=0.825, sd=0.012], skew [0.062 vs 0.102], 100% {0.785, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.062)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
    wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
    hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 49 <= 0.095ns, 29 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847], skew [0.064 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847], skew [0.064 vs 0.102]
  Merging balancing drivers for power...
    Tried: 159 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 49 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847], skew [0.064 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847], skew [0.064 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.975pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1682.464um, leaf=6446.719um, total=8129.183um
      hp wire lengths  : top=0.000um, trunk=1430.060um, leaf=3693.405um, total=5123.465um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=34 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 45 <= 0.090ns, 49 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847, avg=0.825, sd=0.013], skew [0.064 vs 0.102], 100% {0.783, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.063)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.783, max=0.847, avg=0.825, sd=0.013], skew [0.064 vs 0.102], 100% {0.783, 0.847} (wid=0.006 ws=0.003) (gid=0.842 gs=0.063)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1067 succeeded with high effort: 1067 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2198 succeeded with high effort: 2198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 984 succeeded with high effort: 984 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2198 succeeded with high effort: 2198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.0 real=0:00:00.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.964pF, total=1.179pF
      wire lengths     : top=0.000um, trunk=1537.258um, leaf=6370.758um, total=7908.016um
      hp wire lengths  : top=0.000um, trunk=1334.260um, leaf=3723.140um, total=5057.400um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=34 avg=0.083ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 14 <= 0.090ns, 5 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.099ns {0 <= 0.060ns, 1 <= 0.080ns, 51 <= 0.090ns, 50 <= 0.095ns, 22 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 28 BUFX2: 5 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.774, max=0.830, avg=0.806, sd=0.011], skew [0.056 vs 0.102], 100% {0.774, 0.830} (wid=0.006 ws=0.003) (gid=0.825 gs=0.055)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.774, max=0.830, avg=0.806, sd=0.011], skew [0.056 vs 0.102], 100% {0.774, 0.830} (wid=0.006 ws=0.003) (gid=0.825 gs=0.055)
    Legalizer API calls during this step: 6447 succeeded with high effort: 6447 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.1 real=0:00:03.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.497pF fall=0.440pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.496pF fall=0.439pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.964pF, total=1.181pF
      wire lengths     : top=0.000um, trunk=1549.013um, leaf=6370.368um, total=7919.381um
      hp wire lengths  : top=0.000um, trunk=1335.970um, leaf=3723.140um, total=5059.110um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=34 avg=0.090ns sd=0.023ns min=0.029ns max=0.200ns {1 <= 0.060ns, 4 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 10 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 49 <= 0.095ns, 24 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.787, max=0.845, avg=0.818, sd=0.013], skew [0.057 vs 0.102], 100% {0.787, 0.845} (wid=0.006 ws=0.003) (gid=0.839 gs=0.055)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.787, max=0.845, avg=0.818, sd=0.013], skew [0.057 vs 0.102], 100% {0.787, 0.845} (wid=0.006 ws=0.003) (gid=0.839 gs=0.055)
    Legalizer API calls during this step: 333 succeeded with high effort: 333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.964pF, total=1.181pF
      wire lengths     : top=0.000um, trunk=1549.013um, leaf=6370.368um, total=7919.381um
      hp wire lengths  : top=0.000um, trunk=1335.970um, leaf=3723.140um, total=5059.110um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=34 avg=0.090ns sd=0.023ns min=0.029ns max=0.200ns {1 <= 0.060ns, 4 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 10 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 49 <= 0.095ns, 24 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.787, max=0.845, avg=0.818, sd=0.013], skew [0.057 vs 0.102], 100% {0.787, 0.845} (wid=0.006 ws=0.003) (gid=0.839 gs=0.055)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.787, max=0.845, avg=0.818, sd=0.013], skew [0.057 vs 0.102], 100% {0.787, 0.845} (wid=0.006 ws=0.003) (gid=0.839 gs=0.055)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=14, computed=143, moveTooSmall=346, resolved=0, predictFail=41, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=123, ignoredLeafDriver=0, worse=229, accepted=18
        Max accepted move=13.640um, total accepted move=117.320um, average move=6.518um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=17, computed=140, moveTooSmall=365, resolved=0, predictFail=49, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=140, ignoredLeafDriver=0, worse=250, accepted=4
        Max accepted move=7.130um, total accepted move=19.880um, average move=4.970um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=18, computed=139, moveTooSmall=364, resolved=0, predictFail=46, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=135, ignoredLeafDriver=0, worse=260, accepted=2
        Max accepted move=2.200um, total accepted move=3.910um, average move=1.955um
        Legalizer API calls during this step: 1325 succeeded with high effort: 1325 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 165 succeeded with high effort: 165 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=147, computed=10, moveTooSmall=239, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 773 succeeded with high effort: 773 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=0, computed=157, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=157, accepted=5
        Max accepted move=1.200um, total accepted move=2.800um, average move=0.560um
        Move for wirelength. considered=158, filtered=158, permitted=157, cannotCompute=151, computed=6, moveTooSmall=0, resolved=0, predictFail=250, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.964pF, total=1.173pF
        wire lengths     : top=0.000um, trunk=1496.713um, leaf=6369.493um, total=7866.206um
        hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 11 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 49 <= 0.090ns, 52 <= 0.095ns, 22 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.834, avg=0.811, sd=0.010], skew [0.044 vs 0.102], 100% {0.790, 0.834} (wid=0.006 ws=0.003) (gid=0.829 gs=0.042)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.834, avg=0.811, sd=0.010], skew [0.044 vs 0.102], 100% {0.790, 0.834} (wid=0.006 ws=0.003) (gid=0.829 gs=0.042)
      Legalizer API calls during this step: 2607 succeeded with high effort: 2607 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:01.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 159 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 157 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.964pF, total=1.173pF
      wire lengths     : top=0.000um, trunk=1496.713um, leaf=6369.493um, total=7866.206um
      hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 11 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.091ns sd=0.004ns min=0.075ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 49 <= 0.090ns, 52 <= 0.095ns, 22 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.834, avg=0.811, sd=0.010], skew [0.044 vs 0.102], 100% {0.790, 0.834} (wid=0.006 ws=0.003) (gid=0.829 gs=0.042)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.834, avg=0.811, sd=0.010], skew [0.044 vs 0.102], 100% {0.790, 0.834} (wid=0.006 ws=0.003) (gid=0.829 gs=0.042)
    Legalizer API calls during this step: 2607 succeeded with high effort: 2607 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.2)
  Total capacitance is (rise=1.669pF fall=1.612pF), of which (rise=1.173pF fall=1.173pF) is wire, and (rise=0.496pF fall=0.439pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.7 real=0:00:04.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 157 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:07:34 mem=1801.0M) ***
Total net bbox length = 8.658e+04 (4.706e+04 3.952e+04) (ext = 3.461e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1801.0MB
Summary Report:
Instances move: 0 (out of 5378 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.658e+04 (4.706e+04 3.952e+04) (ext = 3.461e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1801.0MB
*** Finished refinePlace (0:07:34 mem=1801.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2235).
  Restoring pStatusCts on 157 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:05.9 real=0:00:05.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       158 (unrouted=158, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 158 nets for routing of which 158 have one or more fixed wires.
(ccopt eGR): Start to route 158 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5445 nets ( ignored 5287 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 158 clock nets ( 158 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 158
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.720650e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.026740e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.305470e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.584200e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.862930e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.440910e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         34245  31218 
[NR-eGR]  Metal3   (3H)         43587   3911 
[NR-eGR]  Metal4   (4V)         15624   1136 
[NR-eGR]  Metal5   (5H)         12333    114 
[NR-eGR]  Metal6   (6V)          2436     17 
[NR-eGR]  Metal7   (7H)            42      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108285  58148 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86580um
[NR-eGR] Total length: 108285um, number of vias: 58148
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8091um, number of vias: 6149
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2392 
[NR-eGR]  Metal2   (2V)          3092  3106 
[NR-eGR]  Metal3   (3H)          3542   651 
[NR-eGR]  Metal4   (4V)          1457     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8091  6149 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5123um
[NR-eGR] Total length: 8091um, number of vias: 6149
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8091um, number of vias: 6149
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1801.04 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=158, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5378 and nets=5500 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1801.035M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.214pF, leaf=1.012pF, total=1.226pF
          wire lengths     : top=0.000um, trunk=1518.740um, leaf=6572.400um, total=8091.140um
          hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=19, worst=[0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.049ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=34 avg=0.090ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 10 <= 0.095ns, 4 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.005ns min=0.078ns max=0.108ns {0 <= 0.060ns, 1 <= 0.080ns, 28 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns} {12 <= 0.105ns, 3 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837, avg=0.814, sd=0.011], skew [0.045 vs 0.102], 100% {0.792, 0.837} (wid=0.006 ws=0.004) (gid=0.832 gs=0.043)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837, avg=0.814, sd=0.011], skew [0.045 vs 0.102], 100% {0.792, 0.837} (wid=0.006 ws=0.004) (gid=0.832 gs=0.043)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         4
            Processed:             4
            Moved (slew improved): 0
            Moved (slew fixed):    1
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
            cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.214pF, leaf=1.012pF, total=1.226pF
            wire lengths     : top=0.000um, trunk=1518.740um, leaf=6572.400um, total=8091.140um
            hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=18, worst=[0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=34 avg=0.090ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.005ns min=0.078ns max=0.108ns {0 <= 0.060ns, 1 <= 0.080ns, 28 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns} {12 <= 0.105ns, 3 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837], skew [0.045 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837], skew [0.045 vs 0.102]
          Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 19 long paths. The largest offset applied was 0.001ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------
            Skew Group      Num.     Num.       Offset        Max        Previous Max.    Current Max.
                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------
            clk/sdc_cons    2078       19         0.914%      0.001ns       0.837ns         0.836ns
            ------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        1
              0.000      and above     18
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 150, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=358.758um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=358.758um^2
            cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.214pF, leaf=1.012pF, total=1.226pF
            wire lengths     : top=0.000um, trunk=1518.740um, leaf=6572.400um, total=8091.140um
            hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=18, worst=[0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.047ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=34 avg=0.090ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.005ns min=0.078ns max=0.108ns {0 <= 0.060ns, 1 <= 0.080ns, 28 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns} {12 <= 0.105ns, 3 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 117 CLKBUFX3: 30 CLKBUFX2: 3 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837], skew [0.045 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.837], skew [0.045 vs 0.102]
          Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 158, tested: 158, violation detected: 19, violation ignored (due to small violation): 9, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 6
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              1 [11.1%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          leaf               8 [88.9%]            5 (62.5%)            0            0                    5 (62.5%)            3 (37.5%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              9 [100.0%]           6 (66.7%)            0            0                    6 (66.7%)            3 (33.3%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 2.052um^2 (0.572%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
            misc counts      : r=1, pp=0
            cell areas       : b=360.810um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.810um^2
            cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.214pF, leaf=1.012pF, total=1.226pF
            wire lengths     : top=0.000um, trunk=1518.740um, leaf=6572.400um, total=8091.140um
            hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.017ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=124 avg=0.093ns sd=0.005ns min=0.077ns max=0.104ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 53 <= 0.095ns, 27 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 122 CLKBUFX3: 26 CLKBUFX2: 3 BUFX2: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.837], skew [0.063 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.837], skew [0.063 vs 0.102]
          Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=12, unsuccessful=0, alreadyClose=0, noImprovementFound=12, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
          misc counts      : r=1, pp=0
          cell areas       : b=360.810um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.810um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.214pF, leaf=1.012pF, total=1.226pF
          wire lengths     : top=0.000um, trunk=1520.240um, leaf=6572.400um, total=8092.640um
          hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3727.850um, total=5050.760um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.017ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.029ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.093ns sd=0.005ns min=0.077ns max=0.104ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 53 <= 0.095ns, 27 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 122 CLKBUFX3: 26 CLKBUFX2: 3 BUFX2: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.837, avg=0.814, sd=0.011], skew [0.063 vs 0.102], 100% {0.773, 0.837} (wid=0.006 ws=0.004) (gid=0.832 gs=0.064)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.773, max=0.837, avg=0.814, sd=0.011], skew [0.063 vs 0.102], 100% {0.773, 0.837} (wid=0.006 ws=0.004) (gid=0.832 gs=0.064)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 157 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:35 mem=1801.2M) ***
Total net bbox length = 8.658e+04 (4.706e+04 3.952e+04) (ext = 3.461e+03)
Move report: Detail placement moves 325 insts, mean move: 1.70 um, max move: 25.08 um 
	Max move on inst (FE_OFC1781_n_1758): (146.20, 66.50) --> (157.60, 80.18)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1804.3MB
Summary Report:
Instances move: 325 (out of 5378 movable)
Instances flipped: 0
Mean displacement: 1.70 um
Max displacement: 25.08 um (Instance: FE_OFC1781_n_1758) (146.2, 66.5) -> (157.6, 80.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.706e+04 (4.733e+04 3.973e+04) (ext = 3.461e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1804.3MB
*** Finished refinePlace (0:07:35 mem=1804.3M) ***
  ClockRefiner summary
  All clock instances: Moved 61, flipped 1 and cell swapped 0 (out of a total of 2235).
  The largest move was 2.51 um for datamem_data_ram_reg[61][11].
  Restoring pStatusCts on 157 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=158, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 158 nets for routing of which 158 have one or more fixed wires.
(ccopt eGR): Start to route 158 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5445 nets ( ignored 5287 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 158 clock nets ( 158 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 158
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.725780e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.033580e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.312310e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.591040e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.869770e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.447750e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         34236  31220 
[NR-eGR]  Metal3   (3H)         43594   3917 
[NR-eGR]  Metal4   (4V)         15634   1136 
[NR-eGR]  Metal5   (5H)         12333    114 
[NR-eGR]  Metal6   (6V)          2436     17 
[NR-eGR]  Metal7   (7H)            42      4 
[NR-eGR]  Metal8   (8V)            14      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108293  58156 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87062um
[NR-eGR] Total length: 108293um, number of vias: 58156
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8099um, number of vias: 6157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2392 
[NR-eGR]  Metal2   (2V)          3082  3108 
[NR-eGR]  Metal3   (3H)          3549   657 
[NR-eGR]  Metal4   (4V)          1468     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8099  6157 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5125um
[NR-eGR] Total length: 8099um, number of vias: 6157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8099um, number of vias: 6157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1801.30 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 158 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/05 19:33:14, mem=1504.7M)

globalDetailRoute

#Start globalDetailRoute on Wed Feb  5 19:33:14 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5500)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 8099 um.
#Total half perimeter of net bounding box = 5237 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3082 um.
#Total wire length on LAYER Metal3 = 3549 um.
#Total wire length on LAYER Metal4 = 1468 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6157
#Up-Via Summary (total 6157):
#           
#-----------------------
# Metal1           2392
# Metal2           3108
# Metal3            657
#-----------------------
#                  6157 
#
#Start routing data preparation on Wed Feb  5 19:33:14 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5464 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1509.04 (MB), peak = 1671.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1513.60 (MB), peak = 1671.28 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       21 ( 0         pin),     34 ( 1         pin),   2558 ( 2         pin),
#     2104 ( 3         pin),     98 ( 4         pin),     84 ( 5         pin),
#       29 ( 6         pin),     10 ( 7         pin),     19 ( 8         pin),
#      279 ( 9         pin),    147 (10-19      pin),     20 (20-29      pin),
#       67 (30-39      pin),     14 (40-49      pin),      6 (50-59      pin),
#        5 (60-69      pin),      5 (70-79      pin),      0 (>=2000     pin).
#Total: 5500 nets, 158 fully global routed, 158 clocks, 158 nets have extra space,
#       158 nets have layer range, 158 nets have weight,
#       158 nets have avoid detour, 158 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      158 ( 2.9%)
#
#Nets in 1 priority group:
#  clock:      158 ( 2.9%)
#
#158 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2392( 23%)
#Metal2        0    3054    3054( 38%)    7555( 71%)
#Metal3     3576       0    3576( 44%)     657(  6%)
#Metal4        0    1467    1467( 18%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3576    4522    8099         10604      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    2392( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3632    3632( 43%)    3547( 56%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3479       0    3479( 41%)     409(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1356    1356( 16%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3480    4989    8469          6348             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.01 (MB)
#Total memory = 1515.38 (MB)
#Peak memory = 1671.28 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1585
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1585 (100.0%)
#  Total number of shifted segments     =   96 (  6.1%)
#  Average movement of shifted segments =    5.16 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 7760 um.
#Total half perimeter of net bounding box = 5237 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2924 um.
#Total wire length on LAYER Metal3 = 3480 um.
#Total wire length on LAYER Metal4 = 1357 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6348
#Up-Via Summary (total 6348):
#           
#-----------------------
# Metal1           2392
# Metal2           3547
# Metal3            409
#-----------------------
#                  6348 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.33 (MB)
#Total memory = 1513.58 (MB)
#Peak memory = 1671.28 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1513.13 (MB), peak = 1671.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 8774 um.
#Total half perimeter of net bounding box = 5237 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2011 um.
#Total wire length on LAYER Metal3 = 4414 um.
#Total wire length on LAYER Metal4 = 2349 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5855
#Up-Via Summary (total 5855):
#           
#-----------------------
# Metal1           2395
# Metal2           2291
# Metal3           1169
#-----------------------
#                  5855 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.45 (MB)
#Total memory = 1513.13 (MB)
#Peak memory = 1671.28 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.45 (MB)
#Total memory = 1513.13 (MB)
#Peak memory = 1671.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.73 (MB)
#Total memory = 1506.44 (MB)
#Peak memory = 1671.28 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb  5 19:33:21 2025
#
% End globalDetailRoute (date=02/05 19:33:21, total cpu=0:00:07.2, real=0:00:07.0, peak res=1506.1M, current mem=1506.1M)
        NanoRoute done. (took cpu=0:00:07.2 real=0:00:07.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 158 net(s)
Set FIXED placed status on 157 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1806.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 6129
[NR-eGR] Read 5445 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5287
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5287 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.550692e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         7( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21745 
[NR-eGR]  Metal2   (2V)         33718  30564 
[NR-eGR]  Metal3   (3H)         43560   4327 
[NR-eGR]  Metal4   (4V)         15882   1342 
[NR-eGR]  Metal5   (5H)         13533    147 
[NR-eGR]  Metal6   (6V)          2652     14 
[NR-eGR]  Metal7   (7H)            93      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       109468  58149 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87062um
[NR-eGR] Total length: 109468um, number of vias: 58149
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1806.52 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=158, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.7 real=0:00:07.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5378 and nets=5500 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1806.516M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=360.810um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=360.810um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
    wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
    hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=21, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.082ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.095ns sd=0.006ns min=0.076ns max=0.110ns {0 <= 0.060ns, 1 <= 0.080ns, 21 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {15 <= 0.105ns, 6 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 122 CLKBUFX3: 26 CLKBUFX2: 3 BUFX2: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.836, avg=0.812, sd=0.010], skew [0.066 vs 0.102], 100% {0.770, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.066)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.770, max=0.836, avg=0.812, sd=0.010], skew [0.066 vs 0.102], 100% {0.770, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.066)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.9 real=0:00:07.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 158, tested: 158, violation detected: 22, violation ignored (due to small violation): 0, cannot run: 1, attempted: 21, unsuccessful: 0, sized: 3
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              0                    0                   0            0                    0                   0
      leaf              21 [100.0%]           3 (14.3%)           0            0                    3 (14.3%)          18 (85.7%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             21 [100.0%]           3 (14.3%)           0            0                    3 (14.3%)          18 (85.7%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 1.026um^2 (0.284%)
      Max. move: 0.200um (CTS_csf_buf_00438), Min. move: 0.000um, Avg. move: 0.009um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
        wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
        hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836], skew [0.065 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836], skew [0.065 vs 0.102]
      Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 158, tested: 158, violation detected: 19, violation ignored (due to small violation): 0, cannot run: 1, attempted: 18, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
        wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
        hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836], skew [0.065 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836], skew [0.065 vs 0.102]
      Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 158, nets tested: 158, nets violation detected: 19, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 19, nets unsuccessful: 19, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      misc counts      : r=1, pp=0
      cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
      wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
      hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
        misc counts      : r=1, pp=0
        cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
        wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
        hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 157 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:44 mem=1806.8M) ***
Total net bbox length = 8.706e+04 (4.733e+04 3.973e+04) (ext = 3.461e+03)
Move report: Detail placement moves 3 insts, mean move: 1.10 um, max move: 2.91 um 
	Max move on inst (g7457__2398): (29.40, 35.72) --> (28.20, 34.01)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1809.8MB
Summary Report:
Instances move: 3 (out of 5378 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 2.91 um (Instance: g7457__2398) (29.4, 35.72) -> (28.2, 34.01)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.707e+04 (4.733e+04 3.974e+04) (ext = 3.461e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1809.8MB
*** Finished refinePlace (0:07:44 mem=1809.8M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2235).
    Restoring pStatusCts on 157 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       158 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=158, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5342 (unrouted=55, trialRouted=5287, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
    misc counts      : r=1, pp=0
    cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
    wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
    hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        157     361.836       0.060
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            157     361.836       0.060
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1538.100
  Leaf      7236.090
  Total     8774.190
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1322.910
  Leaf        3729.955
  Total       5052.865
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.060    0.213    0.273
  Leaf     0.437    1.050    1.487
  Total    0.497    1.263    1.760
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  Remaining Transition    ns        18       0.004       0.003      0.070    [0.010, 0.009, 0.009, 0.008, 0.006, 0.005, 0.003, 0.003, 0.003, 0.003, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       34      0.089       0.024      0.027    0.200    {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns}      {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100      124      0.094       0.006      0.075    0.110    {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns}    {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     124      296.856
  CLKBUFX3    buffer      25       51.300
  CLKBUFX2    buffer       3        5.130
  BUFX2       buffer       5        8.550
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.771     0.836     0.065       0.102         0.003           0.001           0.812        0.011     100% {0.771, 0.836}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.771     0.836     0.065       0.102         0.003           0.001           0.812        0.011     100% {0.771, 0.836}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 345 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
  -----------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  CTS_ccl_buf_00436/A
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  clk
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[37][6]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[37][8]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[37][10]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[37][14]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[37][15]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[38][6]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[39][6]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  CTS_ccl_a_buf_00344/Y
  -----------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view wc
   - Root pin clk of SDC clock clk in view bc

Setting all clocks to propagated mode.
sdc_cons
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
  misc counts      : r=1, pp=0
  cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
  cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.213pF, leaf=1.050pF, total=1.263pF
  wire lengths     : top=0.000um, trunk=1538.100um, leaf=7236.090um, total=8774.190um
  hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3729.955um, total=5052.865um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Remaining Transition : {count=18, worst=[0.010ns, 0.009ns, 0.009ns, 0.008ns, 0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.070ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=34 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.090ns, 11 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.006ns min=0.075ns max=0.110ns {0 <= 0.060ns, 2 <= 0.080ns, 23 <= 0.090ns, 43 <= 0.095ns, 38 <= 0.100ns} {13 <= 0.105ns, 5 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.771, max=0.836, avg=0.812, sd=0.011], skew [0.065 vs 0.102], 100% {0.771, 0.836} (wid=0.006 ws=0.003) (gid=0.831 gs=0.065)
Logging CTS constraint violations...
  Clock tree clk has 19 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (94.900,182.590), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00344 (a lib_cell CLKBUFX4) at (29.600,40.850), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00344/Y with a slew time target of 0.100ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00320 (a lib_cell CLKBUFX4) at (119.600,100.700), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00320/Y with a slew time target of 0.100ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00345 (a lib_cell CLKBUFX4) at (25.200,30.590), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00345/Y with a slew time target of 0.100ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00351 (a lib_cell CLKBUFX4) at (84.400,155.420), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00351/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00307 (a lib_cell CLKBUFX4) at (56.000,16.910), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00307/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00343 (a lib_cell CLKBUFX4) at (26.800,23.750), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00343/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00333 (a lib_cell CLKBUFX4) at (47.000,27.170), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00333/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00376 (a lib_cell CLKBUFX4) at (68.600,75.050), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00376/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00353 (a lib_cell CLKBUFX4) at (99.400,167.390), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00353/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00375 (a lib_cell CLKBUFX4) at (89.000,95.570), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00375/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00362 (a lib_cell CLKBUFX4) at (101.400,167.390), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00362/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00342 (a lib_cell CLKBUFX4) at (27.200,68.210), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00342/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00347 (a lib_cell CLKBUFX4) at (43.000,85.310), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00347/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00370 (a lib_cell CLKBUFX4) at (77.600,102.410), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00370/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00317 (a lib_cell CLKBUFX4) at (55.000,34.010), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00317/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00348 (a lib_cell CLKBUFX4) at (96.200,102.410), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00348/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00354 (a lib_cell CLKBUFX4) at (81.000,153.710), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00354/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00298 (a lib_cell CLKBUFX4) at (167.000,51.110), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00298/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:21.1 real=0:00:21.1)
Runtime Summary
===============
Clock Runtime:  (55%) Core CTS          11.73 (Init 0.73, Construction 3.17, Implementation 5.84, eGRPC 0.68, PostConditioning 0.78, Other 0.53)
Clock Runtime:  (40%) CTS services       8.56 (RefinePlace 0.55, EarlyGlobalClock 0.50, NanoRoute 7.22, ExtractRC 0.29, TimingAnalysis 0.00)
Clock Runtime:   (3%) Other CTS          0.79 (Init 0.29, CongRepair/EGR-DP 0.40, TimingUpdate 0.11, Other 0.00)
Clock Runtime: (100%) Total             21.09

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1520.9M, totSessionCpu=0:07:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #3 [begin] : totSession cpu/real = 0:07:44.0/0:21:11.7 (0.4), mem = 1817.0M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1527.5M, totSessionCpu=0:07:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1815.0M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1824.53)
Total number of fetched objects 5445
End delay calculation. (MEM=1840.21 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1840.21 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:46 mem=1840.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.071  |  5.071  |  7.318  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    117 (234)     |   -0.818   |    117 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1533.7M, totSessionCpu=0:07:46 **
*** InitOpt #3 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:45.9/0:21:13.6 (0.4), mem = 1805.5M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:07:46.0/0:21:13.7 (0.4), mem = 1809.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.0), totSession cpu/real = 0:07:46.6/0:21:14.3 (0.4), mem = 2001.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2001.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.8M) ***
*** Starting optimizing excluded clock nets MEM= 2001.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:07:46.6/0:21:14.3 (0.4), mem = 2001.8M
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:07:47.5/0:21:15.1 (0.4), mem = 1908.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:07:47.5/0:21:15.2 (0.4), mem = 1908.8M
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   205|   422|    -0.87|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 78.71%|          |         |
|    98|   196|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|     177|       0|      39| 79.81%| 0:00:01.0|  1999.3M|
|    20|    40|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|       7|       0|      91| 80.02%| 0:00:00.0|  2007.3M|
|     6|    12|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|       9|       0|      11| 80.07%| 0:00:00.0|  2007.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2007.3M) ***

*** Starting refinePlace (0:07:50 mem=2004.3M) ***
Total net bbox length = 8.735e+04 (4.742e+04 3.993e+04) (ext = 3.461e+03)
Move report: Detail placement moves 791 insts, mean move: 5.81 um, max move: 48.82 um 
	Max move on inst (FE_OFC359_n_354): (111.80, 124.64) --> (157.20, 121.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2007.3MB
Summary Report:
Instances move: 791 (out of 5414 movable)
Instances flipped: 0
Mean displacement: 5.81 um
Max displacement: 48.82 um (Instance: FE_OFC359_n_354) (111.8, 124.64) -> (157.2, 121.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.149e+04 (4.989e+04 4.159e+04) (ext = 3.452e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2007.3MB
*** Finished refinePlace (0:07:50 mem=2007.3M) ***
*** maximum move = 48.82 um ***
*** Finished re-routing un-routed nets (2004.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2004.3M) ***
*** DrvOpt #10 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:07:50.2/0:21:17.9 (0.4), mem = 1919.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1628.2M, totSessionCpu=0:07:50 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:07:50.2/0:21:17.9 (0.4), mem = 1919.2M
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
*info: 158 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   80.07%|   0:00:00.0| 1976.5M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1976.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1976.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:51.6/0:21:19.3 (0.4), mem = 1917.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:07:51.7/0:21:19.4 (0.4), mem = 1972.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 80.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.07%|        -|   0.100|   0.000|   0:00:00.0| 1976.6M|
|   80.07%|        0|   0.100|   0.000|   0:00:00.0| 1976.6M|
|   80.07%|        0|   0.100|   0.000|   0:00:00.0| 1976.6M|
|   77.75%|      377|   0.100|   0.000|   0:00:01.0| 2001.2M|
|   77.69%|       30|   0.100|   0.000|   0:00:00.0| 2001.2M|
|   77.69%|        0|   0.100|   0.000|   0:00:00.0| 2001.2M|
|   77.69%|        0|   0.100|   0.000|   0:00:00.0| 2001.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:07:53.7/0:21:21.4 (0.4), mem = 2001.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1920.16M, totSessionCpu=0:07:54).
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:07:53.8/0:21:21.5 (0.4), mem = 1920.2M
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    41|    87|    -1.00|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 77.69%|          |         |
|    23|    46|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|      39|       0|      17| 77.91%| 0:00:00.0|  2011.1M|
|    10|    20|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|      10|       0|      13| 77.99%| 0:00:00.0|  2011.1M|
|     7|    14|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.07|     0.00|       7|       0|       3| 78.03%| 0:00:00.0|  2011.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2011.1M) ***

*** Starting refinePlace (0:07:55 mem=2007.1M) ***
Total net bbox length = 8.758e+04 (4.788e+04 3.969e+04) (ext = 3.452e+03)
Move report: Detail placement moves 98 insts, mean move: 6.16 um, max move: 22.32 um 
	Max move on inst (FE_OFC2111_n_1835): (146.60, 49.40) --> (148.40, 28.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2010.2MB
Summary Report:
Instances move: 98 (out of 5093 movable)
Instances flipped: 0
Mean displacement: 6.16 um
Max displacement: 22.32 um (Instance: FE_OFC2111_n_1835) (146.6, 49.4) -> (148.4, 28.88)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.820e+04 (4.824e+04 3.996e+04) (ext = 3.452e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2010.2MB
*** Finished refinePlace (0:07:55 mem=2010.2M) ***
*** maximum move = 22.32 um ***
*** Finished re-routing un-routed nets (2007.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2007.2M) ***
*** DrvOpt #11 [finish] : cpu/real = 0:00:01.9/0:00:01.8 (1.0), totSession cpu/real = 0:07:55.6/0:21:23.3 (0.4), mem = 1924.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1924.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.071  |  5.071  |  7.352  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     11 (24)      |   -0.412   |     11 (24)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.034%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1626.7M, totSessionCpu=0:07:56 **
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:07:55.9/0:21:23.6 (0.4), mem = 1975.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.03%|        -|   0.000|   0.000|   0:00:00.0| 1981.5M|
|   77.52%|      126|   0.000|   0.000|   0:00:07.0| 2071.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.52
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** AreaOpt #8 [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:08:04.0/0:21:31.7 (0.4), mem = 2071.0M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1948.88M, totSessionCpu=0:08:04).
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 0:08:04.0/0:21:31.7 (0.4), mem = 2006.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.52
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.52%|        -|   0.078|   0.000|   0:00:00.0| 2006.1M|
|   77.52%|        0|   0.078|   0.000|   0:00:00.0| 2006.1M|
|   77.52%|        0|   0.078|   0.000|   0:00:00.0| 2006.1M|
|   77.50%|        3|   0.078|   0.000|   0:00:01.0| 2029.7M|
|   77.47%|       11|   0.078|   0.000|   0:00:00.0| 2029.7M|
|   77.47%|        0|   0.078|   0.000|   0:00:00.0| 2029.7M|
|   77.47%|        0|   0.078|   0.000|   0:00:00.0| 2029.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.47
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:08:05 mem=2029.7M) ***
Total net bbox length = 8.636e+04 (4.708e+04 3.928e+04) (ext = 3.465e+03)
Move report: Detail placement moves 92 insts, mean move: 3.52 um, max move: 16.60 um 
	Max move on inst (FE_OFC2179_n_1835): (146.60, 49.40) --> (130.00, 49.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2032.8MB
Summary Report:
Instances move: 92 (out of 5007 movable)
Instances flipped: 0
Mean displacement: 3.52 um
Max displacement: 16.60 um (Instance: FE_OFC2179_n_1835) (146.6, 49.4) -> (130, 49.4)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.659e+04 (4.717e+04 3.942e+04) (ext = 3.476e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2032.8MB
*** Finished refinePlace (0:08:05 mem=2032.8M) ***
*** maximum move = 16.60 um ***
*** Finished re-routing un-routed nets (2029.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2029.8M) ***
*** AreaOpt #9 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:08:05.4/0:21:33.1 (0.4), mem = 2029.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1947.69M, totSessionCpu=0:08:05).
Starting local wire reclaim
*** Starting refinePlace (0:08:05 mem=1947.7M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 436.3689037620242743
Move report: Detail placement moves 1387 insts, mean move: 5.21 um, max move: 34.40 um 
	Max move on inst (FE_OFC1395_n_238): (66.40, 35.72) --> (66.60, 69.92)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1951.1MB
Summary Report:
Instances move: 1387 (out of 5007 movable)
Instances flipped: 0
Mean displacement: 5.21 um
Max displacement: 34.40 um (Instance: FE_OFC1395_n_238) (66.4, 35.72) -> (66.6, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1951.1MB
*** Finished refinePlace (0:08:08 mem=1951.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 6171
[NR-eGR] Read 5231 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5073
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5073 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.295902e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21317 
[NR-eGR]  Metal2   (2V)         34049  30069 
[NR-eGR]  Metal3   (3H)         42960   4121 
[NR-eGR]  Metal4   (4V)         14994   1221 
[NR-eGR]  Metal5   (5H)         12784     87 
[NR-eGR]  Metal6   (6V)          2026     14 
[NR-eGR]  Metal7   (7H)            35      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106876  56839 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 84377um
[NR-eGR] Total length: 106876um, number of vias: 56839
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1932.60 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5164 and nets=5282 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1932.602M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #5 [begin] : totSession cpu/real = 0:08:08.4/0:21:36.1 (0.4), mem = 1951.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:08:08.4/0:21:36.1 (0.4), mem = 1951.7M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1953.2)
Total number of fetched objects 5231
End delay calculation. (MEM=1960.08 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1960.08 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:08:09.3/0:21:37.0 (0.4), mem = 1960.1M
Info: 158 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   243|   529|    -0.87|     0|     0|     0.00|     0|     0|     0|     0|     5.09|     0.00|       0|       0|       0| 77.47%|          |         |
|    11|    22|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     5.09|     0.00|     206|       0|     109| 78.70%| 0:00:00.0|  2047.0M|
|     2|     4|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.09|     0.00|       3|       0|       7| 78.74%| 0:00:00.0|  2047.0M|
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.09|     0.00|       0|       0|       1| 78.74%| 0:00:00.0|  2047.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        158 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2047.0M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:08:10.9/0:21:38.6 (0.4), mem = 1950.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:08:11 mem=1950.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.048%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1950.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 503 insts, mean move: 4.21 um, max move: 32.60 um 
	Max move on inst (FE_OFC2379_n_1886): (144.20, 69.92) --> (176.80, 69.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1954.0MB
Summary Report:
Instances move: 503 (out of 5216 movable)
Instances flipped: 0
Mean displacement: 4.21 um
Max displacement: 32.60 um (Instance: FE_OFC2379_n_1886) (144.2, 69.92) -> (176.8, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1954.0MB
*** Finished refinePlace (0:08:11 mem=1954.0M) ***
Begin checking placement ... (start mem=1951.0M, init mem=1951.0M)
*info: Placed = 5373           (Fixed = 157)
*info: Unplaced = 0           
Placement Density:78.74%(21898/27811)
Placement Density (including fixed std cells):78.74%(21898/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1951.0M)
Register exp ratio and priority group on 0 nets on 5440 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5373 and nets=5491 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1935.629M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1951.17)
Total number of fetched objects 5440
End delay calculation. (MEM=1959.59 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1959.59 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:08:12 mem=1959.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 6171
[NR-eGR] Read 5440 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5282
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5282 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.530514e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1967.59 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1649.2M, totSessionCpu=0:08:12 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.091  |  5.091  |  7.266  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.738%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1651.5M, totSessionCpu=0:08:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-5046      162  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007       19  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 198 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:49.9/0:00:50.5 (1.0), totSession cpu/real = 0:08:12.8/0:21:41.1 (0.4), mem = 1952.0M
#% End ccopt_design (date=02/05 19:33:52, total cpu=0:00:49.9, real=0:00:51.0, peak res=1707.4M, current mem=1559.1M)
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> ccopt_design
#% Begin ccopt_design (date=02/05 19:34:12, mem=1559.2M)
*** ccopt_design #3 [begin] : totSession cpu/real = 0:08:18.1/0:22:01.6 (0.4), mem = 1874.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38.8
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_157' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_156' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_32' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_26' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_18' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_19' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 158 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1874.2M, init mem=1867.0M)
*info: Placed = 5373           (Fixed = 157)
*info: Unplaced = 0           
Placement Density:78.74%(21898/27811)
Placement Density (including fixed std cells):78.74%(21898/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1867.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1866.97 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 158  Num Prerouted Wires = 6171
[NR-eGR] Read 5440 nets ( ignored 158 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5282
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5282 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.530514e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21735 
[NR-eGR]  Metal2   (2V)         34024  30556 
[NR-eGR]  Metal3   (3H)         43025   4302 
[NR-eGR]  Metal4   (4V)         16045   1357 
[NR-eGR]  Metal5   (5H)         13934    111 
[NR-eGR]  Metal6   (6V)          2213     12 
[NR-eGR]  Metal7   (7H)            33      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       109304  58083 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86790um
[NR-eGR] Total length: 109304um, number of vias: 58083
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1851.46 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 27778.950um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
  misc counts      : r=1, pp=0
  cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
  hp wire lengths  : top=0.000um, trunk=1322.910um, leaf=3731.355um, total=5054.265um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX4: 124 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 5 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for slow_delay:setup.late...
          Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=383.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=383.040um^2
      hp wire lengths  : top=0.000um, trunk=1539.730um, leaf=3619.435um, total=5159.165um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 150 CLKBUFX3: 10 BUFX2: 2 
    Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:08:21 mem=1851.7M) ***
Total net bbox length = 8.686e+04 (4.724e+04 3.962e+04) (ext = 3.384e+03)
Move report: Detail placement moves 961 insts, mean move: 2.59 um, max move: 44.22 um 
	Max move on inst (FE_OFC2392_n_1855): (145.20, 66.50) --> (151.80, 28.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1854.7MB
Summary Report:
Instances move: 961 (out of 5378 movable)
Instances flipped: 0
Mean displacement: 2.59 um
Max displacement: 44.22 um (Instance: FE_OFC2392_n_1855) (145.2, 66.5) -> (151.8, 28.88)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.898e+04 (4.828e+04 4.070e+04) (ext = 3.381e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1854.7MB
*** Finished refinePlace (0:08:21 mem=1854.7M) ***
    ClockRefiner summary
    All clock instances: Moved 324, flipped 100 and cell swapped 0 (out of a total of 2240).
    The largest move was 4.51 um for datamem_data_ram_reg[47][26].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.522)             4
    [0.522,0.844)           3
    [0.844,1.166)           0
    [1.166,1.488)           4
    [1.488,1.81)            3
    [1.81,2.132)           10
    [2.132,2.454)           1
    [2.454,2.776)           1
    [2.776,3.098)           0
    [3.098,3.42)            2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (146.000,81.890)    (146.000,78.470)    CTS_ccl_a_buf_00693 (a lib_cell CLKBUFX4) at (146.000,78.470), in power domain auto-default
        3.42         (84.200,81.890)     (84.200,78.470)     CTS_ccl_a_buf_00697 (a lib_cell CLKBUFX4) at (84.200,78.470), in power domain auto-default
        2.6          (43.000,40.850)     (40.400,40.850)     CTS_ccl_a_buf_00687 (a lib_cell CLKBUFX4) at (40.400,40.850), in power domain auto-default
        2.4          (146.000,81.890)    (143.600,81.890)    CTS_ccl_a_buf_00690 (a lib_cell CLKBUFX4) at (143.600,81.890), in power domain auto-default
        2            (82.400,57.950)     (80.400,57.950)     CTS_ccl_a_buf_00670 (a lib_cell CLKBUFX4) at (80.400,57.950), in power domain auto-default
        2            (100.400,16.910)    (98.400,16.910)     CTS_ccl_a_buf_00665 (a lib_cell CLKBUFX4) at (98.400,16.910), in power domain auto-default
        2            (32.000,98.990)     (30.000,98.990)     CTS_ccl_a_buf_00691 (a lib_cell CLKBUFX4) at (30.000,98.990), in power domain auto-default
        2            (84.200,92.150)     (82.200,92.150)     CTS_ccl_a_buf_00688 (a lib_cell CLKBUFX4) at (82.200,92.150), in power domain auto-default
        2            (84.200,81.890)     (86.200,81.890)     CTS_ccl_a_buf_00696 (a lib_cell CLKBUFX4) at (86.200,81.890), in power domain auto-default
        2            (84.200,81.890)     (82.200,81.890)     CTS_ccl_a_buf_00695 (a lib_cell CLKBUFX4) at (82.200,81.890), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=383.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=383.040um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.248pF, leaf=0.981pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1784.354um, leaf=6487.115um, total=8271.469um
      hp wire lengths  : top=0.000um, trunk=1576.720um, leaf=3651.120um, total=5227.840um
    Clock DAG net violations after 'Clustering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=4, worst=[0.003ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=38 avg=0.075ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.092ns sd=0.004ns min=0.083ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 52 <= 0.095ns, 20 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 150 CLKBUFX3: 10 BUFX2: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.071, avg=1.020, sd=0.029], skew [0.102 vs 0.102*], 100% {0.969, 1.071} (wid=0.007 ws=0.003) (gid=1.064 gs=0.100)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.071, avg=1.020, sd=0.029], skew [0.102 vs 0.102*], 100% {0.969, 1.071} (wid=0.007 ws=0.003) (gid=1.064 gs=0.100)
    Legalizer API calls during this step: 3795 succeeded with high effort: 3795 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       163 (unrouted=163, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 163 nets for routing of which 163 have one or more fixed wires.
(ccopt eGR): Start to route 163 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5445 nets ( ignored 5282 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 163 clock nets ( 163 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 163
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 163 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.966890e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.226810e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.514090e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.801370e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.061290e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.596520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         35168  31410 
[NR-eGR]  Metal3   (3H)         42381   3712 
[NR-eGR]  Metal4   (4V)         15161   1357 
[NR-eGR]  Metal5   (5H)         13934    111 
[NR-eGR]  Metal6   (6V)          2213     12 
[NR-eGR]  Metal7   (7H)            33      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             5      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108920  58354 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88979um
[NR-eGR] Total length: 108920um, number of vias: 58354
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8390um, number of vias: 6126
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2402 
[NR-eGR]  Metal2   (2V)          3155  3145 
[NR-eGR]  Metal3   (3H)          3770   579 
[NR-eGR]  Metal4   (4V)          1465     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8390  6126 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5272um
[NR-eGR] Total length: 8390um, number of vias: 6126
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8390um, number of vias: 6126
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1849.93 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       163 (unrouted=0, trialRouted=0, noStatus=0, routed=163, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #4 [begin] : totSession cpu/real = 0:08:21.4/0:22:04.8 (0.4), mem = 1849.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 163  Num Prerouted Wires = 7282
[NR-eGR] Read 5445 nets ( ignored 163 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5282
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5282 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.745974e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.10%)   ( 0.10%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1849.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21742 
[NR-eGR]  Metal2   (2V)         34573  31347 
[NR-eGR]  Metal3   (3H)         43862   3888 
[NR-eGR]  Metal4   (4V)         17074   1220 
[NR-eGR]  Metal5   (5H)         13469    103 
[NR-eGR]  Metal6   (6V)          2088     12 
[NR-eGR]  Metal7   (7H)            23      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             6      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       111119  58322 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88979um
[NR-eGR] Total length: 111119um, number of vias: 58322
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1849.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #4 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:08:21.6/0:22:05.0 (0.4), mem = 1849.9M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5378 and nets=5496 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1849.934M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
    misc counts      : r=1, pp=0
    cell areas       : b=383.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=383.040um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.983pF, total=1.232pF
    wire lengths     : top=0.000um, trunk=1784.354um, leaf=6487.115um, total=8271.469um
    hp wire lengths  : top=0.000um, trunk=1576.720um, leaf=3651.120um, total=5227.840um
  Clock DAG net violations after clustering cong repair call:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=6, worst=[0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.010ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.092ns sd=0.004ns min=0.083ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 46 <= 0.090ns, 55 <= 0.095ns, 18 <= 0.100ns} {6 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 150 CLKBUFX3: 10 BUFX2: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.072, avg=1.021, sd=0.029], skew [0.103 vs 0.102*], 99.2% {0.971, 1.072} (wid=0.007 ws=0.003) (gid=1.065 gs=0.101)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.072, avg=1.021, sd=0.029], skew [0.103 vs 0.102*], 99.2% {0.971, 1.072} (wid=0.007 ws=0.003) (gid=1.065 gs=0.101)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Clustering done. (took cpu=0:00:02.7 real=0:00:02.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=384.408um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=384.408um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1793.255um, leaf=6480.780um, total=8274.035um
      hp wire lengths  : top=0.000um, trunk=1581.850um, leaf=3651.120um, total=5232.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 154 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=384.408um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=384.408um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1793.255um, leaf=6480.780um, total=8274.035um
      hp wire lengths  : top=0.000um, trunk=1581.850um, leaf=3651.120um, total=5232.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 154 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073, avg=1.021, sd=0.029], skew [0.104 vs 0.102*], 99% {0.969, 1.071} (wid=0.007 ws=0.003) (gid=1.067 gs=0.103)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073, avg=1.021, sd=0.029], skew [0.104 vs 0.102*], 99% {0.969, 1.071} (wid=0.007 ws=0.003) (gid=1.067 gs=0.103)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=384.408um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=384.408um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1793.255um, leaf=6480.780um, total=8274.035um
      hp wire lengths  : top=0.000um, trunk=1581.850um, leaf=3651.120um, total=5232.970um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 154 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=384.408um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=384.408um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1793.255um, leaf=6480.780um, total=8274.035um
      hp wire lengths  : top=0.000um, trunk=1581.850um, leaf=3651.120um, total=5232.970um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 154 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=162, i=0, icg=0, nicg=0, l=0, total=162
      misc counts      : r=1, pp=0
      cell areas       : b=384.408um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=384.408um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1793.255um, leaf=6480.780um, total=8274.035um
      hp wire lengths  : top=0.000um, trunk=1581.850um, leaf=3651.120um, total=5232.970um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=38 avg=0.076ns sd=0.026ns min=0.032ns max=0.200ns {9 <= 0.060ns, 15 <= 0.080ns, 7 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 154 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.969, max=1.073], skew [0.104 vs 0.102*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=377.226um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=377.226um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.250pF, leaf=0.982pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1795.544um, leaf=6480.780um, total=8276.325um
      hp wire lengths  : top=0.000um, trunk=1576.010um, leaf=3651.120um, total=5227.130um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=35 avg=0.081ns sd=0.025ns min=0.054ns max=0.200ns {4 <= 0.060ns, 17 <= 0.080ns, 5 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 151 CLKBUFX3: 6 BUFX2: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.836, max=0.909], skew [0.073 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.836, max=0.909], skew [0.073 vs 0.102]
    Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.249pF, leaf=0.982pF, total=1.231pF
      wire lengths     : top=0.000um, trunk=1789.164um, leaf=6481.960um, total=8271.125um
      hp wire lengths  : top=0.000um, trunk=1499.300um, leaf=3651.120um, total=5150.420um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=35 avg=0.078ns sd=0.026ns min=0.024ns max=0.200ns {5 <= 0.060ns, 16 <= 0.080ns, 6 <= 0.090ns, 5 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 150 CLKBUFX3: 7 BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.764, max=0.835, avg=0.791, sd=0.022], skew [0.071 vs 0.102], 100% {0.764, 0.835} (wid=0.007 ws=0.004) (gid=0.829 gs=0.070)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.764, max=0.835, avg=0.791, sd=0.022], skew [0.071 vs 0.102], 100% {0.764, 0.835} (wid=0.007 ws=0.004) (gid=0.829 gs=0.070)
    Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.7 real=0:00:03.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=376.884um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.246pF, leaf=0.982pF, total=1.228pF
      wire lengths     : top=0.000um, trunk=1767.554um, leaf=6481.960um, total=8249.515um
      hp wire lengths  : top=0.000um, trunk=1480.080um, leaf=3651.120um, total=5131.200um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=35 avg=0.078ns sd=0.027ns min=0.024ns max=0.200ns {6 <= 0.060ns, 15 <= 0.080ns, 6 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 50 <= 0.090ns, 55 <= 0.095ns, 20 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 150 CLKBUFX3: 7 BUFX2: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.755, max=0.834], skew [0.079 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.755, max=0.834], skew [0.079 vs 0.102]
    Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.064um, leaf=6482.150um, total=8255.214um
      hp wire lengths  : top=0.000um, trunk=1486.410um, leaf=3651.120um, total=5137.530um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 2 BUFX2: 9 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Legalizer API calls during this step: 991 succeeded with high effort: 991 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849, avg=0.827, sd=0.015], skew [0.060 vs 0.102], 100% {0.789, 0.849} (wid=0.006 ws=0.003) (gid=0.845 gs=0.060)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849, avg=0.827, sd=0.015], skew [0.060 vs 0.102], 100% {0.789, 0.849} (wid=0.006 ws=0.003) (gid=0.845 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 161 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
          wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
          hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
          wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
          hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
          wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
          hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
    misc counts      : r=1, pp=0
    cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
    wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
    hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
          wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
          hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849], skew [0.060 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849, avg=0.827, sd=0.015], skew [0.060 vs 0.102], 100% {0.789, 0.849} (wid=0.006 ws=0.003) (gid=0.845 gs=0.060)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.849, avg=0.827, sd=0.015], skew [0.060 vs 0.102], 100% {0.789, 0.849} (wid=0.006 ws=0.003) (gid=0.845 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
    misc counts      : r=1, pp=0
    cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
    wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
    hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850], skew [0.061 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850], skew [0.061 vs 0.102]
  Merging balancing drivers for power...
    Tried: 161 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850], skew [0.061 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850], skew [0.061 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.247pF, leaf=0.982pF, total=1.229pF
      wire lengths     : top=0.000um, trunk=1773.564um, leaf=6482.150um, total=8255.714um
      hp wire lengths  : top=0.000um, trunk=1485.810um, leaf=3651.120um, total=5136.930um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=35 avg=0.091ns sd=0.022ns min=0.027ns max=0.200ns {1 <= 0.060ns, 1 <= 0.080ns, 19 <= 0.090ns, 10 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 55 <= 0.095ns, 21 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850, avg=0.827, sd=0.016], skew [0.061 vs 0.102], 100% {0.789, 0.850} (wid=0.006 ws=0.003) (gid=0.846 gs=0.061)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.789, max=0.850, avg=0.827, sd=0.016], skew [0.061 vs 0.102], 100% {0.789, 0.850} (wid=0.006 ws=0.003) (gid=0.846 gs=0.061)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1080 succeeded with high effort: 1080 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2226 succeeded with high effort: 2226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 998 succeeded with high effort: 998 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2226 succeeded with high effort: 2226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.9 real=0:00:00.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=366.282um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=366.282um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.979pF, total=1.199pF
      wire lengths     : top=0.000um, trunk=1568.994um, leaf=6464.013um, total=8033.007um
      hp wire lengths  : top=0.000um, trunk=1341.820um, leaf=3722.480um, total=5064.300um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=35 avg=0.084ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 14 <= 0.080ns, 13 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.080ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 51 <= 0.090ns, 58 <= 0.095ns, 16 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 20 CLKBUFX2: 1 BUFX2: 10 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.769, max=0.841, avg=0.811, sd=0.019], skew [0.072 vs 0.102], 100% {0.769, 0.841} (wid=0.006 ws=0.003) (gid=0.837 gs=0.071)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.769, max=0.841, avg=0.811, sd=0.019], skew [0.072 vs 0.102], 100% {0.769, 0.841} (wid=0.006 ws=0.003) (gid=0.837 gs=0.071)
    Legalizer API calls during this step: 6530 succeeded with high effort: 6530 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.0 real=0:00:03.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.497pF fall=0.439pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.496pF fall=0.439pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.979pF, total=1.199pF
      wire lengths     : top=0.000um, trunk=1572.939um, leaf=6462.693um, total=8035.632um
      hp wire lengths  : top=0.000um, trunk=1344.020um, leaf=3723.585um, total=5067.605um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 12 <= 0.090ns, 9 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 60 <= 0.095ns, 18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.795, max=0.845, avg=0.820, sd=0.014], skew [0.050 vs 0.102], 100% {0.795, 0.845} (wid=0.006 ws=0.003) (gid=0.841 gs=0.050)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.795, max=0.845, avg=0.820, sd=0.014], skew [0.050 vs 0.102], 100% {0.795, 0.845} (wid=0.006 ws=0.003) (gid=0.841 gs=0.050)
    Legalizer API calls during this step: 331 succeeded with high effort: 331 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.979pF, total=1.199pF
      wire lengths     : top=0.000um, trunk=1572.939um, leaf=6462.693um, total=8035.632um
      hp wire lengths  : top=0.000um, trunk=1344.020um, leaf=3723.585um, total=5067.605um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 6 <= 0.080ns, 12 <= 0.090ns, 9 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 60 <= 0.095ns, 18 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.795, max=0.845, avg=0.820, sd=0.014], skew [0.050 vs 0.102], 100% {0.795, 0.845} (wid=0.006 ws=0.003) (gid=0.841 gs=0.050)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.795, max=0.845, avg=0.820, sd=0.014], skew [0.050 vs 0.102], 100% {0.795, 0.845} (wid=0.006 ws=0.003) (gid=0.841 gs=0.050)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=21, computed=138, moveTooSmall=346, resolved=0, predictFail=44, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=109, ignoredLeafDriver=0, worse=223, accepted=24
        Max accepted move=9.510um, total accepted move=128.400um, average move=5.350um
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=21, computed=138, moveTooSmall=357, resolved=0, predictFail=54, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=127, ignoredLeafDriver=0, worse=241, accepted=4
        Max accepted move=5.420um, total accepted move=17.240um, average move=4.310um
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=21, computed=138, moveTooSmall=355, resolved=0, predictFail=54, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=128, ignoredLeafDriver=0, worse=245, accepted=2
        Max accepted move=7.310um, total accepted move=10.930um, average move=5.465um
        Legalizer API calls during this step: 1282 succeeded with high effort: 1282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=151, computed=8, moveTooSmall=243, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 761 succeeded with high effort: 761 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=0, computed=159, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=164, accepted=1
        Max accepted move=0.400um, total accepted move=0.400um, average move=0.400um
        Move for wirelength. considered=160, filtered=160, permitted=159, cannotCompute=157, computed=2, moveTooSmall=0, resolved=0, predictFail=255, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
        misc counts      : r=1, pp=0
        cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.977pF, total=1.194pF
        wire lengths     : top=0.000um, trunk=1542.593um, leaf=6451.864um, total=7994.458um
        hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=35 avg=0.088ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 10 <= 0.080ns, 10 <= 0.090ns, 5 <= 0.095ns, 7 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 57 <= 0.095ns, 19 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.833, avg=0.812, sd=0.013], skew [0.043 vs 0.102], 100% {0.790, 0.833} (wid=0.006 ws=0.003) (gid=0.829 gs=0.044)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.833, avg=0.812, sd=0.013], skew [0.043 vs 0.102], 100% {0.790, 0.833} (wid=0.006 ws=0.003) (gid=0.829 gs=0.044)
      Legalizer API calls during this step: 2518 succeeded with high effort: 2518 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:01.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 161 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 159 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.977pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=1542.593um, leaf=6451.864um, total=7994.458um
      hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=35 avg=0.088ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 10 <= 0.080ns, 10 <= 0.090ns, 5 <= 0.095ns, 7 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.091ns sd=0.004ns min=0.084ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 49 <= 0.090ns, 57 <= 0.095ns, 19 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.833, avg=0.812, sd=0.013], skew [0.043 vs 0.102], 100% {0.790, 0.833} (wid=0.006 ws=0.003) (gid=0.829 gs=0.044)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.833, avg=0.812, sd=0.013], skew [0.043 vs 0.102], 100% {0.790, 0.833} (wid=0.006 ws=0.003) (gid=0.829 gs=0.044)
    Legalizer API calls during this step: 2518 succeeded with high effort: 2518 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.2)
  Total capacitance is (rise=1.690pF fall=1.633pF), of which (rise=1.194pF fall=1.194pF) is wire, and (rise=0.496pF fall=0.439pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.6 real=0:00:04.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 159 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:08:29 mem=1849.1M) ***
Total net bbox length = 8.885e+04 (4.823e+04 4.062e+04) (ext = 3.456e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1849.1MB
Summary Report:
Instances move: 0 (out of 5375 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.885e+04 (4.823e+04 4.062e+04) (ext = 3.456e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1849.1MB
*** Finished refinePlace (0:08:29 mem=1849.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2237).
  Restoring pStatusCts on 159 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:05.9 real=0:00:05.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       160 (unrouted=160, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 160 nets for routing of which 160 have one or more fixed wires.
(ccopt eGR): Start to route 160 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5442 nets ( ignored 5282 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 160 clock nets ( 160 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 160
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 160 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.783920e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.160120e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.452530e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.744940e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.009990e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.594810e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21736 
[NR-eGR]  Metal2   (2V)         34582  31302 
[NR-eGR]  Metal3   (3H)         43763   3898 
[NR-eGR]  Metal4   (4V)         16955   1220 
[NR-eGR]  Metal5   (5H)         13469    103 
[NR-eGR]  Metal6   (6V)          2088     12 
[NR-eGR]  Metal7   (7H)            23      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             6      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       110911  58281 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88850um
[NR-eGR] Total length: 110911um, number of vias: 58281
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8182um, number of vias: 6085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2396 
[NR-eGR]  Metal2   (2V)          3165  3100 
[NR-eGR]  Metal3   (3H)          3671   589 
[NR-eGR]  Metal4   (4V)          1346     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8182  6085 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5144um
[NR-eGR] Total length: 8182um, number of vias: 6085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8182um, number of vias: 6085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1849.14 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       160 (unrouted=0, trialRouted=0, noStatus=0, routed=160, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5375 and nets=5493 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1849.145M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.220pF, leaf=1.019pF, total=1.239pF
          wire lengths     : top=0.000um, trunk=1558.905um, leaf=6623.080um, total=8181.985um
          hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=10, worst=[0.007ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.016ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.024ns min=0.027ns max=0.200ns {1 <= 0.060ns, 9 <= 0.080ns, 10 <= 0.090ns, 5 <= 0.095ns, 6 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.004ns min=0.086ns max=0.107ns {0 <= 0.060ns, 0 <= 0.080ns, 26 <= 0.090ns, 56 <= 0.095ns, 36 <= 0.100ns} {6 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.835, avg=0.814, sd=0.013], skew [0.042 vs 0.102], 100% {0.792, 0.835} (wid=0.006 ws=0.003) (gid=0.831 gs=0.043)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.792, max=0.835, avg=0.814, sd=0.013], skew [0.042 vs 0.102], 100% {0.792, 0.835} (wid=0.006 ws=0.003) (gid=0.831 gs=0.043)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         3
            Processed:             3
            Moved (slew improved): 0
            Moved (slew fixed):    2
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
            misc counts      : r=1, pp=0
            cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
            cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.221pF, leaf=1.019pF, total=1.240pF
            wire lengths     : top=0.000um, trunk=1558.905um, leaf=6623.080um, total=8181.985um
            hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=8, worst=[0.007ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.013ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.004ns min=0.086ns max=0.107ns {0 <= 0.060ns, 0 <= 0.080ns, 26 <= 0.090ns, 56 <= 0.095ns, 36 <= 0.100ns} {6 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 152, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
            misc counts      : r=1, pp=0
            cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
            cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.221pF, leaf=1.019pF, total=1.240pF
            wire lengths     : top=0.000um, trunk=1558.905um, leaf=6623.080um, total=8181.985um
            hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=8, worst=[0.007ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.013ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=125 avg=0.094ns sd=0.004ns min=0.086ns max=0.107ns {0 <= 0.060ns, 0 <= 0.080ns, 26 <= 0.090ns, 56 <= 0.095ns, 36 <= 0.100ns} {6 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 119 CLKBUFX3: 26 BUFX2: 14 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 160, tested: 160, violation detected: 9, violation ignored (due to small violation): 6, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 2
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              0                    0                    0            0                    0                    0
          leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.684um^2 (0.189%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
            misc counts      : r=1, pp=0
            cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
            cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.221pF, leaf=1.019pF, total=1.240pF
            wire lengths     : top=0.000um, trunk=1558.905um, leaf=6623.080um, total=8181.985um
            hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=6, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.003ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=125 avg=0.093ns sd=0.004ns min=0.085ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 28 <= 0.090ns, 56 <= 0.095ns, 36 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 121 CLKBUFX3: 24 BUFX2: 14 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846], skew [0.054 vs 0.102]
          Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=6, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
          misc counts      : r=1, pp=0
          cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
          cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.221pF, leaf=1.019pF, total=1.240pF
          wire lengths     : top=0.000um, trunk=1561.680um, leaf=6623.080um, total=8184.760um
          hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3726.500um, total=5061.570um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=6, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.003ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=35 avg=0.089ns sd=0.023ns min=0.027ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 12 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=125 avg=0.093ns sd=0.004ns min=0.085ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 28 <= 0.090ns, 56 <= 0.095ns, 36 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 24 BUFX2: 14 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846, avg=0.824, sd=0.015], skew [0.055 vs 0.102], 100% {0.791, 0.846} (wid=0.006 ws=0.003) (gid=0.842 gs=0.056)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.791, max=0.846, avg=0.824, sd=0.015], skew [0.055 vs 0.102], 100% {0.791, 0.846} (wid=0.006 ws=0.003) (gid=0.842 gs=0.056)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 159 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:30 mem=1887.5M) ***
Total net bbox length = 8.885e+04 (4.823e+04 4.062e+04) (ext = 3.456e+03)
Move report: Detail placement moves 491 insts, mean move: 3.05 um, max move: 48.28 um 
	Max move on inst (FE_OFC2114_n_333): (145.60, 66.50) --> (180.20, 52.82)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1887.5MB
Summary Report:
Instances move: 491 (out of 5375 movable)
Instances flipped: 0
Mean displacement: 3.05 um
Max displacement: 48.28 um (Instance: FE_OFC2114_n_333) (145.6, 66.5) -> (180.2, 52.82)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.009e+04 (4.884e+04 4.125e+04) (ext = 3.453e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1887.5MB
*** Finished refinePlace (0:08:30 mem=1887.5M) ***
  ClockRefiner summary
  All clock instances: Moved 91, flipped 15 and cell swapped 0 (out of a total of 2237).
  The largest move was 3.31 um for datamem_data_ram_reg[21][6].
  Restoring pStatusCts on 159 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       160 (unrouted=0, trialRouted=0, noStatus=0, routed=160, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 160 nets for routing of which 160 have one or more fixed wires.
(ccopt eGR): Start to route 160 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7136 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7136
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5442 nets ( ignored 5282 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 160 clock nets ( 160 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 160
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 160 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.812990e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.189190e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.481600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.774010e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.039060e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.623880e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21736 
[NR-eGR]  Metal2   (2V)         34567  31321 
[NR-eGR]  Metal3   (3H)         43785   3898 
[NR-eGR]  Metal4   (4V)         16973   1220 
[NR-eGR]  Metal5   (5H)         13469    103 
[NR-eGR]  Metal6   (6V)          2088     12 
[NR-eGR]  Metal7   (7H)            23      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             6      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       110934  58300 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90093um
[NR-eGR] Total length: 110934um, number of vias: 58300
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8205um, number of vias: 6104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2396 
[NR-eGR]  Metal2   (2V)          3149  3119 
[NR-eGR]  Metal3   (3H)          3692   589 
[NR-eGR]  Metal4   (4V)          1364     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8205  6104 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5155um
[NR-eGR] Total length: 8205um, number of vias: 6104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8205um, number of vias: 6104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1849.51 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 160 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/05 19:34:24, mem=1530.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Feb  5 19:34:24 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5493)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 8205 um.
#Total half perimeter of net bounding box = 5269 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3149 um.
#Total wire length on LAYER Metal3 = 3692 um.
#Total wire length on LAYER Metal4 = 1364 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6104
#Up-Via Summary (total 6104):
#           
#-----------------------
# Metal1           2396
# Metal2           3119
# Metal3            589
#-----------------------
#                  6104 
#
#Start routing data preparation on Wed Feb  5 19:34:24 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5457 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.16 (MB), peak = 1707.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1538.72 (MB), peak = 1707.39 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       17 ( 0         pin),     34 ( 1         pin),   2551 ( 2         pin),
#     2106 ( 3         pin),    101 ( 4         pin),     78 ( 5         pin),
#       31 ( 6         pin),      8 ( 7         pin),     21 ( 8         pin),
#      281 ( 9         pin),    149 (10-19      pin),     18 (20-29      pin),
#       67 (30-39      pin),     15 (40-49      pin),      8 (50-59      pin),
#        4 (60-69      pin),      4 (70-79      pin),      0 (>=2000     pin).
#Total: 5493 nets, 160 fully global routed, 160 clocks, 160 nets have extra space,
#       160 nets have layer range, 160 nets have weight,
#       160 nets have avoid detour, 160 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      160 ( 2.9%)
#
#Nets in 1 priority group:
#  clock:      160 ( 2.9%)
#
#160 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2396( 23%)
#Metal2        0    3122    3122( 38%)    7579( 72%)
#Metal3     3719       0    3719( 45%)     589(  6%)
#Metal4        0    1363    1363( 17%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3719    4485    8205         10564      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    2396( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3718    3718( 43%)    3589( 57%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3593       0    3593( 42%)     365(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1259    1259( 15%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3593    4978    8572          6350             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.01 (MB)
#Total memory = 1540.49 (MB)
#Peak memory = 1707.39 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1574
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1574 (100.0%)
#  Total number of shifted segments     =  101 (  6.4%)
#  Average movement of shifted segments =    5.11 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 7849 um.
#Total half perimeter of net bounding box = 5269 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2996 um.
#Total wire length on LAYER Metal3 = 3593 um.
#Total wire length on LAYER Metal4 = 1260 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6350
#Up-Via Summary (total 6350):
#           
#-----------------------
# Metal1           2396
# Metal2           3589
# Metal3            365
#-----------------------
#                  6350 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.80 (MB)
#Total memory = 1538.11 (MB)
#Peak memory = 1707.39 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1537.45 (MB), peak = 1707.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 8840 um.
#Total half perimeter of net bounding box = 5269 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2082 um.
#Total wire length on LAYER Metal3 = 4471 um.
#Total wire length on LAYER Metal4 = 2286 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5882
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 5881 (100.0%)
#Up-Via Summary (total 5882):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          2396 (100.0%)         1 (  0.0%)       2397
# Metal2          2327 (100.0%)         0 (  0.0%)       2327
# Metal3          1158 (100.0%)         0 (  0.0%)       1158
#-----------------------------------------------------------
#                 5881 (100.0%)         1 (  0.0%)       5882 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.66 (MB)
#Total memory = 1537.45 (MB)
#Peak memory = 1707.39 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.66 (MB)
#Total memory = 1537.45 (MB)
#Peak memory = 1707.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.01 (MB)
#Total memory = 1530.81 (MB)
#Peak memory = 1707.39 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb  5 19:34:31 2025
#
% End globalDetailRoute (date=02/05 19:34:32, total cpu=0:00:07.2, real=0:00:08.0, peak res=1530.8M, current mem=1530.7M)
        NanoRoute done. (took cpu=0:00:07.2 real=0:00:07.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 160 net(s)
Set FIXED placed status on 159 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1856.06 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 160  Num Prerouted Wires = 6191
[NR-eGR] Read 5442 nets ( ignored 160 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5282
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5282 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.875934e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21737 
[NR-eGR]  Metal2   (2V)         34232  30719 
[NR-eGR]  Metal3   (3H)         44200   4492 
[NR-eGR]  Metal4   (4V)         17503   1509 
[NR-eGR]  Metal5   (5H)         14458    131 
[NR-eGR]  Metal6   (6V)          2334     16 
[NR-eGR]  Metal7   (7H)           105      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             0      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       112855  58614 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90093um
[NR-eGR] Total length: 112855um, number of vias: 58614
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1856.06 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       160 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=160, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.7 real=0:00:07.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5375 and nets=5493 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1856.062M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
    misc counts      : r=1, pp=0
    cell areas       : b=362.862um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.862um^2
    cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
    wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
    hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=20, worst=[0.010ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.003ns sd=0.003ns sum=0.059ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 12 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 121 CLKBUFX3: 24 BUFX2: 14 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
  CCOpt::Phase::Routing done. (took cpu=0:00:08.0 real=0:00:08.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 160, tested: 160, violation detected: 21, violation ignored (due to small violation): 0, cannot run: 1, attempted: 20, unsuccessful: 0, sized: 1
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized            Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------------
      top                0                    0                  0            0                    0                  0
      trunk              0                    0                  0            0                    0                  0
      leaf              20 [100.0%]           1 (5.0%)           0            0                    1 (5.0%)          19 (95.0%)
      -------------------------------------------------------------------------------------------------------------------------
      Total             20 [100.0%]           1 (5.0%)           0            0                    1 (5.0%)          19 (95.0%)
      -------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 0.342um^2 (0.094%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
        misc counts      : r=1, pp=0
        cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
        wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
        hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845], skew [0.055 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845], skew [0.055 vs 0.102]
      Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 160, tested: 160, violation detected: 20, violation ignored (due to small violation): 0, cannot run: 1, attempted: 19, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
        misc counts      : r=1, pp=0
        cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
        wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
        hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845], skew [0.055 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845], skew [0.055 vs 0.102]
      Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 160, nets tested: 160, nets violation detected: 20, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 20, nets unsuccessful: 20, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
      misc counts      : r=1, pp=0
      cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
      wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
      hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
        misc counts      : r=1, pp=0
        cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
        cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
        wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
        hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 159 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:38 mem=1856.3M) ***
Total net bbox length = 9.009e+04 (4.884e+04 4.125e+04) (ext = 3.453e+03)
Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (g7856): (109.60, 13.49) --> (109.80, 13.49)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1856.3MB
Summary Report:
Instances move: 1 (out of 5375 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: g7856) (109.6, 13.49) -> (109.8, 13.49)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.009e+04 (4.884e+04 4.125e+04) (ext = 3.453e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1856.3MB
*** Finished refinePlace (0:08:39 mem=1856.3M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2237).
    Restoring pStatusCts on 159 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning done.
Net route status summary:
  Clock:       160 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=160, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5333 (unrouted=51, trialRouted=5282, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
    misc counts      : r=1, pp=0
    cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
    cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
    wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
    hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        159     363.204       0.059
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            159     363.204       0.059
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1574.945
  Leaf      7264.660
  Total     8839.605
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1335.070
  Leaf        3738.500
  Total       5073.570
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.059    0.219    0.278
  Leaf     0.437    1.059    1.496
  Total    0.496    1.278    1.774
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  Remaining Transition    ns        19       0.003       0.002      0.052    [0.010, 0.005, 0.005, 0.004, 0.004, 0.003, 0.003, 0.003, 0.003, 0.002, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       35      0.088       0.023      0.026    0.200    {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns}      {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100      125      0.095       0.005      0.082    0.110    {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns}    {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     122      292.068
  CLKBUFX3    buffer      23       47.196
  BUFX2       buffer      14       23.940
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.790     0.845     0.055       0.102         0.003           0.001           0.822        0.014     100% {0.790, 0.845}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.790     0.845     0.055       0.102         0.003           0.001           0.822        0.014     100% {0.790, 0.845}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 356 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
  -----------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  CTS_ccl_buf_00699/A
  slow_delay:setup.late    0.100    0.100    0.200    N      N      explicit  clk
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[21][7]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[22][6]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[22][7]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[22][22]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[23][6]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[23][7]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  datamem_data_ram_reg[23][22]/CK
  slow_delay:setup.late    0.010    0.100    0.110    N      N      explicit  CTS_ccl_a_buf_00633/Y
  -----------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view wc
   - Root pin clk of SDC clock clk in view bc

Setting all clocks to propagated mode.
sdc_cons
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=159, i=0, icg=0, nicg=0, l=0, total=159
  misc counts      : r=1, pp=0
  cell areas       : b=363.204um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=363.204um^2
  cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.219pF, leaf=1.059pF, total=1.278pF
  wire lengths     : top=0.000um, trunk=1574.945um, leaf=7264.660um, total=8839.605um
  hp wire lengths  : top=0.000um, trunk=1335.070um, leaf=3738.500um, total=5073.570um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Remaining Transition : {count=19, worst=[0.010ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.002ns sum=0.052ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=35 avg=0.088ns sd=0.023ns min=0.026ns max=0.200ns {1 <= 0.060ns, 7 <= 0.080ns, 13 <= 0.090ns, 7 <= 0.095ns, 6 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=125 avg=0.095ns sd=0.005ns min=0.082ns max=0.110ns {0 <= 0.060ns, 0 <= 0.080ns, 13 <= 0.090ns, 46 <= 0.095ns, 47 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 122 CLKBUFX3: 23 BUFX2: 14 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.790, max=0.845, avg=0.822, sd=0.014], skew [0.055 vs 0.102], 100% {0.790, 0.845} (wid=0.006 ws=0.003) (gid=0.840 gs=0.054)
Logging CTS constraint violations...
  Clock tree clk has 17 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (94.900,182.590), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_buf_00699/A with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00633 (a lib_cell CLKBUFX4) at (88.000,95.570), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00633/Y with a slew time target of 0.100ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00604 (a lib_cell CLKBUFX4) at (32.800,81.890), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00604/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00611 (a lib_cell CLKBUFX4) at (86.000,133.190), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00611/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00608 (a lib_cell CLKBUFX4) at (29.600,51.110), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00608/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00590 (a lib_cell CLKBUFX4) at (129.000,68.210), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00590/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00628 (a lib_cell CLKBUFX4) at (110.400,146.870), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00628/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00656 (a lib_cell CLKBUFX4) at (24.800,153.710), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00656/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00635 (a lib_cell CLKBUFX4) at (55.400,112.670), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00635/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00629 (a lib_cell CLKBUFX4) at (33.800,98.990), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00629/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00642 (a lib_cell CLKBUFX4) at (150.400,143.450), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00642/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00555 (a lib_cell CLKBUFX4) at (134.400,61.370), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00555/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_buf_00578 (a lib_cell CLKBUFX4) at (61.000,83.600), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00578/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00560 (a lib_cell CLKBUFX4) at (132.200,13.490), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00560/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00652 (a lib_cell CLKBUFX4) at (24.200,98.990), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00652/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00647 (a lib_cell CLKBUFX4) at (145.600,148.580), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00647/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00546 (a lib_cell CLKBUFX4) at (150.800,52.820), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00546/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:20.8 real=0:00:20.8)
Runtime Summary
===============
Clock Runtime:  (54%) Core CTS          11.38 (Init 0.74, Construction 2.86, Implementation 5.86, eGRPC 0.56, PostConditioning 0.82, Other 0.53)
Clock Runtime:  (41%) CTS services       8.61 (RefinePlace 0.59, EarlyGlobalClock 0.50, NanoRoute 7.23, ExtractRC 0.30, TimingAnalysis 0.00)
Clock Runtime:   (3%) Other CTS          0.81 (Init 0.29, CongRepair/EGR-DP 0.41, TimingUpdate 0.11, Other 0.00)
Clock Runtime: (100%) Total             20.81

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1547.1M, totSessionCpu=0:08:39 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #4 [begin] : totSession cpu/real = 0:08:39.0/0:22:22.4 (0.4), mem = 1866.5M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1553.6M, totSessionCpu=0:08:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1864.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1874.02)
Total number of fetched objects 5442
End delay calculation. (MEM=1889.7 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1889.7 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:08:41 mem=1889.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.108  |  5.108  |  6.989  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    163 (326)     |   -1.804   |    163 (326)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.743%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1561.4M, totSessionCpu=0:08:41 **
*** InitOpt #4 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:40.9/0:22:24.3 (0.4), mem = 1855.0M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #6 [begin] : totSession cpu/real = 0:08:41.0/0:22:24.4 (0.4), mem = 1859.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:08:41.6/0:22:25.0 (0.4), mem = 2046.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2046.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2046.6M) ***
*** Starting optimizing excluded clock nets MEM= 2046.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2046.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #13 [begin] : totSession cpu/real = 0:08:41.6/0:22:25.1 (0.4), mem = 2046.6M
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** DrvOpt #13 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:08:42.5/0:22:25.9 (0.4), mem = 1952.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #14 [begin] : totSession cpu/real = 0:08:42.6/0:22:26.0 (0.4), mem = 1952.6M
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   261|   640|    -1.86|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|       0|       0|       0| 78.74%|          |         |
|   113|   226|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|     229|       0|      57| 80.15%| 0:00:01.0|  2043.1M|
|    24|    48|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|      13|       0|     100| 80.39%| 0:00:00.0|  2043.1M|
|    11|    22|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|      15|       0|       9| 80.49%| 0:00:00.0|  2043.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2043.1M) ***

*** Starting refinePlace (0:08:45 mem=2040.1M) ***
Total net bbox length = 9.052e+04 (4.898e+04 4.154e+04) (ext = 3.453e+03)
Move report: Detail placement moves 988 insts, mean move: 11.59 um, max move: 90.98 um 
	Max move on inst (FE_OFC2064_n_2003): (108.60, 138.32) --> (168.80, 169.10)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2043.1MB
Summary Report:
Instances move: 988 (out of 5473 movable)
Instances flipped: 0
Mean displacement: 11.59 um
Max displacement: 90.98 um (Instance: FE_OFC2064_n_2003) (108.6, 138.32) -> (168.8, 169.1)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.042e+05 (5.709e+04 4.709e+04) (ext = 3.455e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2043.1MB
*** Finished refinePlace (0:08:45 mem=2043.1M) ***
*** maximum move = 90.98 um ***
*** Finished re-routing un-routed nets (2040.1M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2040.1M) ***
*** DrvOpt #14 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:08:45.5/0:22:28.9 (0.4), mem = 1957.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1654.1M, totSessionCpu=0:08:45 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** GlobalOpt #4 [begin] : totSession cpu/real = 0:08:45.5/0:22:28.9 (0.4), mem = 1957.0M
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*info: 160 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   80.49%|   0:00:00.0| 2014.3M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2014.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2014.3M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #4 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:08:47.0/0:22:30.4 (0.4), mem = 1955.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] : totSession cpu/real = 0:08:47.1/0:22:30.5 (0.4), mem = 2012.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 80.49
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.49%|        -|   0.100|   0.000|   0:00:00.0| 2014.4M|
|   80.49%|        0|   0.100|   0.000|   0:00:00.0| 2014.4M|
|   80.49%|        0|   0.100|   0.000|   0:00:00.0| 2014.4M|
|   77.88%|      423|   0.100|   0.000|   0:00:01.0| 2038.0M|
|   77.83%|       23|   0.100|   0.000|   0:00:00.0| 2038.0M|
|   77.83%|        1|   0.100|   0.000|   0:00:00.0| 2038.0M|
|   77.83%|        0|   0.100|   0.000|   0:00:00.0| 2038.0M|
|   77.83%|        0|   0.100|   0.000|   0:00:00.0| 2038.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.83
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #10 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:08:49.1/0:22:32.5 (0.4), mem = 2038.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1956.96M, totSessionCpu=0:08:49).
Begin: GigaOpt DRV Optimization
*** DrvOpt #15 [begin] : totSession cpu/real = 0:08:49.2/0:22:32.6 (0.4), mem = 1957.0M
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   138|   293|    -1.87|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|       0|       0|       0| 77.83%|          |         |
|    66|   132|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|     126|       0|      62| 78.52%| 0:00:00.0|  2043.9M|
|    20|    40|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|      20|       0|      46| 78.70%| 0:00:00.0|  2043.9M|
|    11|    22|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.11|     0.00|      11|       0|       9| 78.81%| 0:00:00.0|  2043.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2043.9M) ***

*** Starting refinePlace (0:08:51 mem=2040.9M) ***
Total net bbox length = 9.601e+04 (5.310e+04 4.292e+04) (ext = 3.455e+03)
Move report: Detail placement moves 287 insts, mean move: 5.44 um, max move: 30.50 um 
	Max move on inst (FE_OFC2687_n_1901): (145.80, 83.60) --> (159.20, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2044.0MB
Summary Report:
Instances move: 287 (out of 5207 movable)
Instances flipped: 0
Mean displacement: 5.44 um
Max displacement: 30.50 um (Instance: FE_OFC2687_n_1901) (145.8, 83.6) -> (159.2, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.719e+04 (5.379e+04 4.340e+04) (ext = 3.455e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2044.0MB
*** Finished refinePlace (0:08:51 mem=2044.0M) ***
*** maximum move = 30.50 um ***
*** Finished re-routing un-routed nets (2041.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2041.0M) ***
*** DrvOpt #15 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:08:51.5/0:22:34.9 (0.4), mem = 1957.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=1957.9M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.108  |  5.108  |  7.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     22 (44)      |   -0.589   |     22 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.813%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1653.6M, totSessionCpu=0:08:52 **
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] : totSession cpu/real = 0:08:51.8/0:22:35.2 (0.4), mem = 2009.3M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.81%|        -|   0.000|   0.000|   0:00:00.0| 2015.3M|
|   77.87%|      216|   0.000|   0.000|   0:00:07.0| 2112.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.87
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
*** AreaOpt #11 [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:09:00.0/0:22:43.4 (0.4), mem = 2112.8M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1982.67M, totSessionCpu=0:09:00).
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] : totSession cpu/real = 0:09:00.1/0:22:43.5 (0.4), mem = 2039.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.87
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.87%|        -|   0.078|   0.000|   0:00:00.0| 2039.9M|
|   77.87%|        0|   0.078|   0.000|   0:00:00.0| 2039.9M|
|   77.87%|        0|   0.078|   0.000|   0:00:00.0| 2039.9M|
|   77.71%|       25|   0.078|   0.000|   0:00:00.0| 2063.5M|
|   77.60%|       50|   0.078|   0.000|   0:00:00.0| 2063.5M|
|   77.60%|        4|   0.078|   0.000|   0:00:01.0| 2063.5M|
|   77.60%|        0|   0.078|   0.000|   0:00:00.0| 2063.5M|
|   77.60%|        0|   0.078|   0.000|   0:00:00.0| 2063.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:09:01 mem=2063.5M) ***
Total net bbox length = 8.852e+04 (4.853e+04 3.999e+04) (ext = 3.455e+03)
Move report: Detail placement moves 125 insts, mean move: 2.33 um, max move: 12.62 um 
	Max move on inst (FE_OFC2834_n_1859): (109.40, 152.00) --> (100.20, 148.58)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2066.6MB
Summary Report:
Instances move: 125 (out of 5018 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 12.62 um (Instance: FE_OFC2834_n_1859) (109.4, 152) -> (100.2, 148.58)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.872e+04 (4.864e+04 4.008e+04) (ext = 3.456e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2066.6MB
*** Finished refinePlace (0:09:02 mem=2066.6M) ***
*** maximum move = 12.62 um ***
*** Finished re-routing un-routed nets (2063.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2063.6M) ***
*** AreaOpt #12 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:09:01.6/0:22:45.0 (0.4), mem = 2063.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1983.48M, totSessionCpu=0:09:02).
Starting local wire reclaim
*** Starting refinePlace (0:09:02 mem=1983.5M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 436.3429252456262475
Move report: Detail placement moves 1527 insts, mean move: 6.45 um, max move: 38.22 um 
	Max move on inst (FE_OFC2262_n_81): (100.40, 66.50) --> (135.20, 69.92)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1989.9MB
Summary Report:
Instances move: 1527 (out of 5018 movable)
Instances flipped: 0
Mean displacement: 6.45 um
Max displacement: 38.22 um (Instance: FE_OFC2262_n_81) (100.4, 66.5) -> (135.2, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1989.9MB
*** Finished refinePlace (0:09:04 mem=1989.9M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 160  Num Prerouted Wires = 6200
[NR-eGR] Read 5244 nets ( ignored 160 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5084
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5084 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.467928e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21341 
[NR-eGR]  Metal2   (2V)         33858  30188 
[NR-eGR]  Metal3   (3H)         44101   4198 
[NR-eGR]  Metal4   (4V)         15734   1267 
[NR-eGR]  Metal5   (5H)         12779    119 
[NR-eGR]  Metal6   (6V)          2105     10 
[NR-eGR]  Metal7   (7H)            96      4 
[NR-eGR]  Metal8   (8V)            24      4 
[NR-eGR]  Metal9   (9H)             0      2 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       108697  57133 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85719um
[NR-eGR] Total length: 108697um, number of vias: 57133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1968.41 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5177 and nets=5295 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1968.406M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #7 [begin] : totSession cpu/real = 0:09:04.7/0:22:48.1 (0.4), mem = 1987.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #7 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:09:04.7/0:22:48.1 (0.4), mem = 1987.5M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1989)
Total number of fetched objects 5244
End delay calculation. (MEM=1995.89 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1995.89 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #16 [begin] : totSession cpu/real = 0:09:05.6/0:22:49.0 (0.4), mem = 1995.9M
Info: 160 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   294|   974|    -0.80|     0|     0|     0.00|     0|     0|     0|     0|     5.10|     0.00|       0|       0|       0| 77.60%|          |         |
|     9|    18|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     5.10|     0.00|     244|       0|     138| 79.04%| 0:00:01.0|  2084.8M|
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.10|     0.00|       6|       0|       3| 79.08%| 0:00:00.0|  2084.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.10|     0.00|       0|       0|       1| 79.09%| 0:00:00.0|  2084.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        160 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2084.8M) ***

*** DrvOpt #16 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:09:07.4/0:22:50.8 (0.4), mem = 1987.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:07 mem=1987.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.082%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1987.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 706 insts, mean move: 5.47 um, max move: 48.48 um 
	Max move on inst (FE_OFC2758_n_1869): (145.20, 66.50) --> (180.00, 80.18)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1990.8MB
Summary Report:
Instances move: 706 (out of 5268 movable)
Instances flipped: 0
Mean displacement: 5.47 um
Max displacement: 48.48 um (Instance: FE_OFC2758_n_1869) (145.2, 66.5) -> (180, 80.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1990.8MB
*** Finished refinePlace (0:09:08 mem=1990.8M) ***
Begin checking placement ... (start mem=1987.8M, init mem=1987.8M)
*info: Placed = 5427           (Fixed = 159)
*info: Unplaced = 0           
Placement Density:79.09%(21996/27811)
Placement Density (including fixed std cells):79.09%(21996/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1987.8M)
Register exp ratio and priority group on 0 nets on 5494 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5427 and nets=5545 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1972.434M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1987.97)
Total number of fetched objects 5494
End delay calculation. (MEM=1996.39 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1996.39 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:09:09 mem=1996.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6572 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 160  Num Prerouted Wires = 6200
[NR-eGR] Read 5494 nets ( ignored 160 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5334
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5334 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.906543e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2004.40 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1673.9M, totSessionCpu=0:09:09 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.102  |  5.102  |  7.443  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.089%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1676.2M, totSessionCpu=0:09:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-5046      158  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007       17  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 192 warning(s), 0 error(s)

*** ccopt_design #3 [finish] : cpu/real = 0:00:51.1/0:00:51.8 (1.0), totSession cpu/real = 0:09:09.3/0:22:53.3 (0.4), mem = 1988.8M
#% End ccopt_design (date=02/05 19:35:04, total cpu=0:00:51.2, real=0:00:52.0, peak res=1737.2M, current mem=1583.7M)
<CMD> ctd_win
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> zoomBox -90.62900 7.87550 398.86300 244.52700
<CMD> zoomBox -65.50700 31.09900 350.56150 232.25300
<CMD> zoomBox -44.15350 50.83900 309.50500 221.82000
<CMD> saveDesign preroute_7_36.enc
#% Begin save design ... (date=02/05 19:36:08, mem=1585.1M)
% Begin Save ccopt configuration ... (date=02/05 19:36:08, mem=1585.1M)
% End Save ccopt configuration ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.5M, current mem=1585.5M)
% Begin Save netlist data ... (date=02/05 19:36:08, mem=1585.5M)
Writing Binary DB to preroute_7_36.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.5M, current mem=1585.5M)
Saving symbol-table file ...
Saving congestion map file preroute_7_36.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=02/05 19:36:08, mem=1585.7M)
Saving AAE Data ...
% End Save AAE data ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1585.7M, current mem=1585.7M)
Saving preference file preroute_7_36.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/05 19:36:08, mem=1586.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.1M, current mem=1586.1M)
Saving PG file preroute_7_36.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Wed Feb  5 19:36:08 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1912.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/05 19:36:08, mem=1586.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.1M, current mem=1586.1M)
% Begin Save routing data ... (date=02/05 19:36:08, mem=1586.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1912.7M) ***
% End Save routing data ... (date=02/05 19:36:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.3M, current mem=1586.3M)
Saving property file preroute_7_36.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1915.7M) ***
#Saving pin access data to file preroute_7_36.enc.dat/t1c_riscv_cpu.apa ...
#
Saving rc congestion map preroute_7_36.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=02/05 19:36:09, mem=1586.4M)
% End Save power constraints data ... (date=02/05 19:36:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.4M, current mem=1586.4M)
rccorners
rccorners
rccorners
Generated self-contained design preroute_7_36.enc.dat
#% End save design ... (date=02/05 19:36:09, total cpu=0:00:00.6, real=0:00:01.0, peak res=1586.8M, current mem=1586.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.35 (MB), peak = 1737.17 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           38.8
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1932.2M, init mem=1924.9M)
*info: Placed = 5427           (Fixed = 159)
*info: Unplaced = 0           
Placement Density:79.09%(21996/27811)
Placement Density (including fixed std cells):79.09%(21996/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1924.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (160) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1924.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Feb  5 19:36:32 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5545)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 51 (skipped).
#Total number of routable nets = 5494.
#Total number of nets in the design = 5545.
#5355 routable nets do not have any wires.
#139 routable nets have routed wires.
#5355 nets will be global routed.
#21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#139 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Feb  5 19:36:32 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5509 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.52 (MB), peak = 1737.17 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1598.09 (MB), peak = 1737.17 (MB)
#
#Finished routing data preparation on Wed Feb  5 19:36:35 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.70 (MB)
#Total memory = 1598.14 (MB)
#Peak memory = 1737.17 (MB)
#
#
#Start global routing on Wed Feb  5 19:36:35 2025
#
#
#Start global routing initialization on Wed Feb  5 19:36:35 2025
#
#Number of eco nets is 21
#
#Start global routing data preparation on Wed Feb  5 19:36:35 2025
#
#Start routing resource analysis on Wed Feb  5 19:36:35 2025
#
#Routing resource analysis is done on Wed Feb  5 19:36:35 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         206         755        4288    64.95%
#  Metal2         V         835         121        4288     0.00%
#  Metal3         H         902          59        4288     0.00%
#  Metal4         V         857          99        4288     0.00%
#  Metal5         H         940          21        4288     0.00%
#  Metal6         V         873          83        4288     0.00%
#  Metal7         H         940          21        4288     0.00%
#  Metal8         V         873          83        4288     0.00%
#  Metal9         H         920          41        4288     0.00%
#  Metal10        V         324          58        4288     7.28%
#  Metal11        H         347          36        4288     7.63%
#  --------------------------------------------------------------
#  Total                   8019      14.36%       47168     7.26%
#
#  160 nets (2.89%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Feb  5 19:36:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.22 (MB), peak = 1737.17 (MB)
#
#
#Global routing initialization is done on Wed Feb  5 19:36:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.27 (MB), peak = 1737.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1598.16 (MB), peak = 1737.17 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1597.21 (MB), peak = 1737.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 51 (skipped).
#Total number of routable nets = 5494.
#Total number of nets in the design = 5545.
#
#5494 routable nets have routed wires.
#21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#139 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 21            5334  
#------------------------------------------------
#        Total                 21            5334  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                160            5334  
#------------------------------------------------
#        Total                160            5334  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       14(0.33%)      6(0.14%)      1(0.02%)   (0.49%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     14(0.03%)      6(0.01%)      1(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              4.00 |    13.68    34.20    20.52    41.04 |
[hotspot] |   Metal2(V)    |              1.00 |              1.00 |   171.00   123.12   177.84   129.96 |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 105797 um.
#Total half perimeter of net bounding box = 94254 um.
#Total wire length on LAYER Metal1 = 32 um.
#Total wire length on LAYER Metal2 = 29551 um.
#Total wire length on LAYER Metal3 = 44989 um.
#Total wire length on LAYER Metal4 = 18640 um.
#Total wire length on LAYER Metal5 = 11459 um.
#Total wire length on LAYER Metal6 = 1063 um.
#Total wire length on LAYER Metal7 = 37 um.
#Total wire length on LAYER Metal8 = 9 um.
#Total wire length on LAYER Metal9 = 14 um.
#Total wire length on LAYER Metal10 = 3 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42631
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 42630 (100.0%)
#Up-Via Summary (total 42631):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         21827 (100.0%)         1 (  0.0%)      21828
# Metal2         16641 (100.0%)         0 (  0.0%)      16641
# Metal3          3349 (100.0%)         0 (  0.0%)       3349
# Metal4           729 (100.0%)         0 (  0.0%)        729
# Metal5            66 (100.0%)         0 (  0.0%)         66
# Metal6             8 (100.0%)         0 (  0.0%)          8
# Metal7             4 (100.0%)         0 (  0.0%)          4
# Metal8             4 (100.0%)         0 (  0.0%)          4
# Metal9             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                42630 (100.0%)         1 (  0.0%)      42631 
#
#Max overcon = 5 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.75 (MB)
#Total memory = 1597.39 (MB)
#Peak memory = 1737.17 (MB)
#
#Finished global routing on Wed Feb  5 19:36:37 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1596.57 (MB), peak = 1737.17 (MB)
#Start Track Assignment.
#Done with 10101 horizontal wires in 2 hboxes and 8722 vertical wires in 3 hboxes.
#Done with 2365 horizontal wires in 2 hboxes and 2280 vertical wires in 3 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        31.77 	  0.38%  	  0.00% 	  0.00%
# Metal2     27045.44 	  0.09%  	  0.00% 	  0.01%
# Metal3     40255.62 	  0.19%  	  0.00% 	  0.02%
# Metal4     16319.92 	  0.03%  	  0.00% 	  0.01%
# Metal5     11450.82 	  0.00%  	  0.00% 	  0.00%
# Metal6      1060.49 	  0.00%  	  0.00% 	  0.00%
# Metal7        38.95 	  0.00%  	  0.00% 	  0.00%
# Metal8         7.00 	  0.00%  	  0.00% 	  0.00%
# Metal9        14.62 	  0.00%  	  0.00% 	  0.00%
# Metal10        4.50 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       96229.12  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 104924 um.
#Total half perimeter of net bounding box = 94254 um.
#Total wire length on LAYER Metal1 = 32 um.
#Total wire length on LAYER Metal2 = 29007 um.
#Total wire length on LAYER Metal3 = 44785 um.
#Total wire length on LAYER Metal4 = 18553 um.
#Total wire length on LAYER Metal5 = 11425 um.
#Total wire length on LAYER Metal6 = 1058 um.
#Total wire length on LAYER Metal7 = 39 um.
#Total wire length on LAYER Metal8 = 7 um.
#Total wire length on LAYER Metal9 = 14 um.
#Total wire length on LAYER Metal10 = 4 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42631
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 42630 (100.0%)
#Up-Via Summary (total 42631):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         21827 (100.0%)         1 (  0.0%)      21828
# Metal2         16641 (100.0%)         0 (  0.0%)      16641
# Metal3          3349 (100.0%)         0 (  0.0%)       3349
# Metal4           729 (100.0%)         0 (  0.0%)        729
# Metal5            66 (100.0%)         0 (  0.0%)         66
# Metal6             8 (100.0%)         0 (  0.0%)          8
# Metal7             4 (100.0%)         0 (  0.0%)          4
# Metal8             4 (100.0%)         0 (  0.0%)          4
# Metal9             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                42630 (100.0%)         1 (  0.0%)      42631 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1596.91 (MB), peak = 1737.17 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 7.46 (MB)
#Total memory = 1596.91 (MB)
#Peak memory = 1737.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 27
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1        3        4
#	Metal2        0       23       23
#	Totals        1       26       27
#2214 out of 5427 instances (40.8%) need to be verified(marked ipoed), dirty area = 12.4%.
#   number of violations = 27
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1        3        4
#	Metal2        0       23       23
#	Totals        1       26       27
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1593.04 (MB), peak = 1737.17 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1596.27 (MB), peak = 1737.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 112972 um.
#Total half perimeter of net bounding box = 94254 um.
#Total wire length on LAYER Metal1 = 1544 um.
#Total wire length on LAYER Metal2 = 31785 um.
#Total wire length on LAYER Metal3 = 45821 um.
#Total wire length on LAYER Metal4 = 21372 um.
#Total wire length on LAYER Metal5 = 11376 um.
#Total wire length on LAYER Metal6 = 1045 um.
#Total wire length on LAYER Metal7 = 18 um.
#Total wire length on LAYER Metal8 = 2 um.
#Total wire length on LAYER Metal9 = 10 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46414
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 46413 (100.0%)
#Up-Via Summary (total 46414):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22004 (100.0%)         1 (  0.0%)      22005
# Metal2         19158 (100.0%)         0 (  0.0%)      19158
# Metal3          4382 (100.0%)         0 (  0.0%)       4382
# Metal4           788 (100.0%)         0 (  0.0%)        788
# Metal5            63 (100.0%)         0 (  0.0%)         63
# Metal6             8 (100.0%)         0 (  0.0%)          8
# Metal7             4 (100.0%)         0 (  0.0%)          4
# Metal8             4 (100.0%)         0 (  0.0%)          4
# Metal9             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                46413 (100.0%)         1 (  0.0%)      46414 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -0.64 (MB)
#Total memory = 1596.27 (MB)
#Peak memory = 1737.17 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -0.64 (MB)
#Total memory = 1596.27 (MB)
#Peak memory = 1737.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = -30.70 (MB)
#Total memory = 1558.50 (MB)
#Peak memory = 1737.17 (MB)
#Number of warnings = 1
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb  5 19:37:02 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1538.65 (MB), peak = 1737.17 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.52 (MB), peak = 1737.17 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1890.9M, init mem=1890.9M)
*info: Placed = 5427           (Fixed = 159)
*info: Unplaced = 0           
Placement Density:79.09%(21996/27811)
Placement Density (including fixed std cells):79.09%(21996/27811)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1890.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1890.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Feb  5 19:37:15 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5545)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 51 (skipped).
#Total number of routable nets = 5494.
#Total number of nets in the design = 5545.
#5494 routable nets have routed wires.
#160 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Wed Feb  5 19:37:15 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5509 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.25 (MB), peak = 1737.17 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1548.82 (MB), peak = 1737.17 (MB)
#
#Finished routing data preparation on Wed Feb  5 19:37:18 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.33 (MB)
#Total memory = 1548.82 (MB)
#Peak memory = 1737.17 (MB)
#
#
#Start global routing on Wed Feb  5 19:37:18 2025
#
#
#Start global routing initialization on Wed Feb  5 19:37:18 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.36 (MB)
#Total memory = 1548.82 (MB)
#Peak memory = 1737.17 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.82 (MB), peak = 1737.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 112972 um.
#Total half perimeter of net bounding box = 94254 um.
#Total wire length on LAYER Metal1 = 1544 um.
#Total wire length on LAYER Metal2 = 31785 um.
#Total wire length on LAYER Metal3 = 45821 um.
#Total wire length on LAYER Metal4 = 21372 um.
#Total wire length on LAYER Metal5 = 11376 um.
#Total wire length on LAYER Metal6 = 1045 um.
#Total wire length on LAYER Metal7 = 18 um.
#Total wire length on LAYER Metal8 = 2 um.
#Total wire length on LAYER Metal9 = 10 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46414
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 46413 (100.0%)
#Up-Via Summary (total 46414):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22004 (100.0%)         1 (  0.0%)      22005
# Metal2         19158 (100.0%)         0 (  0.0%)      19158
# Metal3          4382 (100.0%)         0 (  0.0%)       4382
# Metal4           788 (100.0%)         0 (  0.0%)        788
# Metal5            63 (100.0%)         0 (  0.0%)         63
# Metal6             8 (100.0%)         0 (  0.0%)          8
# Metal7             4 (100.0%)         0 (  0.0%)          4
# Metal8             4 (100.0%)         0 (  0.0%)          4
# Metal9             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                46413 (100.0%)         1 (  0.0%)      46414 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1548.82 (MB)
#Peak memory = 1737.17 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1548.82 (MB)
#Peak memory = 1737.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.82 (MB)
#Total memory = 1542.62 (MB)
#Peak memory = 1737.17 (MB)
#Number of warnings = 1
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Feb  5 19:37:19 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1542.72 (MB), peak = 1737.17 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -91.55250 45.62250 324.51650 246.77650
<CMD> zoomBox -147.53650 39.48500 341.95650 276.13700
<CMD> zoomBox -158.08100 4.57950 417.79300 282.99350
<CMD> zoomBox -187.20900 -84.13350 609.84900 301.21500
<CMD> zoomBox -94.75400 -57.67650 582.74500 269.86950
<CMD> zoomBox -191.52250 -84.20550 605.53500 301.14300
<CMD> zoomBox -158.09250 -58.82700 519.40650 268.71900
<CMD> zoomBox -129.67650 -37.25550 446.19750 241.15850
<CMD> zoomBox -105.52300 -18.91950 383.97000 217.73250
<CMD> zoomBox -89.05450 -8.45550 327.01450 192.69850
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5427 and nets=5545 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1905.465M)
<CMD> rcOut -spef report/new_parasitics.spef
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Feb  5 19:38:20 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (191.2000, 182.5900)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:38:20 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Feb  5 19:38:20 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Feb  5 19:38:21 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (191.2000, 182.5900)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:38:21 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Feb  5 19:38:21 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1905.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1905.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveDesign DONE_7_39.enc
#% Begin save design ... (date=02/05 19:39:37, mem=1550.2M)
% Begin Save ccopt configuration ... (date=02/05 19:39:37, mem=1550.2M)
% End Save ccopt configuration ... (date=02/05 19:39:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1550.6M, current mem=1550.6M)
% Begin Save netlist data ... (date=02/05 19:39:37, mem=1550.6M)
Writing Binary DB to DONE_7_39.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/05 19:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.6M, current mem=1550.6M)
Saving symbol-table file ...
Saving congestion map file DONE_7_39.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=02/05 19:39:37, mem=1550.7M)
Saving AAE Data ...
AAE DB initialization (MEM=1905 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=02/05 19:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.3M, current mem=1552.3M)
Saving preference file DONE_7_39.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/05 19:39:37, mem=1552.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/05 19:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.6M, current mem=1552.6M)
Saving PG file DONE_7_39.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Wed Feb  5 19:39:37 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1904.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/05 19:39:37, mem=1552.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/05 19:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.7M, current mem=1552.7M)
% Begin Save routing data ... (date=02/05 19:39:37, mem=1552.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1904.5M) ***
% End Save routing data ... (date=02/05 19:39:38, total cpu=0:00:00.0, real=0:00:01.0, peak res=1552.8M, current mem=1552.8M)
Saving property file DONE_7_39.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1907.5M) ***
#Saving pin access data to file DONE_7_39.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=02/05 19:39:38, mem=1552.8M)
% End Save power constraints data ... (date=02/05 19:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.8M, current mem=1552.8M)
rccorners
rccorners
rccorners
Generated self-contained design DONE_7_39.enc.dat
#% End save design ... (date=02/05 19:39:38, total cpu=0:00:00.6, real=0:00:01.0, peak res=1553.4M, current mem=1553.4M)
*** Message Summary: 0 warning(s), 0 error(s)

rccorners
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5427 and nets=5545 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1902.746M)
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5427 and nets=5545 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1902.746M)
<CMD> rcOut -spf t1c_riscv_cpu.spf -rc_corner rccorners

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5427 and nets=5545 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1902.746M)
<CMD> rcOut -spf t1c_riscv_cpu.spf -rc_corner rccorners

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
<CMD> streamOut ../../../TeamFriday_SingleCycle -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 46
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5427

Ports/Pins                           228
    metal layer Metal2                47
    metal layer Metal3               101
    metal layer Metal4                17
    metal layer Metal5                34
    metal layer Metal6                10
    metal layer Metal7                 4
    metal layer Metal8                 9
    metal layer Metal9                 2
    metal layer Metal10                4

Nets                               55922
    metal layer Metal1              1975
    metal layer Metal2             32549
    metal layer Metal3             17382
    metal layer Metal4              3421
    metal layer Metal5               535
    metal layer Metal6                42
    metal layer Metal7                 8
    metal layer Metal8                 4
    metal layer Metal9                 4
    metal layer Metal10                2

    Via Instances                  46414

Special Nets                         300
    metal layer Metal1               288
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3472

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5724
    metal layer Metal1               258
    metal layer Metal2              3471
    metal layer Metal3              1788
    metal layer Metal4               114
    metal layer Metal5                59
    metal layer Metal6                10
    metal layer Metal7                 5
    metal layer Metal8                 9
    metal layer Metal9                 3
    metal layer Metal10                7


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut ../../../TeamFriday_SingleCycle -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 46
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5427

Ports/Pins                           228
    metal layer Metal2                47
    metal layer Metal3               101
    metal layer Metal4                17
    metal layer Metal5                34
    metal layer Metal6                10
    metal layer Metal7                 4
    metal layer Metal8                 9
    metal layer Metal9                 2
    metal layer Metal10                4

Nets                               55922
    metal layer Metal1              1975
    metal layer Metal2             32549
    metal layer Metal3             17382
    metal layer Metal4              3421
    metal layer Metal5               535
    metal layer Metal6                42
    metal layer Metal7                 8
    metal layer Metal8                 4
    metal layer Metal9                 4
    metal layer Metal10                2

    Via Instances                  46414

Special Nets                         300
    metal layer Metal1               288
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3472

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5724
    metal layer Metal1               258
    metal layer Metal2              3471
    metal layer Metal3              1788
    metal layer Metal4               114
    metal layer Metal5                59
    metal layer Metal6                10
    metal layer Metal7                 5
    metal layer Metal8                 9
    metal layer Metal9                 3
    metal layer Metal10                7


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
