0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v,1721028463,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.gen/sources_1/ip/blk_mem_gen_i/sim/blk_mem_gen_i.v,,blk_mem_gen,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.gen/sources_1/ip/blk_mem_gen_i/sim/blk_mem_gen_i.v,1721197546,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu.v,,blk_mem_gen_i,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.sim/pipe_stage_sims/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_decode.v,1721717262,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_top.v,,tb_decode,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_fetch.v,1721630339,verilog,,,,tb_fetch,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_top.v,1721719179,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_fetch.v,,tb_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu.v,1721458856,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu_control_unit.v,,alu,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu_control_unit.v,1721459482,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/blk_mem_top.v,,alu_control_unit,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/blk_mem_top.v,1721543779,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode.v,,blk_mem_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/dec_top.v,1721717503,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/exec_top.v,,dec_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode.v,1721719792,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode_to_execute_reg_wall.v,,decode,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode_to_execute_reg_wall.v,1721537561,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_to_decode_reg_wall.v,,decode_to_execute_reg_wall,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/exec_top.v,1721546917,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_top.v,,exec_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_to_decode_reg_wall.v,1721617549,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_blk_mem_top.v,,fetch_to_decode_reg_wall,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_top.v,1721634087,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/store_load_top.v,,fetch_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_blk_mem_top.v,1721634082,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/multiop_controller.v,,instr_blk_mem_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_writer.v,1721626197,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_decode.v,,instr_writer,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/multiop_controller.v,1721633139,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/prog_ctr.v,,multiop_controller,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/prog_ctr.v,1721616706,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/reg_file.v,,prog_ctr,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/reg_file.v,1721632530,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/dec_top.v,,reg_file,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/store_load_top.v,1721546917,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_writer.v,,store_load_top,,,,,,,,
C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/top_top.v,1721549971,verilog,,C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/store_load_top.v,,top_top,,,,,,,,
