User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/RRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 536.021um x 446.977um = 239589.012um^2
 |--- Mat Area      = 67.003um x 13.968um = 935.895um^2   (6.778%)
 |--- Subarray Area = 30.370um x 6.984um = 212.107um^2   (7.477%)
 - Area Efficiency = 6.778%
Timing:
 -  Read Latency = 1.950ns
 |--- H-Tree Latency = 123.481ps
 |--- Mat Latency    = 1.827ns
    |--- Predecoder Latency = 159.935ps
    |--- Subarray Latency   = 1.667ns
       |--- Row Decoder Latency = 93.472ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 56.554ps
       |--- Precharge Latency   = 699.571ps
 - Write Latency = 20.508ns
 |--- H-Tree Latency = 61.740ps
 |--- Mat Latency    = 20.446ns
    |--- Predecoder Latency = 159.935ps
    |--- Subarray Latency   = 20.286ns
       |--- Row Decoder Latency = 93.472ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 7.039GB/s
 - Write Bandwidth = 788.718MB/s
Power:
 -  Read Dynamic Energy = 55.451pJ
 |--- H-Tree Dynamic Energy = 23.588pJ
 |--- Mat Dynamic Energy    = 0.996pJ per mat
    |--- Predecoder Dynamic Energy = 0.023pJ
    |--- Subarray Dynamic Energy   = 0.243pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.074pJ
       |--- Bitline & Cell Read Energy = 0.000pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.002pJ
       |--- Precharge Dynamic Energy   = 0.013pJ
 - Write Dynamic Energy = 126.470pJ
 |--- H-Tree Dynamic Energy = 23.588pJ
 |--- Mat Dynamic Energy    = 3.215pJ per mat
    |--- Predecoder Dynamic Energy = 0.023pJ
    |--- Subarray Dynamic Energy   = 0.798pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.074pJ
       |--- Mux Dynamic Energy         = 0.002pJ
 - Leakage Power = 181.583uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 709.309nW per mat

Finished!
