// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pqcrystals_dilithium_5_HH_
#define _pqcrystals_dilithium_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pqcrystals_dilithium_5 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > r_vec_coeffs_address0;
    sc_out< sc_logic > r_vec_coeffs_ce0;
    sc_out< sc_logic > r_vec_coeffs_we0;
    sc_out< sc_lv<32> > r_vec_coeffs_d0;
    sc_out< sc_lv<8> > a_coeffs_address0;
    sc_out< sc_logic > a_coeffs_ce0;
    sc_in< sc_lv<32> > a_coeffs_q0;
    sc_out< sc_lv<10> > v_vec_coeffs_address0;
    sc_out< sc_logic > v_vec_coeffs_ce0;
    sc_in< sc_lv<32> > v_vec_coeffs_q0;


    // Module declarations
    pqcrystals_dilithium_5(sc_module_name name);
    SC_HAS_PROCESS(pqcrystals_dilithium_5);

    ~pqcrystals_dilithium_5();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > i_fu_107_p2;
    sc_signal< sc_lv<3> > i_reg_208;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > zext_ln176_fu_121_p1;
    sc_signal< sc_lv<12> > zext_ln176_reg_213;
    sc_signal< sc_lv<1> > icmp_ln305_fu_101_p2;
    sc_signal< sc_lv<9> > i_5_fu_131_p2;
    sc_signal< sc_lv<9> > i_5_reg_221;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln181_2_fu_151_p1;
    sc_signal< sc_lv<64> > zext_ln181_2_reg_226;
    sc_signal< sc_lv<1> > icmp_ln180_fu_125_p2;
    sc_signal< sc_lv<32> > a_coeffs_load_reg_241;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > v_vec_coeffs_load_reg_246;
    sc_signal< sc_lv<64> > mul_ln181_fu_162_p2;
    sc_signal< sc_lv<64> > mul_ln181_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > trunc_ln18_fu_168_p1;
    sc_signal< sc_lv<32> > trunc_ln18_reg_256;
    sc_signal< sc_lv<32> > t_fu_172_p2;
    sc_signal< sc_lv<32> > t_reg_261;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<55> > mul_ln19_fu_180_p2;
    sc_signal< sc_lv<55> > mul_ln19_reg_266;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > i_0_reg_79;
    sc_signal< sc_lv<9> > i_0_i_reg_90;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln181_fu_137_p1;
    sc_signal< sc_lv<11> > tmp_fu_113_p3;
    sc_signal< sc_lv<12> > zext_ln181_1_fu_142_p1;
    sc_signal< sc_lv<12> > add_ln181_fu_146_p2;
    sc_signal< sc_lv<32> > mul_ln181_fu_162_p0;
    sc_signal< sc_lv<32> > mul_ln181_fu_162_p1;
    sc_signal< sc_lv<32> > mul_ln19_fu_180_p1;
    sc_signal< sc_lv<64> > sext_ln19_1_fu_186_p1;
    sc_signal< sc_lv<64> > add_ln19_fu_189_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_3802001;
    static const sc_lv<55> ap_const_lv55_7FFFFFFF801FFF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_coeffs_address0();
    void thread_a_coeffs_ce0();
    void thread_add_ln181_fu_146_p2();
    void thread_add_ln19_fu_189_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_5_fu_131_p2();
    void thread_i_fu_107_p2();
    void thread_icmp_ln180_fu_125_p2();
    void thread_icmp_ln305_fu_101_p2();
    void thread_mul_ln181_fu_162_p0();
    void thread_mul_ln181_fu_162_p1();
    void thread_mul_ln181_fu_162_p2();
    void thread_mul_ln19_fu_180_p1();
    void thread_mul_ln19_fu_180_p2();
    void thread_r_vec_coeffs_address0();
    void thread_r_vec_coeffs_ce0();
    void thread_r_vec_coeffs_d0();
    void thread_r_vec_coeffs_we0();
    void thread_sext_ln19_1_fu_186_p1();
    void thread_t_fu_172_p2();
    void thread_tmp_fu_113_p3();
    void thread_trunc_ln18_fu_168_p1();
    void thread_v_vec_coeffs_address0();
    void thread_v_vec_coeffs_ce0();
    void thread_zext_ln176_fu_121_p1();
    void thread_zext_ln181_1_fu_142_p1();
    void thread_zext_ln181_2_fu_151_p1();
    void thread_zext_ln181_fu_137_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
