GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\src\my_and.vhd'
Analyzing entity 'my_and'("C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\src\my_and.vhd":9)
Analyzing architecture 'hardware'("C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\src\my_and.vhd":17)
Processing 'my_and(hardware)'("C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\src\my_and.vhd":9)
NOTE  (EX0101) : Current top module is "my_and"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\gwsynthesis\Aula01.vg" completed
[100%] Generate report file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\gwsynthesis\Aula01_syn.rpt.html" completed
GowinSynthesis finish
