<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Setting Up the Verilog Translator (v2lvs)" />
<meta name="abstract" content="You can specify Verilog netlists as input source netlists for your Calibre nmLVS run. The Verilog netlist is translated into an LVS SPICE netlist before Calibre nmLVS is run using the v2lvs translator provided in the Calibre software tree." />
<meta name="description" content="You can specify Verilog netlists as input source netlists for your Calibre nmLVS run. The Verilog netlist is translated into an LVS SPICE netlist before Calibre nmLVS is run using the v2lvs translator provided in the Calibre software tree." />
<meta name="prodname" content="Calibre Interactive User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-19" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="GenerateOnlyChangedTopics" content="no" />
<meta name="IncludeDraftCommentsInChangeLog" content="2021.2" />
<meta name="HighlightColor" content="Pale Yellow" />
<meta name="HighlightChanges" content="yes" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_interactive_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="9" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Interactive™ User’s Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10116,product.id.P10096,product.id.P11800" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idefcc576c-77e0-4beb-a685-23ce5362bbca" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Setting Up the Verilog Translator (v2lvs)</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Setting Up the Verilog Translator (v2lvs)" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10116,product.id.P10096,product.id.P11800" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idefcc576c-77e0-4beb-a685-23ce5362bbca">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Setting Up the Verilog Translator (v2lvs)</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><p class="shortdesc">You can specify
Verilog netlists as input source netlists for your Calibre nmLVS
run. The Verilog netlist is translated into an LVS SPICE netlist
before Calibre nmLVS is run using the v2lvs translator provided
in the Calibre software tree.</p>
<p class="p">The
settings made in the Verilog Translator dialog box are saved in
the runset. </p>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><ol class="ol steps"><li class="li step stepexpand" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__idb71d0b70-f753-443c-8e55-6240a7beb8e9"><span class="ph cmd">Choose <span class="ph menucascade"><span class="ph uicontrol">Setup</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Verilog Translator</span></span>.</span></li>
<li class="li step stepexpand" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__id7b17096a-d44b-4964-a5b4-038d0bb51885"><span class="ph cmd">Click the <span class="ph uicontrol">Libraries</span> tab
in the Setup Verilog Translator dialog box. Enter the location of the
library files (Verilog or SPICE) in the corresponding “Verilog Library
Files” or “SPICE Library Files” fields. If you have included SPICE
files, specify the path in the “Include SPICE files” field.</span></li>
<li class="li step stepexpand" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__idbfe83883-2fbc-4840-b06e-8e5a8c19ab6b"><span class="ph cmd">Click the <span class="ph uicontrol">Strings</span> tab
in the Setup Verilog Translator dialog box to specify options with string
parameters. <a class="xref fm:Table" href="#idefcc576c-77e0-4beb-a685-23ce5362bbca__idc45d8363-ac89-45db-abeb-7a990e809472">Table 1</a> lists the command options for this tab.
Enter the values for the options in the corresponding text field.</span><div class="itemgroup info StepInfo">
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__idc45d8363-ac89-45db-abeb-7a990e809472" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Verilog String Options</span></caption><colgroup><col style="width:1.516in" /><col style="width:1.318in" /><col style="width:3.016in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e186"><p class="p">Dialog Box Option</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e189"><p class="p">Equivalent v2lvs Option</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e192"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Prefix for gate level primitives</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-p <span class="keyword ParameterName OptionalReplaceable">prefix</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Adds the <span class="keyword ParameterName OptionalReplaceable">prefix</span> to
Verilog gate-level primitive cells. This allows construction of specific
SPICE subcircuits that correspond to the Verilog gates used.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Prefix for unnamed pins
&amp; gates</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-u <span class="keyword ParameterName OptionalReplaceable">unnamed_pin_prefix</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Adds the <span class="keyword ParameterName OptionalReplaceable">prefix</span> to
unnamed pin connections in module instantiations, and to unnamed
primitive and gate instantiations.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Change array delimiters
to</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-a <span class="keyword ParameterName OptionalReplaceable">delimiter1</span> <span class="keyword ParameterName OptionalReplaceable">delimiter2</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Changes the array delimiter
characters to the ones you specify. The default delimiters are brackets
( [] ). Use this option to change characters used to describe Verilog
net selections as SPICE nets.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Change illegal SPICE
characters to</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-c <span class="keyword ParameterName OptionalReplaceable">char1</span> [<span class="keyword ParameterName OptionalReplaceable">char2</span>]</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Sets the substitution
characters for characters illegal in SPICE. Parameter <span class="keyword ParameterName OptionalReplaceable">char1</span> replaces
“$”, “,” and “-”. Parameter <span class="keyword ParameterName OptionalReplaceable">char2</span> replaces
“/”. When characters normally illegal in SPICE are encountered in
Verilog, the <span class="keyword ParameterName OptionalReplaceable">char1</span> and <span class="keyword ParameterName OptionalReplaceable">char2</span> characters are
substituted.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Connect pins with 0 value
to net</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-s0 <span class="keyword ParameterName OptionalReplaceable">groundnet</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Specifies that the default
global ground is changed to <span class="keyword ParameterName OptionalReplaceable">groundnet</span>.
The <span class="keyword ParameterName OptionalReplaceable">groundnet</span> is declared
as a .GLOBAL net.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">Connect pins with 1 value
to net</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">-s1 <span class="keyword ParameterName OptionalReplaceable">powernet</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Specifies that the default
global ground is changed to <span class="keyword ParameterName OptionalReplaceable">powernet</span>.
The <span class="keyword ParameterName OptionalReplaceable">powernet</span> is declared
as a .GLOBAL net.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e186 "><p class="p">More v2lvs program options</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e189 "><p class="p">None</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e192 "><p class="p">Allows you to specify
any v2lvs program option that you wish to pass to the translator.</p>
</td>
</tr>
</tbody>
</table>
</div>
</div></li>
<li class="li step stepexpand" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__id2cd040d5-470e-4853-89c5-9be1e0610257"><span class="ph cmd">Click the <span class="ph uicontrol">Options</span> tab
in the Setup Verilog Translator dialog box to specify command options
for the v2lvs translator. The options are described in <a class="xref fm:Table" href="#idefcc576c-77e0-4beb-a685-23ce5362bbca__id02addd8c-7dee-4ca9-8d29-930a9af0ca5a">Table 2</a> along with the equivalent command line
options used by the v2lvs translator.</span><div class="itemgroup info StepInfo">
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__id02addd8c-7dee-4ca9-8d29-930a9af0ca5a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Verilog Translator Options</span></caption><colgroup><col style="width:1.516in" /><col style="width:1.318in" /><col style="width:3.016in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e335"><p class="p">Dialog Box Option</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e338"><p class="p">Equivalent v2lvs Option</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d112874e341"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Use aggregate mode for
bus bits</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-lsr</p>
<p class="p">-lsp</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Unrolls bus bits from
the input Verilog files. If this option is not selected, bus net names
are treated as non-aggregate nets.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Preserve backslash in
escaped identifiers</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-b</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Preserves the backslash
character in escaped identifiers.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Treat warnings as errors</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-w0</p>
<p class="p">-w1</p>
<p class="p">-w2</p>
<p class="p">-w3</p>
<p class="p">-w4</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Sets warning levels to
be treated as errors when encountered:</p>
<p class="p">Level 0: No warnings. </p>
<p class="p">Level 1: Issues warnings about skipped modules
and multiple declarations of modules.</p>
<p class="p">Level 2: All Level 1 warnings and calls to undeclared
modules and pin array width wider than port.</p>
<p class="p">Level 3: All level 2 warnings and called port
array width mismatches and unsupported compiler directives.</p>
<p class="p">Level 4: All level 3 warnings and all ignored
constructs.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Don’t connect supply0/supply1 nets
to global supply</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-sk</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">supply0 and supply1 nets
are not connected to the global power/ground.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Add pins to each subckt</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-addpin</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Adds specified pins to
each subcircuit, if they do not already exist. This option is not compatible
with the “Use positional pin order” option. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Use positional pin order
(don’t use $PINS)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-i</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Sets instance pin connections
in positional order. If this option is not selected, pins are connected
with $PINS.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Create numbered nets
for unconnected pins</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-n</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">All unconnected pins
get numbered net connections starting from 1000.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Generate xRC source template
file</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-t</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">The translator outputs
an xRC source template file to the svdb database directory.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Prefer Calibre-CB license
during license search</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">-cb</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">The translator will attempt
to check out a Calibre Cell/Block license. If it fails, the translator
will attempt to check out a Calibre nmLVS license.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e335 "><p class="p">Always translate before
running Calibre</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e338 "><p class="p">None</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d112874e341 "><p class="p">Translator is run before
every Calibre run. If unchecked, the translator does not run if the
Verilog files are older than the translated SPICE file.</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p"> </p>
</div></li>
<li class="li step stepexpand" id="idefcc576c-77e0-4beb-a685-23ce5362bbca__idca25ab3c-8865-4e19-89f1-ef0a311ab639"><span class="ph cmd">Click <span class="ph uicontrol">OK</span> to
close the dialog box.</span></li>
</ol>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SourceNetlistInputInCalibreInteractiveNmlvs_id719828ce.html" title="Calibre nmLVS comparison runs require a source (or schematic) netlist. Source data can be exported from an connected schematic viewer or exist in database files. Netlist extraction runs do not use a source netlist.">Source Netlist Input in Calibre Interactive nmLVS</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../../calbr_ver_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'V2LVS', 'calbr_ver_user'); return false;">V2LVS [Calibre Verification User's Manual]</a></div>
<div><a class="link" href="../topics/Contain_SourceNetlistInputInCalibreInteractiveNmlvs_id719828ce.html#id719828ce-fa96-469d-887e-aa74087fc71a__" title="Calibre nmLVS comparison runs require a source (or schematic) netlist. Source data can be exported from an connected schematic viewer or exist in database files. Netlist extraction runs do not use a source netlist.">Source Netlist Input in Calibre Interactive nmLVS</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_interactive_user"
                DocTitle = "Calibre® Interactive™ User’s Manual"
                PageTitle = "Setting Up the Verilog Translator (v2lvs)"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_SettingUpVerilogTranslatorV2lvs_idefcc576c.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Interactive™ User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>