[2021-09-09 10:02:57,210]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 10:02:57,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:57,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; ".

Peak memory: 14581760 bytes

[2021-09-09 10:02:57,926]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:58,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 10:02:58,048]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 10:02:58,049]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:58,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
	Report mapping result:
		klut_size()     :296
		klut.num_gates():286
		max delay       :2
		max area        :286
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 8159232 bytes

[2021-09-09 10:02:58,112]mapper_test.py:220:[INFO]: area: 286 level: 2
[2021-09-09 12:02:04,430]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 12:02:04,430]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:05,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; ".

Peak memory: 14577664 bytes

[2021-09-09 12:02:05,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:05,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34287616 bytes

[2021-09-09 12:02:05,292]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 12:02:05,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:07,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
	Report mapping result:
		klut_size()     :296
		klut.num_gates():286
		max delay       :2
		max area        :286
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 14880768 bytes

[2021-09-09 12:02:07,163]mapper_test.py:220:[INFO]: area: 286 level: 2
[2021-09-09 13:32:06,784]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 13:32:06,784]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:07,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; ".

Peak memory: 14585856 bytes

[2021-09-09 13:32:07,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:07,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34562048 bytes

[2021-09-09 13:32:07,608]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 13:32:07,608]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:09,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :286
score:100
	Report mapping result:
		klut_size()     :296
		klut.num_gates():286
		max delay       :2
		max area        :286
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 14753792 bytes

[2021-09-09 13:32:09,597]mapper_test.py:220:[INFO]: area: 286 level: 2
[2021-09-09 15:07:06,499]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 15:07:06,499]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:06,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:06,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 15:07:06,591]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 15:07:06,592]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:08,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 14995456 bytes

[2021-09-09 15:07:08,664]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-09 15:36:10,206]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 15:36:10,206]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:10,207]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:10,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34324480 bytes

[2021-09-09 15:36:10,300]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 15:36:10,300]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:12,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 15163392 bytes

[2021-09-09 15:36:12,343]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-09 16:14:14,160]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 16:14:14,160]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:14,161]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:14,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34590720 bytes

[2021-09-09 16:14:14,254]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 16:14:14,254]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:16,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 14929920 bytes

[2021-09-09 16:14:16,298]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-09 16:48:57,398]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 16:48:57,398]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:57,399]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:57,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34447360 bytes

[2021-09-09 16:48:57,521]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 16:48:57,521]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:59,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 15036416 bytes

[2021-09-09 16:48:59,535]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-09 17:25:18,448]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-09 17:25:18,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:18,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:18,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34471936 bytes

[2021-09-09 17:25:18,544]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-09 17:25:18,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:20,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 15130624 bytes

[2021-09-09 17:25:20,588]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-13 23:30:16,071]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-13 23:30:16,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:16,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:16,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 33980416 bytes

[2021-09-13 23:30:16,197]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-13 23:30:16,197]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:18,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12931072 bytes

[2021-09-13 23:30:18,046]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-13 23:42:27,179]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-13 23:42:27,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:27,180]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:27,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34140160 bytes

[2021-09-13 23:42:27,267]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-13 23:42:27,267]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:27,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 8028160 bytes

[2021-09-13 23:42:27,326]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-14 09:00:07,164]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-14 09:00:07,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:07,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:07,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34230272 bytes

[2021-09-14 09:00:07,252]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-14 09:00:07,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:09,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 15126528 bytes

[2021-09-14 09:00:09,095]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-14 09:21:26,047]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-14 09:21:26,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:26,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:26,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34463744 bytes

[2021-09-14 09:21:26,141]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-14 09:21:26,142]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:26,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 8523776 bytes

[2021-09-14 09:21:26,211]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-15 15:33:32,300]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-15 15:33:32,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:32,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:32,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34242560 bytes

[2021-09-15 15:33:32,380]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-15 15:33:32,380]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:34,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 14249984 bytes

[2021-09-15 15:33:34,008]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-15 15:54:47,673]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-15 15:54:47,673]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:47,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:47,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34103296 bytes

[2021-09-15 15:54:47,758]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-15 15:54:47,759]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:47,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 7864320 bytes

[2021-09-15 15:54:47,815]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-18 14:04:00,637]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-18 14:04:00,638]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:00,638]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:00,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34050048 bytes

[2021-09-18 14:04:00,722]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-18 14:04:00,723]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:02,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 13242368 bytes

[2021-09-18 14:04:02,420]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-18 16:28:34,452]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-18 16:28:34,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:34,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:34,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34013184 bytes

[2021-09-18 16:28:34,576]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-18 16:28:34,577]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:36,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12566528 bytes

[2021-09-18 16:28:36,478]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-22 08:59:00,121]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-22 08:59:00,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:00,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:00,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34226176 bytes

[2021-09-22 08:59:00,247]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-22 08:59:00,247]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:01,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11538432 bytes

[2021-09-22 08:59:01,108]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-22 11:27:14,478]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-22 11:27:14,479]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:14,479]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:14,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34222080 bytes

[2021-09-22 11:27:14,558]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-22 11:27:14,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:16,219]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12107776 bytes

[2021-09-22 11:27:16,220]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-23 16:46:17,913]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-23 16:46:17,914]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:17,914]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:17,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34185216 bytes

[2021-09-23 16:46:17,994]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-23 16:46:17,994]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:19,716]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12599296 bytes

[2021-09-23 16:46:19,717]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-23 17:09:17,309]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-23 17:09:17,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:17,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:17,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34365440 bytes

[2021-09-23 17:09:17,392]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-23 17:09:17,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:19,052]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11997184 bytes

[2021-09-23 17:09:19,053]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-23 18:10:54,239]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-23 18:10:54,239]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:54,240]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:54,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34091008 bytes

[2021-09-23 18:10:54,319]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-23 18:10:54,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:55,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12472320 bytes

[2021-09-23 18:10:55,974]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-27 16:38:01,282]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-27 16:38:01,282]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:01,282]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:01,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34115584 bytes

[2021-09-27 16:38:01,362]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-27 16:38:01,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:03,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12574720 bytes

[2021-09-27 16:38:03,070]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-27 17:44:45,156]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-27 17:44:45,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:45,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:45,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34254848 bytes

[2021-09-27 17:44:45,245]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-27 17:44:45,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:46,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
balancing!
	current map manager:
		current min nodes:313
		current min depth:3
rewriting!
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12697600 bytes

[2021-09-27 17:44:46,936]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-28 02:10:59,790]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-28 02:10:59,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:59,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:59,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34201600 bytes

[2021-09-28 02:10:59,868]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-28 02:10:59,869]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:01,547]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12709888 bytes

[2021-09-28 02:11:01,548]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-28 16:50:23,950]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-28 16:50:23,950]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:23,950]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:24,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34271232 bytes

[2021-09-28 16:50:24,034]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-28 16:50:24,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:25,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12017664 bytes

[2021-09-28 16:50:25,704]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-09-28 17:29:26,625]mapper_test.py:79:[INFO]: run case "dec"
[2021-09-28 17:29:26,626]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:26,626]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:26,709]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34390016 bytes

[2021-09-28 17:29:26,712]mapper_test.py:156:[INFO]: area: 288 level: 2
[2021-09-28 17:29:26,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:28,426]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 12132352 bytes

[2021-09-28 17:29:28,427]mapper_test.py:220:[INFO]: area: 288 level: 2
[2021-10-09 10:42:41,616]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-09 10:42:41,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:41,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:41,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34037760 bytes

[2021-10-09 10:42:41,693]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-09 10:42:41,694]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:41,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 8138752 bytes

[2021-10-09 10:42:41,783]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-09 11:25:14,139]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-09 11:25:14,139]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:14,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:14,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34107392 bytes

[2021-10-09 11:25:14,218]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-09 11:25:14,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:14,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 7974912 bytes

[2021-10-09 11:25:14,306]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-09 16:32:55,729]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-09 16:32:55,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:55,729]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:55,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34103296 bytes

[2021-10-09 16:32:55,805]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-09 16:32:55,806]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:56,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11280384 bytes

[2021-10-09 16:32:56,660]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-09 16:50:03,123]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-09 16:50:03,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:03,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:03,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34316288 bytes

[2021-10-09 16:50:03,202]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-09 16:50:03,203]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:04,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11280384 bytes

[2021-10-09 16:50:04,040]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-12 11:00:44,285]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-12 11:00:44,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:44,286]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:44,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34091008 bytes

[2021-10-12 11:00:44,369]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-12 11:00:44,369]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:46,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11345920 bytes

[2021-10-12 11:00:46,189]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-12 11:19:30,320]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-12 11:19:30,321]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:30,321]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:30,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34086912 bytes

[2021-10-12 11:19:30,411]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-12 11:19:30,412]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:30,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 7733248 bytes

[2021-10-12 11:19:30,510]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-12 13:36:12,683]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-12 13:36:12,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:12,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:12,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34279424 bytes

[2021-10-12 13:36:12,805]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-12 13:36:12,806]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:14,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11382784 bytes

[2021-10-12 13:36:14,573]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-12 15:06:53,071]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-12 15:06:53,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:53,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:53,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34131968 bytes

[2021-10-12 15:06:53,194]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-12 15:06:53,195]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:54,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11681792 bytes

[2021-10-12 15:06:54,931]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-12 18:51:50,372]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-12 18:51:50,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:50,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:50,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34344960 bytes

[2021-10-12 18:51:50,463]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-12 18:51:50,464]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:52,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11759616 bytes

[2021-10-12 18:51:52,201]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-18 11:45:22,656]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-18 11:45:22,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:22,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:22,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34086912 bytes

[2021-10-18 11:45:22,741]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-18 11:45:22,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:24,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11796480 bytes

[2021-10-18 11:45:24,461]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-18 12:04:19,334]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-18 12:04:19,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34226176 bytes

[2021-10-18 12:04:19,417]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-18 12:04:19,418]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6631424 bytes

[2021-10-18 12:04:19,458]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-19 14:12:16,150]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-19 14:12:16,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34091008 bytes

[2021-10-19 14:12:16,234]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-19 14:12:16,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6688768 bytes

[2021-10-19 14:12:16,276]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-22 13:34:34,721]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-22 13:34:34,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:34,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:34,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 13:34:34,801]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-22 13:34:34,802]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:34,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 9555968 bytes

[2021-10-22 13:34:34,935]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-22 13:55:27,486]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-22 13:55:27,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:27,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:27,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34410496 bytes

[2021-10-22 13:55:27,570]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-22 13:55:27,570]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:27,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 9482240 bytes

[2021-10-22 13:55:27,706]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-22 14:02:36,831]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-22 14:02:36,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:36,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:36,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34271232 bytes

[2021-10-22 14:02:36,951]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-22 14:02:36,951]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:36,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6561792 bytes

[2021-10-22 14:02:36,999]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-22 14:05:57,806]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-22 14:05:57,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:57,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:57,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34283520 bytes

[2021-10-22 14:05:57,885]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-22 14:05:57,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:57,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6590464 bytes

[2021-10-22 14:05:57,931]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-23 13:34:49,582]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-23 13:34:49,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:49,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:49,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 33951744 bytes

[2021-10-23 13:34:49,664]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-23 13:34:49,664]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:51,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11624448 bytes

[2021-10-23 13:34:51,371]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-24 17:46:29,463]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-24 17:46:29,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:29,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:29,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34320384 bytes

[2021-10-24 17:46:29,544]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-24 17:46:29,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:31,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11743232 bytes

[2021-10-24 17:46:31,263]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-24 18:06:55,138]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-24 18:06:55,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:55,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:55,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34279424 bytes

[2021-10-24 18:06:55,221]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-24 18:06:55,221]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:56,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
	current map manager:
		current min nodes:313
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :288
score:100
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11644928 bytes

[2021-10-24 18:06:56,929]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-26 10:25:50,666]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-26 10:25:50,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:50,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:50,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34091008 bytes

[2021-10-26 10:25:50,749]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-26 10:25:50,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:50,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	current map manager:
		current min nodes:313
		current min depth:3
	Report mapping result:
		klut_size()     :297
		klut.num_gates():287
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6479872 bytes

[2021-10-26 10:25:50,796]mapper_test.py:224:[INFO]: area: 287 level: 2
[2021-10-26 11:04:48,492]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-26 11:04:48,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:48,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:48,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34009088 bytes

[2021-10-26 11:04:48,615]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-26 11:04:48,615]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:50,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :297
		klut.num_gates():287
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11464704 bytes

[2021-10-26 11:04:50,400]mapper_test.py:224:[INFO]: area: 287 level: 2
[2021-10-26 11:25:28,677]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-26 11:25:28,678]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:28,678]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:28,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 11:25:28,761]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-26 11:25:28,761]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:30,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :297
		klut.num_gates():287
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11554816 bytes

[2021-10-26 11:25:30,466]mapper_test.py:224:[INFO]: area: 287 level: 2
[2021-10-26 12:23:34,517]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-26 12:23:34,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:34,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:34,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34197504 bytes

[2021-10-26 12:23:34,600]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-26 12:23:34,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:36,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 11546624 bytes

[2021-10-26 12:23:36,311]mapper_test.py:224:[INFO]: area: 288 level: 2
[2021-10-26 14:13:19,026]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-26 14:13:19,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34066432 bytes

[2021-10-26 14:13:19,107]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-26 14:13:19,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :297
		klut.num_gates():287
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :257
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6225920 bytes

[2021-10-26 14:13:19,149]mapper_test.py:224:[INFO]: area: 287 level: 2
[2021-10-29 16:10:24,204]mapper_test.py:79:[INFO]: run case "dec"
[2021-10-29 16:10:24,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:24,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:24,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34136064 bytes

[2021-10-29 16:10:24,329]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-10-29 16:10:24,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:24,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :304
		klut.num_gates():294
		max delay       :3
		max area        :294
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :260
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
Peak memory: 6492160 bytes

[2021-10-29 16:10:24,376]mapper_test.py:224:[INFO]: area: 294 level: 3
[2021-11-03 09:52:17,233]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-03 09:52:17,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34140160 bytes

[2021-11-03 09:52:17,323]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-03 09:52:17,323]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,384]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :304
		klut.num_gates():294
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :260
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig_output.v
	Peak memory: 6766592 bytes

[2021-11-03 09:52:17,385]mapper_test.py:226:[INFO]: area: 294 level: 2
[2021-11-03 10:04:28,097]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-03 10:04:28,098]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:28,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34172928 bytes

[2021-11-03 10:04:28,178]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-03 10:04:28,178]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,240]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig_output.v
	Peak memory: 6893568 bytes

[2021-11-03 10:04:28,241]mapper_test.py:226:[INFO]: area: 272 level: 2
[2021-11-03 13:44:27,802]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-03 13:44:27,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:27,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:27,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 13:44:27,923]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-03 13:44:27,924]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:27,994]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig_output.v
	Peak memory: 6864896 bytes

[2021-11-03 13:44:27,995]mapper_test.py:226:[INFO]: area: 272 level: 2
[2021-11-03 13:50:43,228]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-03 13:50:43,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34156544 bytes

[2021-11-03 13:50:43,311]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-03 13:50:43,311]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,377]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig_output.v
	Peak memory: 7032832 bytes

[2021-11-03 13:50:43,377]mapper_test.py:226:[INFO]: area: 272 level: 2
[2021-11-04 15:57:40,394]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-04 15:57:40,395]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34250752 bytes

[2021-11-04 15:57:40,480]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-04 15:57:40,480]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,545]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig_output.v
	Peak memory: 7016448 bytes

[2021-11-04 15:57:40,546]mapper_test.py:226:[INFO]: area: 272 level: 2
[2021-11-16 12:28:29,562]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-16 12:28:29,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:29,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:29,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34082816 bytes

[2021-11-16 12:28:29,645]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-16 12:28:29,645]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,688]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007566 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6483968 bytes

[2021-11-16 12:28:29,689]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-16 14:17:26,989]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-16 14:17:26,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:26,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34091008 bytes

[2021-11-16 14:17:27,084]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-16 14:17:27,084]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,132]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007758 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6529024 bytes

[2021-11-16 14:17:27,133]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-16 14:23:47,627]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-16 14:23:47,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:47,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:47,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34004992 bytes

[2021-11-16 14:23:47,751]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-16 14:23:47,752]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:47,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.011434 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6561792 bytes

[2021-11-16 14:23:47,819]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-17 16:36:26,460]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-17 16:36:26,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:26,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34189312 bytes

[2021-11-17 16:36:26,545]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-17 16:36:26,545]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,589]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007243 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6455296 bytes

[2021-11-17 16:36:26,589]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-18 10:19:03,170]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-18 10:19:03,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34168832 bytes

[2021-11-18 10:19:03,254]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-18 10:19:03,255]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,309]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.016425 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6713344 bytes

[2021-11-18 10:19:03,309]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-23 16:11:53,728]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-23 16:11:53,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:53,729]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:53,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34086912 bytes

[2021-11-23 16:11:53,846]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-23 16:11:53,846]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:53,919]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.024998 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6819840 bytes

[2021-11-23 16:11:53,920]mapper_test.py:228:[INFO]: area: 288 level: 2
[2021-11-23 16:42:52,196]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-23 16:42:52,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:52,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34467840 bytes

[2021-11-23 16:42:52,282]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-23 16:42:52,283]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:52,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.016892 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6750208 bytes

[2021-11-23 16:42:52,341]mapper_test.py:228:[INFO]: area: 288 level: 2
[2021-11-24 11:39:05,387]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 11:39:05,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34086912 bytes

[2021-11-24 11:39:05,471]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 11:39:05,471]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,511]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.000497 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6483968 bytes

[2021-11-24 11:39:05,511]mapper_test.py:228:[INFO]: area: 288 level: 2
[2021-11-24 12:02:19,638]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 12:02:19,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:19,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:19,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34185216 bytes

[2021-11-24 12:02:19,720]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 12:02:19,720]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:19,761]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.000416 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6504448 bytes

[2021-11-24 12:02:19,761]mapper_test.py:228:[INFO]: area: 288 level: 2
[2021-11-24 12:06:05,865]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 12:06:05,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:05,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:05,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 12:06:05,948]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 12:06:05,948]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:05,990]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007236 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6582272 bytes

[2021-11-24 12:06:05,991]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-24 12:11:42,079]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 12:11:42,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34066432 bytes

[2021-11-24 12:11:42,167]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 12:11:42,168]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,208]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00223 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-24 12:11:42,208]mapper_test.py:228:[INFO]: area: 288 level: 2
[2021-11-24 12:58:04,717]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 12:58:04,718]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:04,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:04,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34050048 bytes

[2021-11-24 12:58:04,807]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 12:58:04,807]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:04,856]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007258 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 6377472 bytes

[2021-11-24 12:58:04,857]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-24 13:11:50,068]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 13:11:50,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:50,069]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:50,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 13:11:50,191]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 13:11:50,191]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:51,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.007177 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():272
		max delay       :2
		max area        :272
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 12025856 bytes

[2021-11-24 13:11:51,909]mapper_test.py:228:[INFO]: area: 272 level: 2
[2021-11-24 13:34:43,233]mapper_test.py:79:[INFO]: run case "dec"
[2021-11-24 13:34:43,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:43,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:43,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     304.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
P:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =     2192.  T =     0.00 sec
F:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
A:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
E:  Del =    2.00.  Ar =     288.0.  Edge =      640.  Cut =      400.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %
Peak memory: 34471936 bytes

[2021-11-24 13:34:43,330]mapper_test.py:160:[INFO]: area: 288 level: 2
[2021-11-24 13:34:43,331]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:45,037]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
Mapping time: 0.000409 secs
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v
	Peak memory: 11747328 bytes

[2021-11-24 13:34:45,038]mapper_test.py:228:[INFO]: area: 288 level: 2
