
bldc_driver_controller_runj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a230  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800a408  0800a408  0000b408  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4c8  0800a4c8  0000c118  2**0
                  CONTENTS
  4 .ARM          00000000  0800a4c8  0800a4c8  0000c118  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a4c8  0800a4c8  0000c118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a4c8  0800a4c8  0000b4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800a4d4  0800a4d4  0000b4d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  0800a4dc  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000063c  20000118  0800a5f4  0000c118  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  0800a5f4  0000c754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e357  00000000  00000000  0000c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055e8  00000000  00000000  0003a49f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b88  00000000  00000000  0003fa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001516  00000000  00000000  00041610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002803c  00000000  00000000  00042b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025125  00000000  00000000  0006ab62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eea5c  00000000  00000000  0008fc87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017e6e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ee0  00000000  00000000  0017e728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  00186608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000118 	.word	0x20000118
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a3f0 	.word	0x0800a3f0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000011c 	.word	0x2000011c
 8000214:	0800a3f0 	.word	0x0800a3f0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b9e:	eef0 7ae7 	vabs.f32	s15, s15
 8000ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <_ZN17AS5048A_interfaceC1Ev>:
	    .command_parity_bit = 15
};



AS5048A_interface::AS5048A_interface() {
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	4a1f      	ldr	r2, [pc, #124]	@ (8000c38 <_ZN17AS5048A_interfaceC1Ev+0x88>)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f04f 0200 	mov.w	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	@ 0x24
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f04f 0200 	mov.w	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	f04f 0200 	mov.w	r2, #0
 8000bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a0e      	ldr	r2, [pc, #56]	@ (8000c3c <_ZN17AS5048A_interfaceC1Ev+0x8c>)
 8000c02:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a0e      	ldr	r2, [pc, #56]	@ (8000c40 <_ZN17AS5048A_interfaceC1Ev+0x90>)
 8000c08:	645a      	str	r2, [r3, #68]	@ 0x44
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2212      	movs	r2, #18
 8000c0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	334c      	adds	r3, #76	@ 0x4c
 8000c14:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8000c44 <_ZN17AS5048A_interfaceC1Ev+0x94>
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 fc23 	bl	8001464 <_ZN13LowPassFilterC1Ef>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	3358      	adds	r3, #88	@ 0x58
 8000c22:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8000c48 <_ZN17AS5048A_interfaceC1Ev+0x98>
 8000c26:	4618      	mov	r0, r3
 8000c28:	f000 fc1c 	bl	8001464 <_ZN13LowPassFilterC1Ef>
	// TODO Auto-generated constructor stub

}
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	0800a410 	.word	0x0800a410
 8000c3c:	c640e400 	.word	0xc640e400
 8000c40:	ffffcfc7 	.word	0xffffcfc7
 8000c44:	3c23d70a 	.word	0x3c23d70a
 8000c48:	3e4ccccd 	.word	0x3e4ccccd

08000c4c <_ZN17AS5048A_interfaceD1Ev>:

AS5048A_interface::~AS5048A_interface() {
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <_ZN17AS5048A_interfaceD1Ev+0x1c>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	0800a410 	.word	0x0800a410

08000c6c <_ZN17AS5048A_interfaceD0Ev>:
AS5048A_interface::~AS5048A_interface() {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
}
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff ffe9 	bl	8000c4c <_ZN17AS5048A_interfaceD1Ev>
 8000c7a:	2164      	movs	r1, #100	@ 0x64
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f008 f95b 	bl	8008f38 <_ZdlPvj>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4618      	mov	r0, r3
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <_ZN17AS5048A_interface22MagneticSensorSPI_initEv>:

/**
 * @brief Initialize SPI for Magnetic Sensor with AS5048A_SPI
*/
void AS5048A_interface::MagneticSensorSPI_init() 
{
 8000c8c:	b5b0      	push	{r4, r5, r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	struct MagneticSensorSPIConfig_s config = AS5048A_SPI;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x74>)
 8000c96:	f107 040c 	add.w	r4, r7, #12
 8000c9a:	461d      	mov	r5, r3
 8000c9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca0:	682b      	ldr	r3, [r5, #0]
 8000ca2:	6023      	str	r3, [r4, #0]
	// angle read register of the magnetic sensor
	angle_register = config.angle_registers ? config.angle_registers : DEF_ANGLE_REGISTER;
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x22>
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	e001      	b.n	8000cb2 <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x26>
 8000cae:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	6193      	str	r3, [r2, #24]
	// register maximum value (counts per revolution)
	cpr = pow(2, config.bit_resolution);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	2002      	movs	r0, #2
 8000cbc:	f000 fa0d 	bl	80010da <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8000cc0:	ec53 2b10 	vmov	r2, r3, d0
 8000cc4:	4610      	mov	r0, r2
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f7ff ff12 	bl	8000af0 <__aeabi_d2f>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	605a      	str	r2, [r3, #4]
	bit_resolution = config.bit_resolution;
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	609a      	str	r2, [r3, #8]

	command_parity_bit = config.command_parity_bit; 	// for backwards compatibility
 8000cd8:	69fa      	ldr	r2, [r7, #28]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	60da      	str	r2, [r3, #12]
	command_rw_bit = config.command_rw_bit; 			// for backwards compatibility
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	611a      	str	r2, [r3, #16]
	data_start_bit = config.data_start_bit; 			// for backwards compatibility
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	615a      	str	r2, [r3, #20]

	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	2110      	movs	r1, #16
 8000cee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf2:	f005 f995 	bl	8006020 <HAL_GPIO_WritePin>
}
 8000cf6:	bf00      	nop
 8000cf8:	3720      	adds	r7, #32
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000000 	.word	0x20000000

08000d04 <_ZN17AS5048A_interface11Sensor_initEv>:

/**
 * @brief Initialize the variable of encoder
*/
void AS5048A_interface::Sensor_init()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	// initialize all the internal variables of Sensor to ensure a "smooth" startup (without a 'jump' from zero)
	getSensorAngle(); 
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f000 f8c1 	bl	8000e94 <_ZN17AS5048A_interface14getSensorAngleEv>
	vel_angle_prev = getSensorAngle();
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f000 f8be 	bl	8000e94 <_ZN17AS5048A_interface14getSensorAngleEv>
 8000d18:	eef0 7a40 	vmov.f32	s15, s0
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	vel_angle_prev_ts = micros();
 8000d22:	f000 f951 	bl	8000fc8 <_ZN17AS5048A_interface6microsEv>
 8000d26:	4603      	mov	r3, r0
 8000d28:	461a      	mov	r2, r3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(1);		// Wait for collecting data
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f002 fc12 	bl	8003558 <HAL_Delay>
	getSensorAngle();
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f000 f8ad 	bl	8000e94 <_ZN17AS5048A_interface14getSensorAngleEv>
	angle_prev = getSensorAngle(); 
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f8aa 	bl	8000e94 <_ZN17AS5048A_interface14getSensorAngleEv>
 8000d40:	eef0 7a40 	vmov.f32	s15, s0
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	edc3 7a07 	vstr	s15, [r3, #28]
	angle_prev_ts = micros();
 8000d4a:	f000 f93d 	bl	8000fc8 <_ZN17AS5048A_interface6microsEv>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	461a      	mov	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	621a      	str	r2, [r3, #32]
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <_ZN17AS5048A_interface17spiCalcEvenParityEt>:

/**
 * @brief Utility function used to calculate even parity of word
 */
uint8_t AS5048A_interface::spiCalcEvenParity(uint16_t value) 
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b085      	sub	sp, #20
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	460b      	mov	r3, r1
 8000d68:	807b      	strh	r3, [r7, #2]
	uint8_t cnt = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	for (i = 0; i < 16; i++) 
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73bb      	strb	r3, [r7, #14]
 8000d72:	e00d      	b.n	8000d90 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x32>
	{
		if (value & 0x1)
 8000d74:	887b      	ldrh	r3, [r7, #2]
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x26>
			cnt++;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	3301      	adds	r3, #1
 8000d82:	73fb      	strb	r3, [r7, #15]
		value >>= 1;
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	085b      	lsrs	r3, r3, #1
 8000d88:	807b      	strh	r3, [r7, #2]
	for (i = 0; i < 16; i++) 
 8000d8a:	7bbb      	ldrb	r3, [r7, #14]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	73bb      	strb	r3, [r7, #14]
 8000d90:	7bbb      	ldrb	r3, [r7, #14]
 8000d92:	2b0f      	cmp	r3, #15
 8000d94:	d9ee      	bls.n	8000d74 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x16>
	}
	return cnt & 0x1;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
 8000d98:	f003 0301 	and.w	r3, r3, #1
 8000d9c:	b2db      	uxtb	r3, r3
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3714      	adds	r7, #20
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
	...

08000dac <_ZN17AS5048A_interface4readEt>:
 * @brief Read a register from the SPI encoder sensor
 * 		  Takes the address of the register as a 16 bit word
 * @return the value of the register
 */
uint16_t AS5048A_interface::read(uint16_t angle_register) 
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af02      	add	r7, sp, #8
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	807b      	strh	r3, [r7, #2]
	uint16_t register_value;
	uint16_t command = angle_register;
 8000db8:	887b      	ldrh	r3, [r7, #2]
 8000dba:	817b      	strh	r3, [r7, #10]

	if (command_rw_bit > 0)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	691b      	ldr	r3, [r3, #16]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	dd0b      	ble.n	8000ddc <_ZN17AS5048A_interface4readEt+0x30>
	{
		command = angle_register | (1 << command_rw_bit);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	691b      	ldr	r3, [r3, #16]
 8000dc8:	2201      	movs	r2, #1
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	b21a      	sxth	r2, r3
 8000dd0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	817b      	strh	r3, [r7, #10]
	}
	if (command_parity_bit > 0)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	dd11      	ble.n	8000e08 <_ZN17AS5048A_interface4readEt+0x5c>
	{
		//Add a parity bit on the the MSB
		command |= ((uint16_t) spiCalcEvenParity(command) << command_parity_bit);
 8000de4:	897b      	ldrh	r3, [r7, #10]
 8000de6:	4619      	mov	r1, r3
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff ffb8 	bl	8000d5e <_ZN17AS5048A_interface17spiCalcEvenParityEt>
 8000dee:	4603      	mov	r3, r0
 8000df0:	461a      	mov	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	b21a      	sxth	r2, r3
 8000dfc:	897b      	ldrh	r3, [r7, #10]
 8000dfe:	b21b      	sxth	r3, r3
 8000e00:	4313      	orrs	r3, r2
 8000e02:	b21b      	sxth	r3, r3
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	817b      	strh	r3, [r7, #10]
	}

	//>>>> SPI - begin transaction <<<<
	//Send the command
	//  spi->transfer16(command);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e10:	f005 f906 	bl	8006020 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &command, (uint8_t*) &register_value, sizeof(register_value) / sizeof(uint16_t), 100);
 8000e14:	f107 020c 	add.w	r2, r7, #12
 8000e18:	f107 010a 	add.w	r1, r7, #10
 8000e1c:	2364      	movs	r3, #100	@ 0x64
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	2301      	movs	r3, #1
 8000e22:	4813      	ldr	r0, [pc, #76]	@ (8000e70 <_ZN17AS5048A_interface4readEt+0xc4>)
 8000e24:	f006 f9a5 	bl	8007172 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2110      	movs	r1, #16
 8000e2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e30:	f005 f8f6 	bl	8006020 <HAL_GPIO_WritePin>
//	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) & command, (uint8_t*) &register_value, sizeof(register_value) / sizeof(uint16_t), 100);
//	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);

	//>>>> SPI - end transaction <<<<

	register_value = register_value >> (1 + data_start_bit - bit_resolution); //this should shift data to the rightmost bits of the word
 8000e34:	89bb      	ldrh	r3, [r7, #12]
 8000e36:	4619      	mov	r1, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	1c5a      	adds	r2, r3, #1
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	fa41 f303 	asr.w	r3, r1, r3
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	81bb      	strh	r3, [r7, #12]
	uint16_t data_mask = 0xFFFF >> (16 - bit_resolution);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f1c3 0310 	rsb	r3, r3, #16
 8000e54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e58:	fa42 f303 	asr.w	r3, r2, r3
 8000e5c:	81fb      	strh	r3, [r7, #14]
	return register_value & data_mask; // Return the data, stripping the non data (e.g parity) bits
 8000e5e:	89ba      	ldrh	r2, [r7, #12]
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	4013      	ands	r3, r2
 8000e64:	b29b      	uxth	r3, r3
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000550 	.word	0x20000550

08000e74 <_ZN17AS5048A_interface11getRawCountEv>:
 * @brief Reading the raw counter of the magnetic sensor
 * 
 * @return raw data from SPI signal [16-bits word]
*/
int AS5048A_interface::getRawCount() 
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	return (int) read(angle_register);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	4619      	mov	r1, r3
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ff91 	bl	8000dac <_ZN17AS5048A_interface4readEt>
 8000e8a:	4603      	mov	r3, r0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <_ZN17AS5048A_interface14getSensorAngleEv>:
 * @brief Get absolute angular position from raw data of encoder
 *
 * @return absolute angular position [radians]
 */
float AS5048A_interface::getSensorAngle() 
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	return (getRawCount() / (float) cpr) * _2PI;
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f7ff ffe9 	bl	8000e74 <_ZN17AS5048A_interface11getRawCountEv>
 8000ea2:	ee07 0a90 	vmov	s15, r0
 8000ea6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	ed93 7a01 	vldr	s14, [r3, #4]
 8000eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eb4:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8000ec8 <_ZN17AS5048A_interface14getSensorAngleEv+0x34>
 8000eb8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40c90fdb 	.word	0x40c90fdb

08000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>:
 * 
 * @return absolute angular position with number of round [radians]
 * 
*/
float AS5048A_interface::get_full_rotation_angle() 
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	return (float) full_rotations * _2PI + angle_prev;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed8:	ee07 3a90 	vmov	s15, r3
 8000edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ee0:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000f00 <_ZN17AS5048A_interface23get_full_rotation_angleEv+0x34>
 8000ee4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	edd3 7a07 	vldr	s15, [r3, #28]
 8000eee:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000ef2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	40c90fdb 	.word	0x40c90fdb
 8000f04:	00000000 	.word	0x00000000

08000f08 <_ZN17AS5048A_interface17getSensorVelocityEv>:
 * @brief Get angular velocity from angular position
 * 
 * @return angular velocity [radians/second]
*/
float AS5048A_interface::getSensorVelocity() 
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	// calculate sample time
	float Ts = (angle_prev_ts - vel_angle_prev_ts) * 1e-6;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a1a      	ldr	r2, [r3, #32]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff face 	bl	80004bc <__aeabi_i2d>
 8000f20:	a327      	add	r3, pc, #156	@ (adr r3, 8000fc0 <_ZN17AS5048A_interface17getSensorVelocityEv+0xb8>)
 8000f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f26:	f7ff fb33 	bl	8000590 <__aeabi_dmul>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff fddd 	bl	8000af0 <__aeabi_d2f>
 8000f36:	4603      	mov	r3, r0
 8000f38:	60fb      	str	r3, [r7, #12]
	// quick fix for strange cases (micros overflow)
	if (Ts <= 0)
 8000f3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f46:	d801      	bhi.n	8000f4c <_ZN17AS5048A_interface17getSensorVelocityEv+0x44>
		Ts = 1e-3f;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <_ZN17AS5048A_interface17getSensorVelocityEv+0xb0>)
 8000f4a:	60fb      	str	r3, [r7, #12]
	// velocity calculation
	vel_prev = ((float)(full_rotations - vel_full_rotations) * _2PI + (angle_prev - vel_angle_prev)) / Ts;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	ee07 3a90 	vmov	s15, r3
 8000f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f5e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000fbc <_ZN17AS5048A_interface17getSensorVelocityEv+0xb4>
 8000f62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	edd3 6a07 	vldr	s13, [r3, #28]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000f72:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f76:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000f7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	// save variables for future pass
	vel_angle_prev = angle_prev;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	69da      	ldr	r2, [r3, #28]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	625a      	str	r2, [r3, #36]	@ 0x24
	vel_full_rotations = full_rotations;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	639a      	str	r2, [r3, #56]	@ 0x38
	vel_angle_prev_ts = angle_prev_ts;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6a1a      	ldr	r2, [r3, #32]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	629a      	str	r2, [r3, #40]	@ 0x28
	return vel_prev;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fa4:	ee07 3a90 	vmov	s15, r3
}
 8000fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	f3af 8000 	nop.w
 8000fb8:	3a83126f 	.word	0x3a83126f
 8000fbc:	40c90fdb 	.word	0x40c90fdb
 8000fc0:	a0b5ed8d 	.word	0xa0b5ed8d
 8000fc4:	3eb0c6f7 	.word	0x3eb0c6f7

08000fc8 <_ZN17AS5048A_interface6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t AS5048A_interface::micros(void) 
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <_ZN17AS5048A_interface6microsEv+0x24>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <_ZN17AS5048A_interface6microsEv+0x28>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4907      	ldr	r1, [pc, #28]	@ (8000ff4 <_ZN17AS5048A_interface6microsEv+0x2c>)
 8000fd6:	fba1 1303 	umull	r1, r3, r1, r3
 8000fda:	0c9b      	lsrs	r3, r3, #18
 8000fdc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e0001000 	.word	0xe0001000
 8000ff0:	200000ac 	.word	0x200000ac
 8000ff4:	431bde83 	.word	0x431bde83

08000ff8 <_ZN17AS5048A_interface12updateSensorEv>:
/**
 * @brief Update parameter of encoder 
 * 	- should be used in the loop
*/
void AS5048A_interface::updateSensor() 
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	float angle_current = getSensorAngle();
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff47 	bl	8000e94 <_ZN17AS5048A_interface14getSensorAngleEv>
 8001006:	ed87 0a03 	vstr	s0, [r7, #12]
	angle_prev_ts = micros();
 800100a:	f7ff ffdd 	bl	8000fc8 <_ZN17AS5048A_interface6microsEv>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	621a      	str	r2, [r3, #32]
	float d_angle = angle_current - angle_prev;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	edd3 7a07 	vldr	s15, [r3, #28]
 800101c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001024:	edc7 7a02 	vstr	s15, [r7, #8]
	// if overflow happened track it as full rotation
	if (abs(d_angle) > (0.8f * _2PI))
 8001028:	ed97 0a02 	vldr	s0, [r7, #8]
 800102c:	f7ff fdb0 	bl	8000b90 <_ZSt3absf>
 8001030:	eef0 7a40 	vmov.f32	s15, s0
 8001034:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001080 <_ZN17AS5048A_interface12updateSensorEv+0x88>
 8001038:	eef4 7ac7 	vcmpe.f32	s15, s14
 800103c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001040:	bfcc      	ite	gt
 8001042:	2301      	movgt	r3, #1
 8001044:	2300      	movle	r3, #0
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00f      	beq.n	800106c <_ZN17AS5048A_interface12updateSensorEv+0x74>
		full_rotations += (d_angle > 0) ? -1 : 1;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001050:	edd7 7a02 	vldr	s15, [r7, #8]
 8001054:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105c:	dd02      	ble.n	8001064 <_ZN17AS5048A_interface12updateSensorEv+0x6c>
 800105e:	f04f 32ff 	mov.w	r2, #4294967295
 8001062:	e000      	b.n	8001066 <_ZN17AS5048A_interface12updateSensorEv+0x6e>
 8001064:	2201      	movs	r2, #1
 8001066:	441a      	add	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	635a      	str	r2, [r3, #52]	@ 0x34
	angle_prev = angle_current;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	61da      	str	r2, [r3, #28]

	getShaftVelocity();
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 f806 	bl	8001084 <_ZN17AS5048A_interface16getShaftVelocityEv>
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40a0d97c 	.word	0x40a0d97c

08001084 <_ZN17AS5048A_interface16getShaftVelocityEv>:
 * Get filtered absolute angular velocity from encoder with sensor direction
 *
 * @return absolute angular velocity with sensor direction [radians/second]
*/
float AS5048A_interface::getShaftVelocity() 
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	ed2d 8b02 	vpush	{d8}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	vel_prev_LPF = sensor_direction * LPF_velocity(getSensorVelocity());
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f7ff ff30 	bl	8000f08 <_ZN17AS5048A_interface17getSensorVelocityEv>
 80010a8:	eef0 7a40 	vmov.f32	s15, s0
 80010ac:	eeb0 0a67 	vmov.f32	s0, s15
 80010b0:	4620      	mov	r0, r4
 80010b2:	f000 f9ef 	bl	8001494 <_ZN13LowPassFilterclEf>
 80010b6:	eef0 7a40 	vmov.f32	s15, s0
 80010ba:	ee68 7a27 	vmul.f32	s15, s16, s15
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return vel_prev_LPF;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	ee07 3a90 	vmov	s15, r3
}
 80010cc:	eeb0 0a67 	vmov.f32	s0, s15
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	ecbd 8b02 	vpop	{d8}
 80010d8:	bd90      	pop	{r4, r7, pc}

080010da <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80010da:	b5b0      	push	{r4, r5, r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff f9e9 	bl	80004bc <__aeabi_i2d>
 80010ea:	4604      	mov	r4, r0
 80010ec:	460d      	mov	r5, r1
 80010ee:	6838      	ldr	r0, [r7, #0]
 80010f0:	f7ff f9e4 	bl	80004bc <__aeabi_i2d>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	ec43 2b11 	vmov	d1, r2, r3
 80010fc:	ec45 4b10 	vmov	d0, r4, r5
 8001100:	f007 ff1e 	bl	8008f40 <pow>
 8001104:	eeb0 7a40 	vmov.f32	s14, s0
 8001108:	eef0 7a60 	vmov.f32	s15, s1
    }
 800110c:	eeb0 0a47 	vmov.f32	s0, s14
 8001110:	eef0 0a67 	vmov.f32	s1, s15
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800111c <_ZN12CurrentSenseC1Ev>:

#include <CurrentSense.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU


CurrentSense::CurrentSense() 
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <_ZN12CurrentSenseC1Ev+0x1c>)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	601a      	str	r2, [r3, #0]
{
	
}
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4618      	mov	r0, r3
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	0800a420 	.word	0x0800a420

0800113c <_ZN12CurrentSenseD1Ev>:

CurrentSense::~CurrentSense() 
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <_ZN12CurrentSenseD1Ev+0x1c>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4618      	mov	r0, r3
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	0800a420 	.word	0x0800a420

0800115c <_ZN12CurrentSenseD0Ev>:
CurrentSense::~CurrentSense() 
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
}
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ffe9 	bl	800113c <_ZN12CurrentSenseD1Ev>
 800116a:	2138      	movs	r1, #56	@ 0x38
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f007 fee3 	bl	8008f38 <_ZdlPvj>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <_ZN12CurrentSense16initCurrentsenseEff>:
/**
 * @brief Initialize Direct Memory Access (DMA) for Analog to Digital Convertor (ADC)
 * 			, which use to read current sensor signals 
*/
void CurrentSense::initCurrentsense(float _shunt_resistor, float _gain) 
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	ed87 0a02 	vstr	s0, [r7, #8]
 8001188:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, adcResultDMA_a, 1);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3330      	adds	r3, #48	@ 0x30
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	4809      	ldr	r0, [pc, #36]	@ (80011bc <_ZN12CurrentSense16initCurrentsenseEff+0x40>)
 8001196:	f002 fdcd 	bl	8003d34 <HAL_ADC_Start_DMA>
//	HAL_ADC_Start_DMA(&hadc2, adcResultDMA_c, 1);

	R_sense = _shunt_resistor;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	62da      	str	r2, [r3, #44]	@ 0x2c
	gain_a = _gain;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	621a      	str	r2, [r3, #32]
	gain_b = _gain;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	625a      	str	r2, [r3, #36]	@ 0x24
	gain_c = _gain;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200002d0 	.word	0x200002d0

080011c0 <_ZN12CurrentSense16calibrateOffsetsEv>:

/**
 * @brief Calibrate current offset in initial steady state (first 1000 iterations)
*/
void CurrentSense::calibrateOffsets() 
{
 80011c0:	b5b0      	push	{r4, r5, r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	const int calibration_rounds = 1000;
 80011c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011cc:	60bb      	str	r3, [r7, #8]
	// find adc offset = zero current voltage
	offset_ia = 0;
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	f04f 0200 	mov.w	r2, #0
 80011d4:	f04f 0300 	mov.w	r3, #0
 80011d8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	offset_ib = 0;
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	offset_ic = 0;
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	f04f 0300 	mov.w	r3, #0
 80011f4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	// read the adc voltage 1000 times ( arbitrary number )
	for (int i = 0; i < calibration_rounds; i++) 
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	e02b      	b.n	8001256 <_ZN12CurrentSense16calibrateOffsetsEv+0x96>
	{
		offset_ia += adcResultDMA_a[0];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f947 	bl	800049c <__aeabi_ui2d>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4620      	mov	r0, r4
 8001214:	4629      	mov	r1, r5
 8001216:	f7ff f805 	bl	8000224 <__adddf3>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	e9c1 2302 	strd	r2, r3, [r1, #8]
//		offset_ib += adcResultDMA[0];
		offset_ic += adcResultDMA_c[0];
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f934 	bl	800049c <__aeabi_ui2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4620      	mov	r0, r4
 800123a:	4629      	mov	r1, r5
 800123c:	f7fe fff2 	bl	8000224 <__adddf3>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	6879      	ldr	r1, [r7, #4]
 8001246:	e9c1 2306 	strd	r2, r3, [r1, #24]
		HAL_Delay(1);
 800124a:	2001      	movs	r0, #1
 800124c:	f002 f984 	bl	8003558 <HAL_Delay>
	for (int i = 0; i < calibration_rounds; i++) 
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	3301      	adds	r3, #1
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800125c:	dbcf      	blt.n	80011fe <_ZN12CurrentSense16calibrateOffsetsEv+0x3e>
	}
	// calculate the mean offsets
	offset_ia = offset_ia / calibration_rounds;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <_ZN12CurrentSense16calibrateOffsetsEv+0xdc>)
 800126a:	f7ff fabb 	bl	80007e4 <__aeabi_ddiv>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	e9c1 2302 	strd	r2, r3, [r1, #8]
//	offset_ib = offset_ib / calibration_rounds;
	offset_ic = offset_ic / calibration_rounds;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	4b06      	ldr	r3, [pc, #24]	@ (800129c <_ZN12CurrentSense16calibrateOffsetsEv+0xdc>)
 8001284:	f7ff faae 	bl	80007e4 <__aeabi_ddiv>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	6879      	ldr	r1, [r7, #4]
 800128e:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bdb0      	pop	{r4, r5, r7, pc}
 800129a:	bf00      	nop
 800129c:	408f4000 	.word	0x408f4000

080012a0 <_ZSt4fmodff>:
  { return __builtin_fmodf(__x, __y); }
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80012aa:	edc7 0a00 	vstr	s1, [r7]
 80012ae:	edd7 0a00 	vldr	s1, [r7]
 80012b2:	ed97 0a01 	vldr	s0, [r7, #4]
 80012b6:	f007 feb5 	bl	8009024 <fmodf>
 80012ba:	eef0 7a40 	vmov.f32	s15, s0
 80012be:	eeb0 0a67 	vmov.f32	s0, s15
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <_Z4_sinf>:


// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a){
 80012c8:	b480      	push	{r7}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0,804,1608,2411,3212,4011,4808,5602,6393,7180,7962,8740,9512,10279,11039,11793,12540,13279,14010,14733,15447,16151,16846,17531,18205,18868,19520,20160,20788,21403,22006,22595,23170,23732,24279,24812,25330,25833,26320,26791,27246,27684,28106,28511,28899,29269,29622,29957,30274,30572,30853,31114,31357,31581,31786,31972,32138,32286,32413,32522,32610,32679,32729,32758,32768};
  unsigned int i = (unsigned int)(a * (64*4*256.0f/_2PI));
 80012d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d6:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80013ac <_Z4_sinf+0xe4>
 80012da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e2:	ee17 3a90 	vmov	r3, s15
 80012e6:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	0a1b      	lsrs	r3, r3, #8
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	60fb      	str	r3, [r7, #12]
  if (i < 64) {
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80012fa:	d80b      	bhi.n	8001314 <_Z4_sinf+0x4c>
    t1 = sine_array[i]; t2 = sine_array[i+1];
 80012fc:	4a2c      	ldr	r2, [pc, #176]	@ (80013b0 <_Z4_sinf+0xe8>)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3301      	adds	r3, #1
 800130a:	4a29      	ldr	r2, [pc, #164]	@ (80013b0 <_Z4_sinf+0xe8>)
 800130c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	e033      	b.n	800137c <_Z4_sinf+0xb4>
  }
  else if(i < 128) {
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b7f      	cmp	r3, #127	@ 0x7f
 8001318:	d80e      	bhi.n	8001338 <_Z4_sinf+0x70>
    t1 = sine_array[128 - i]; t2 = sine_array[127 - i];
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001320:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001322:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800132e:	4a20      	ldr	r2, [pc, #128]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	e021      	b.n	800137c <_Z4_sinf+0xb4>
  }
  else if(i < 192) {
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2bbf      	cmp	r3, #191	@ 0xbf
 800133c:	d80e      	bhi.n	800135c <_Z4_sinf+0x94>
    t1 = -sine_array[-128 + i]; t2 = -sine_array[-127 + i];
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	3b80      	subs	r3, #128	@ 0x80
 8001342:	4a1b      	ldr	r2, [pc, #108]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001348:	425b      	negs	r3, r3
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	3b7f      	subs	r3, #127	@ 0x7f
 8001350:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001356:	425b      	negs	r3, r3
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	e00f      	b.n	800137c <_Z4_sinf+0xb4>
  }
  else {
    t1 = -sine_array[256 - i]; t2 = -sine_array[255 - i];
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001362:	4a13      	ldr	r2, [pc, #76]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001368:	425b      	negs	r3, r3
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <_Z4_sinf+0xe8>)
 8001374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001378:	425b      	negs	r3, r3
 800137a:	613b      	str	r3, [r7, #16]
  }
  return (1.0f/32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	fb02 f303 	mul.w	r3, r2, r3
 8001388:	121a      	asrs	r2, r3, #8
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	4413      	add	r3, r2
 800138e:	ee07 3a90 	vmov	s15, r3
 8001392:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001396:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80013b4 <_Z4_sinf+0xec>
 800139a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800139e:	eeb0 0a67 	vmov.f32	s0, s15
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	4622f983 	.word	0x4622f983
 80013b0:	20000014 	.word	0x20000014
 80013b4:	38000000 	.word	0x38000000

080013b8 <_Z15_normalizeAnglef>:
    return r;
  }


// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 80013c2:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 80013fc <_Z15_normalizeAnglef+0x44>
 80013c6:	ed97 0a01 	vldr	s0, [r7, #4]
 80013ca:	f7ff ff69 	bl	80012a0 <_ZSt4fmodff>
 80013ce:	ed87 0a03 	vstr	s0, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 80013d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	db02      	blt.n	80013e6 <_Z15_normalizeAnglef+0x2e>
 80013e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e4:	e005      	b.n	80013f2 <_Z15_normalizeAnglef+0x3a>
 80013e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ea:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 80013fc <_Z15_normalizeAnglef+0x44>
 80013ee:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80013f2:	eeb0 0a67 	vmov.f32	s0, s15
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40c90fdb 	.word	0x40c90fdb

08001400 <_Z16_electricalAnglefi>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs) {
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	ed87 0a01 	vstr	s0, [r7, #4]
 800140a:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	ee07 3a90 	vmov	s15, r3
 8001412:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001416:	edd7 7a01 	vldr	s15, [r7, #4]
 800141a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800141e:	eeb0 0a67 	vmov.f32	s0, s15
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <_Z11_sqrtApproxf>:

// square root approximation function using
// https://reprap.org/forum/read.php?147,219210
// https://en.wikipedia.org/wiki/Fast_inverse_square_root
__attribute__((weak)) float _sqrtApprox(float number) {//low in fat
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	ed87 0a01 	vstr	s0, [r7, #4]
  union {
    float    f;
    uint32_t i;
  } y = { .f = number };
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60fb      	str	r3, [r7, #12]
  y.i = 0x5f375a86 - ( y.i >> 1 );
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	085a      	lsrs	r2, r3, #1
 800143e:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <_Z11_sqrtApproxf+0x34>)
 8001440:	1a9b      	subs	r3, r3, r2
 8001442:	60fb      	str	r3, [r7, #12]
  return number * y.f;
 8001444:	ed97 7a03 	vldr	s14, [r7, #12]
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001450:	eeb0 0a67 	vmov.f32	s0, s15
 8001454:	3714      	adds	r7, #20
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	5f375a86 	.word	0x5f375a86

08001464 <_ZN13LowPassFilterC1Ef>:
 */

#include <lowpass_filter.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU

LowPassFilter::LowPassFilter(float time_constant)
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	ed87 0a00 	vstr	s0, [r7]
    : Tf(time_constant)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	601a      	str	r2, [r3, #0]
    , y_prev(0.0f)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
{
    timestamp_prev = micros();
 800147e:	f000 f873 	bl	8001568 <_ZN13LowPassFilter6microsEv>
 8001482:	4602      	mov	r2, r0
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	605a      	str	r2, [r3, #4]
}
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <_ZN13LowPassFilterclEf>:


float LowPassFilter::operator() (float x)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	ed87 0a00 	vstr	s0, [r7]
    unsigned long timestamp = micros();
 80014a0:	f000 f862 	bl	8001568 <_ZN13LowPassFilter6microsEv>
 80014a4:	6138      	str	r0, [r7, #16]
    float dt = (timestamp - timestamp_prev)*1e-6f;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014b6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800155c <_ZN13LowPassFilterclEf+0xc8>
 80014ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014be:	edc7 7a05 	vstr	s15, [r7, #20]

    if (dt < 0.0f ) dt = 1e-3f;
 80014c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80014c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	d502      	bpl.n	80014d6 <_ZN13LowPassFilterclEf+0x42>
 80014d0:	4b23      	ldr	r3, [pc, #140]	@ (8001560 <_ZN13LowPassFilterclEf+0xcc>)
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	e010      	b.n	80014f8 <_ZN13LowPassFilterclEf+0x64>
    else if(dt > 0.3f) {
 80014d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80014da:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001564 <_ZN13LowPassFilterclEf+0xd0>
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	dd07      	ble.n	80014f8 <_ZN13LowPassFilterclEf+0x64>
        y_prev = x;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	609a      	str	r2, [r3, #8]
        timestamp_prev = timestamp;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	605a      	str	r2, [r3, #4]
        return x;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	e029      	b.n	800154c <_ZN13LowPassFilterclEf+0xb8>
    }

    float alpha = Tf/(Tf + dt);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	edd3 6a00 	vldr	s13, [r3]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	ed93 7a00 	vldr	s14, [r3]
 8001504:	edd7 7a05 	vldr	s15, [r7, #20]
 8001508:	ee37 7a27 	vadd.f32	s14, s14, s15
 800150c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001510:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha*y_prev + (1.0f - alpha)*x;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	ed93 7a02 	vldr	s14, [r3, #8]
 800151a:	edd7 7a03 	vldr	s15, [r7, #12]
 800151e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001526:	edd7 7a03 	vldr	s15, [r7, #12]
 800152a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800152e:	edd7 7a00 	vldr	s15, [r7]
 8001532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800153a:	edc7 7a02 	vstr	s15, [r7, #8]
    y_prev = y;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	609a      	str	r2, [r3, #8]
    timestamp_prev = timestamp;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	605a      	str	r2, [r3, #4]
    return y;
 800154a:	68bb      	ldr	r3, [r7, #8]
}
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eeb0 0a67 	vmov.f32	s0, s15
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	358637bd 	.word	0x358637bd
 8001560:	3a83126f 	.word	0x3a83126f
 8001564:	3e99999a 	.word	0x3e99999a

08001568 <_ZN13LowPassFilter6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t LowPassFilter::micros(void) 
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <_ZN13LowPassFilter6microsEv+0x24>)
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <_ZN13LowPassFilter6microsEv+0x28>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4907      	ldr	r1, [pc, #28]	@ (8001594 <_ZN13LowPassFilter6microsEv+0x2c>)
 8001576:	fba1 1303 	umull	r1, r3, r1, r3
 800157a:	0c9b      	lsrs	r3, r3, #18
 800157c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e0001000 	.word	0xe0001000
 8001590:	200000ac 	.word	0x200000ac
 8001594:	431bde83 	.word	0x431bde83

08001598 <_Z41__static_initialization_and_destruction_0ii>:
	PIDController PID_current_q {1.0, 0.0, 0.0, 1000.0, voltage_limit};
	PIDController PID_velocity  {0.5, 55.0, 0.0, 1000.0, current_limit};
	PIDController PID_position  {20.0, 0.0, 1.0, 0, velocity_limit};

	LowPassFilter LPF_current_q	{0.001};
	LowPassFilter LPF_current_d	{0.001};
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d14e      	bne.n	8001646 <_Z41__static_initialization_and_destruction_0ii+0xae>
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d149      	bne.n	8001646 <_Z41__static_initialization_and_destruction_0ii+0xae>
	PIDController PID_current_d {1.0, 0.0, 0.0, 1000.0, voltage_limit};
 80015b2:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	eeb0 2a67 	vmov.f32	s4, s15
 80015bc:	eddf 1a25 	vldr	s3, [pc, #148]	@ 8001654 <_Z41__static_initialization_and_destruction_0ii+0xbc>
 80015c0:	ed9f 1a25 	vldr	s2, [pc, #148]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 80015c4:	eddf 0a24 	vldr	s1, [pc, #144]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 80015c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80015cc:	4823      	ldr	r0, [pc, #140]	@ (800165c <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80015ce:	f000 f861 	bl	8001694 <_ZN13PIDControllerC1Efffff>
	PIDController PID_current_q {1.0, 0.0, 0.0, 1000.0, voltage_limit};
 80015d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001650 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	eeb0 2a67 	vmov.f32	s4, s15
 80015dc:	eddf 1a1d 	vldr	s3, [pc, #116]	@ 8001654 <_Z41__static_initialization_and_destruction_0ii+0xbc>
 80015e0:	ed9f 1a1d 	vldr	s2, [pc, #116]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 80015e4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 80015e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80015ec:	481c      	ldr	r0, [pc, #112]	@ (8001660 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 80015ee:	f000 f851 	bl	8001694 <_ZN13PIDControllerC1Efffff>
	PIDController PID_velocity  {0.5, 55.0, 0.0, 1000.0, current_limit};
 80015f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001664 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	eeb0 2a67 	vmov.f32	s4, s15
 80015fc:	eddf 1a15 	vldr	s3, [pc, #84]	@ 8001654 <_Z41__static_initialization_and_destruction_0ii+0xbc>
 8001600:	ed9f 1a15 	vldr	s2, [pc, #84]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 8001604:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001668 <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8001608:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800160c:	4817      	ldr	r0, [pc, #92]	@ (800166c <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 800160e:	f000 f841 	bl	8001694 <_ZN13PIDControllerC1Efffff>
	PIDController PID_position  {20.0, 0.0, 1.0, 0, velocity_limit};
 8001612:	4b17      	ldr	r3, [pc, #92]	@ (8001670 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	eeb0 2a67 	vmov.f32	s4, s15
 800161c:	eddf 1a0e 	vldr	s3, [pc, #56]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 8001620:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001624:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8001658 <_Z41__static_initialization_and_destruction_0ii+0xc0>
 8001628:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 800162c:	4811      	ldr	r0, [pc, #68]	@ (8001674 <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 800162e:	f000 f831 	bl	8001694 <_ZN13PIDControllerC1Efffff>
	LowPassFilter LPF_current_q	{0.001};
 8001632:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8001678 <_Z41__static_initialization_and_destruction_0ii+0xe0>
 8001636:	4811      	ldr	r0, [pc, #68]	@ (800167c <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 8001638:	f7ff ff14 	bl	8001464 <_ZN13LowPassFilterC1Ef>
	LowPassFilter LPF_current_d	{0.001};
 800163c:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001678 <_Z41__static_initialization_and_destruction_0ii+0xe0>
 8001640:	480f      	ldr	r0, [pc, #60]	@ (8001680 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8001642:	f7ff ff0f 	bl	8001464 <_ZN13LowPassFilterC1Ef>
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200000a0 	.word	0x200000a0
 8001654:	447a0000 	.word	0x447a0000
 8001658:	00000000 	.word	0x00000000
 800165c:	20000134 	.word	0x20000134
 8001660:	20000158 	.word	0x20000158
 8001664:	200000a4 	.word	0x200000a4
 8001668:	425c0000 	.word	0x425c0000
 800166c:	2000017c 	.word	0x2000017c
 8001670:	200000a8 	.word	0x200000a8
 8001674:	200001a0 	.word	0x200001a0
 8001678:	3a83126f 	.word	0x3a83126f
 800167c:	200001c4 	.word	0x200001c4
 8001680:	200001d0 	.word	0x200001d0

08001684 <_GLOBAL__sub_I_phase_resistance>:
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
 8001688:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800168c:	2001      	movs	r0, #1
 800168e:	f7ff ff83 	bl	8001598 <_Z41__static_initialization_and_destruction_0ii>
 8001692:	bd80      	pop	{r7, pc}

08001694 <_ZN13PIDControllerC1Efffff>:
 */

#include <pid.h>
#include "stm32g4xx_hal.h" // Include the HAL header for your specific MCU

PIDController::PIDController(float P, float I, float D, float ramp, float limit)
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6178      	str	r0, [r7, #20]
 800169c:	ed87 0a04 	vstr	s0, [r7, #16]
 80016a0:	edc7 0a03 	vstr	s1, [r7, #12]
 80016a4:	ed87 1a02 	vstr	s2, [r7, #8]
 80016a8:	edc7 1a01 	vstr	s3, [r7, #4]
 80016ac:	ed87 2a00 	vstr	s4, [r7]
    : P(P)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	601a      	str	r2, [r3, #0]
    , I(I)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	605a      	str	r2, [r3, #4]
    , D(D)
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	609a      	str	r2, [r3, #8]
    , output_ramp(ramp)    // output derivative limit [volts/second]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	60da      	str	r2, [r3, #12]
    , limit(limit)         // output supply limit     [volts]
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	611a      	str	r2, [r3, #16]
    , error_prev(0.0f)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	615a      	str	r2, [r3, #20]
    , output_prev(0.0f)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	619a      	str	r2, [r3, #24]
    , integral_prev(0.0f)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
{
    timestamp_prev = micros();
 80016e6:	f000 f809 	bl	80016fc <_ZN13PIDController6microsEv>
 80016ea:	4602      	mov	r2, r0
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	621a      	str	r2, [r3, #32]
}
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <_ZN13PIDController6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t PIDController::micros(void) 
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8001700:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <_ZN13PIDController6microsEv+0x24>)
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <_ZN13PIDController6microsEv+0x28>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4907      	ldr	r1, [pc, #28]	@ (8001728 <_ZN13PIDController6microsEv+0x2c>)
 800170a:	fba1 1303 	umull	r1, r3, r1, r3
 800170e:	0c9b      	lsrs	r3, r3, #18
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e0001000 	.word	0xe0001000
 8001724:	200000ac 	.word	0x200000ac
 8001728:	431bde83 	.word	0x431bde83

0800172c <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	ed87 0a01 	vstr	s0, [r7, #4]
 8001736:	edc7 0a00 	vstr	s1, [r7]
 800173a:	edd7 0a00 	vldr	s1, [r7]
 800173e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001742:	f007 fc6d 	bl	8009020 <atan2f>
 8001746:	eef0 7a40 	vmov.f32	s15, s0
 800174a:	eeb0 0a67 	vmov.f32	s0, s15
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	ed87 0a01 	vstr	s0, [r7, #4]
 800175e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001762:	f007 fc8b 	bl	800907c <floorf>
 8001766:	eef0 7a40 	vmov.f32	s15, s0
 800176a:	eeb0 0a67 	vmov.f32	s0, s15
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <_ZN11pwm_driversC1Ev>:
 */

#include <pwm_drivers.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU
#include "motor_param.h"
pwm_drivers::pwm_drivers() {
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	4a04      	ldr	r2, [pc, #16]	@ (8001790 <_ZN11pwm_driversC1Ev+0x1c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4618      	mov	r0, r3
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	0800a430 	.word	0x0800a430

08001794 <_ZN11pwm_driversD1Ev>:

pwm_drivers::~pwm_drivers() {
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <_ZN11pwm_driversD1Ev+0x1c>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	0800a430 	.word	0x0800a430

080017b4 <_ZN11pwm_driversD0Ev>:
pwm_drivers::~pwm_drivers() {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
}
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7ff ffe9 	bl	8001794 <_ZN11pwm_driversD1Ev>
 80017c2:	2110      	movs	r1, #16
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f007 fbb7 	bl	8008f38 <_ZdlPvj>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff>:


//Write PWM fsw = 25kHzfloat Ts
void pwm_drivers::writeDutyCycle3PWM(float dc_a, float dc_b, float dc_c) 
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80017e0:	edc7 0a01 	vstr	s1, [r7, #4]
 80017e4:	ed87 1a00 	vstr	s2, [r7]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, fsw*dc_a);
 80017e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80017ec:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001844 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 80017f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017f4:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017fc:	ee17 2a90 	vmov	r2, s15
 8001800:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, fsw*dc_c);
 8001802:	edd7 7a00 	vldr	s15, [r7]
 8001806:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001844 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 800180a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180e:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001816:	ee17 2a90 	vmov	r2, s15
 800181a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, fsw*dc_b);
 800181c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001820:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001844 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 8001824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001828:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001830:	ee17 2a90 	vmov	r2, s15
 8001834:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	45610000 	.word	0x45610000
 8001848:	200005b4 	.word	0x200005b4

0800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>:

// Method using FOC to set Uq and Ud to the motor at the optimal angle
// Function implementing Space Vector PWM and Sine PWM algorithms
void pwm_drivers::setPhaseVoltage(float Uq, float Ud, float angle_el) 
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b090      	sub	sp, #64	@ 0x40
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	ed87 0a02 	vstr	s0, [r7, #8]
 8001858:	edc7 0a01 	vstr	s1, [r7, #4]
 800185c:	ed87 1a00 	vstr	s2, [r7]
	float Uout;
	// a bit of optitmisation
	if (Ud)
 8001860:	edd7 7a01 	vldr	s15, [r7, #4]
 8001864:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	d029      	beq.n	80018c2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x76>
	{
		// only if Ud and Uq set
		// _sqrt is an approx of sqrt (3-4% error)
		Uout = _sqrtApprox(Ud*Ud + Uq*Uq) / voltage_limit;
 800186e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001872:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001876:	edd7 7a02 	vldr	s15, [r7, #8]
 800187a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800187e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001882:	eeb0 0a67 	vmov.f32	s0, s15
 8001886:	f7ff fdd1 	bl	800142c <_Z11_sqrtApproxf>
 800188a:	eef0 6a40 	vmov.f32	s13, s0
 800188e:	4be8      	ldr	r3, [pc, #928]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001890:	ed93 7a00 	vldr	s14, [r3]
 8001894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001898:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		// angle normalisation in between 0 and 2pi
		// only necessary if using _sin and _cos - approximation functions
		angle_el = _normalizeAngle(angle_el + atan2(Uq, Ud));
 800189c:	edd7 0a01 	vldr	s1, [r7, #4]
 80018a0:	ed97 0a02 	vldr	s0, [r7, #8]
 80018a4:	f7ff ff42 	bl	800172c <_ZSt5atan2ff>
 80018a8:	eeb0 7a40 	vmov.f32	s14, s0
 80018ac:	edd7 7a00 	vldr	s15, [r7]
 80018b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b4:	eeb0 0a67 	vmov.f32	s0, s15
 80018b8:	f7ff fd7e 	bl	80013b8 <_Z15_normalizeAnglef>
 80018bc:	ed87 0a00 	vstr	s0, [r7]
 80018c0:	e014      	b.n	80018ec <_ZN11pwm_drivers15setPhaseVoltageEfff+0xa0>
	}
	else
	{
		// only Uq available - no need for atan2 and sqrt
		Uout = Uq / voltage_limit;
 80018c2:	4bdb      	ldr	r3, [pc, #876]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 80018c4:	ed93 7a00 	vldr	s14, [r3]
 80018c8:	edd7 6a02 	vldr	s13, [r7, #8]
 80018cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		// angle normalisation in between 0 and 2pi
		// only necessary if using _sin and _cos - approximation functions
		angle_el = _normalizeAngle(angle_el + _PI_2);
 80018d4:	edd7 7a00 	vldr	s15, [r7]
 80018d8:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8001c34 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e8>
 80018dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018e0:	eeb0 0a67 	vmov.f32	s0, s15
 80018e4:	f7ff fd68 	bl	80013b8 <_Z15_normalizeAnglef>
 80018e8:	ed87 0a00 	vstr	s0, [r7]
	}
	// find the sector we are in currently
	int sector = floor(angle_el / _PI_3) + 1;
 80018ec:	edd7 7a00 	vldr	s15, [r7]
 80018f0:	eddf 6ad1 	vldr	s13, [pc, #836]	@ 8001c38 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 80018f4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018f8:	eeb0 0a47 	vmov.f32	s0, s14
 80018fc:	f7ff ff2a 	bl	8001754 <_ZSt5floorf>
 8001900:	eef0 7a40 	vmov.f32	s15, s0
 8001904:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800190c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001910:	ee17 3a90 	vmov	r3, s15
 8001914:	62fb      	str	r3, [r7, #44]	@ 0x2c
	// calculate the duty cycles
	float T1 = _SQRT3 * _sin(sector * _PI_3 - angle_el) * Uout;
 8001916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001918:	ee07 3a90 	vmov	s15, r3
 800191c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001920:	ed9f 7ac5 	vldr	s14, [pc, #788]	@ 8001c38 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 8001924:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001928:	edd7 7a00 	vldr	s15, [r7]
 800192c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001930:	eeb0 0a67 	vmov.f32	s0, s15
 8001934:	f7ff fcc8 	bl	80012c8 <_Z4_sinf>
 8001938:	eef0 7a40 	vmov.f32	s15, s0
 800193c:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8001c3c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f0>
 8001940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001944:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float T2 = _SQRT3 * _sin(angle_el - (sector - 1.0f) * _PI_3) * Uout;
 8001950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001952:	ee07 3a90 	vmov	s15, r3
 8001956:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800195a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800195e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001962:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 8001c38 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 8001966:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196a:	ed97 7a00 	vldr	s14, [r7]
 800196e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001972:	eeb0 0a67 	vmov.f32	s0, s15
 8001976:	f7ff fca7 	bl	80012c8 <_Z4_sinf>
 800197a:	eef0 7a40 	vmov.f32	s15, s0
 800197e:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8001c3c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f0>
 8001982:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001986:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800198a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T0 = 1 - T1 - T2; // modulation_centered around driver->voltage_limit/2
 8001992:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001996:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800199a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800199e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a6:	edc7 7a08 	vstr	s15, [r7, #32]
//	float T0 = 0; // pulled to 0 - better for low power supply voltage

	// calculate the duty cycles(times)
	float Ta, Tb, Tc;
	switch (sector) {
 80019aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ac:	3b01      	subs	r3, #1
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	f200 80ee 	bhi.w	8001b90 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x344>
 80019b4:	a201      	add	r2, pc, #4	@ (adr r2, 80019bc <_ZN11pwm_drivers15setPhaseVoltageEfff+0x170>)
 80019b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ba:	bf00      	nop
 80019bc:	080019d5 	.word	0x080019d5
 80019c0:	08001a1f 	.word	0x08001a1f
 80019c4:	08001a69 	.word	0x08001a69
 80019c8:	08001ab3 	.word	0x08001ab3
 80019cc:	08001afd 	.word	0x08001afd
 80019d0:	08001b47 	.word	0x08001b47
	case 1:
		Ta = T1 + T2 + T0 / 2;
 80019d4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80019d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019e0:	edd7 6a08 	vldr	s13, [r7, #32]
 80019e4:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80019e8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80019ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T2 + T0 / 2;
 80019f4:	ed97 7a08 	vldr	s14, [r7, #32]
 80019f8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80019fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a00:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T0 / 2;
 8001a0c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a10:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a18:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001a1c:	e0c1      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 2:
		Ta = T1 + T0 / 2;
 8001a1e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a22:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001a26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a2a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001a2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a32:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T2 + T0 / 2;
 8001a36:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001a3a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a42:	edd7 6a08 	vldr	s13, [r7, #32]
 8001a46:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001a4a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001a4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a52:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T0 / 2;
 8001a56:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a5a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001a5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a62:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001a66:	e09c      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 3:
		Ta = T0 / 2;
 8001a68:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a6c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001a70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a74:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T2 + T0 / 2;
 8001a78:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001a7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a84:	edd7 6a08 	vldr	s13, [r7, #32]
 8001a88:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001a8c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a94:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T2 + T0 / 2;
 8001a98:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a9c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001aa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aac:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001ab0:	e077      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 4:
		Ta = T0 / 2;
 8001ab2:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ab6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abe:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T0 / 2;
 8001ac2:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ac6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001aca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ace:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T2 + T0 / 2;
 8001ada:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001ade:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001ae2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ae6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001aea:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001aee:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001afa:	e052      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 5:
		Ta = T2 + T0 / 2;
 8001afc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b00:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b08:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b10:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T0 / 2;
 8001b14:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b18:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b20:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T2 + T0 / 2;
 8001b24:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b28:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b30:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b34:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001b38:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b40:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001b44:	e02d      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 6:
		Ta = T1 + T2 + T0 / 2;
 8001b46:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b4a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b52:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b56:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001b5a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b62:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T0 / 2;
 8001b66:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b6a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b72:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T0 / 2;
 8001b76:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b7a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b82:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8001b8e:	e008      	b.n	8001ba2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	default:
		// possible error state
		Ta = 0;
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	63bb      	str	r3, [r7, #56]	@ 0x38
		Tb = 0;
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	637b      	str	r3, [r7, #52]	@ 0x34
		Tc = 0;
 8001b9c:	f04f 0300 	mov.w	r3, #0
 8001ba0:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	// calculate the phase voltages
	Ua = Ta * voltage_limit;
 8001ba2:	4b23      	ldr	r3, [pc, #140]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001ba4:	ed93 7a00 	vldr	s14, [r3]
 8001ba8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	edc3 7a01 	vstr	s15, [r3, #4]
	Ub = Tb * voltage_limit;
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001bb8:	ed93 7a00 	vldr	s14, [r3]
 8001bbc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	edc3 7a02 	vstr	s15, [r3, #8]
	Uc = Tc * voltage_limit;
 8001bca:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001bcc:	ed93 7a00 	vldr	s14, [r3]
 8001bd0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001bd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	edc3 7a03 	vstr	s15, [r3, #12]

	// set the voltages in hardware
	// limit the voltage in driver
	Ua = _constrain(Ua, 0.0f, voltage_limit);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001be4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bec:	d502      	bpl.n	8001bf4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3a8>
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	e00f      	b.n	8001c14 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c8>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
 8001c00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	dd02      	ble.n	8001c10 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c4>
 8001c0a:	4b09      	ldr	r3, [pc, #36]	@ (8001c30 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	e001      	b.n	8001c14 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c8>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	68fa      	ldr	r2, [r7, #12]
 8001c16:	6053      	str	r3, [r2, #4]
	Ub = _constrain(Ub, 0.0f, voltage_limit);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c26:	d50b      	bpl.n	8001c40 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f4>
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	e018      	b.n	8001c60 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x414>
 8001c2e:	bf00      	nop
 8001c30:	200000a0 	.word	0x200000a0
 8001c34:	3fc90fdb 	.word	0x3fc90fdb
 8001c38:	3f860a92 	.word	0x3f860a92
 8001c3c:	3fddb3d7 	.word	0x3fddb3d7
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c46:	4b5e      	ldr	r3, [pc, #376]	@ (8001dc0 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c54:	dd02      	ble.n	8001c5c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x410>
 8001c56:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc0 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	e001      	b.n	8001c60 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x414>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	6093      	str	r3, [r2, #8]
	Uc = _constrain(Uc, 0.0f, voltage_limit);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c72:	d502      	bpl.n	8001c7a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x42e>
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	e00f      	b.n	8001c9a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44e>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c80:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc0 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8e:	dd02      	ble.n	8001c96 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44a>
 8001c90:	4b4b      	ldr	r3, [pc, #300]	@ (8001dc0 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	e001      	b.n	8001c9a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44e>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	60d3      	str	r3, [r2, #12]
	// calculate duty cycle
	float dc_a;  //duty cycle phase A [0, 1]
	float dc_b;  //duty cycle phase B [0, 1]
	float dc_c;  //duty cycle phase C [0, 1]
	// limited in [0,1]
	dc_a = _constrain(Ua / voltage_power_supply, 0.0f, 1.0f);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ca4:	4b47      	ldr	r3, [pc, #284]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001ca6:	ed93 7a00 	vldr	s14, [r3]
 8001caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb6:	d502      	bpl.n	8001cbe <_ZN11pwm_drivers15setPhaseVoltageEfff+0x472>
 8001cb8:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8001dc8 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 8001cbc:	e019      	b.n	8001cf2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4a6>
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001cc6:	ed93 7a00 	vldr	s14, [r3]
 8001cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001cd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	dd02      	ble.n	8001ce2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x496>
 8001cdc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001ce0:	e007      	b.n	8001cf2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4a6>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ce8:	4b36      	ldr	r3, [pc, #216]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001cea:	ed93 7a00 	vldr	s14, [r3]
 8001cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf2:	edc7 7a07 	vstr	s15, [r7, #28]
	dc_b = _constrain(Ub / voltage_power_supply, 0.0f, 1.0f);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	edd3 6a02 	vldr	s13, [r3, #8]
 8001cfc:	4b31      	ldr	r3, [pc, #196]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001cfe:	ed93 7a00 	vldr	s14, [r3]
 8001d02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0e:	d502      	bpl.n	8001d16 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4ca>
 8001d10:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8001dc8 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 8001d14:	e019      	b.n	8001d4a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4fe>
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001d1e:	ed93 7a00 	vldr	s14, [r3]
 8001d22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d32:	dd02      	ble.n	8001d3a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4ee>
 8001d34:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001d38:	e007      	b.n	8001d4a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4fe>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d40:	4b20      	ldr	r3, [pc, #128]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001d42:	ed93 7a00 	vldr	s14, [r3]
 8001d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d4a:	edc7 7a06 	vstr	s15, [r7, #24]
	dc_c = _constrain(Uc / voltage_power_supply, 0.0f, 1.0f);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001d56:	ed93 7a00 	vldr	s14, [r3]
 8001d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d66:	d502      	bpl.n	8001d6e <_ZN11pwm_drivers15setPhaseVoltageEfff+0x522>
 8001d68:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8001dc8 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 8001d6c:	e019      	b.n	8001da2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x556>
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d74:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001d76:	ed93 7a00 	vldr	s14, [r3]
 8001d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8a:	dd02      	ble.n	8001d92 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x546>
 8001d8c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001d90:	e007      	b.n	8001da2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x556>
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d98:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8001d9a:	ed93 7a00 	vldr	s14, [r3]
 8001d9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001da2:	edc7 7a05 	vstr	s15, [r7, #20]
	writeDutyCycle3PWM(dc_a, dc_b, dc_c);
 8001da6:	ed97 1a05 	vldr	s2, [r7, #20]
 8001daa:	edd7 0a06 	vldr	s1, [r7, #24]
 8001dae:	ed97 0a07 	vldr	s0, [r7, #28]
 8001db2:	68f8      	ldr	r0, [r7, #12]
 8001db4:	f7ff fd0e 	bl	80017d4 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff>
}
 8001db8:	bf00      	nop
 8001dba:	3740      	adds	r7, #64	@ 0x40
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	200000a0 	.word	0x200000a0
 8001dc4:	2000009c 	.word	0x2000009c
 8001dc8:	00000000 	.word	0x00000000

08001dcc <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dda:	eef0 7ae7 	vabs.f32	s15, s15
 8001dde:	eeb0 0a67 	vmov.f32	s0, s15
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <_ZN9simpleFOCC1Ev>:
#include <simpleFOC.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU



simpleFOC::simpleFOC() 
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e34 <_ZN9simpleFOCC1Ev+0x48>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fed6 	bl	8000bb0 <_ZN17AS5048A_interfaceC1Ev>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3368      	adds	r3, #104	@ 0x68
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff f987 	bl	800111c <_ZN12CurrentSenseC1Ev>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	33a0      	adds	r3, #160	@ 0xa0
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fcae 	bl	8001774 <_ZN11pwm_driversC1Ev>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a07      	ldr	r2, [pc, #28]	@ (8001e38 <_ZN9simpleFOCC1Ev+0x4c>)
 8001e1c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a06      	ldr	r2, [pc, #24]	@ (8001e3c <_ZN9simpleFOCC1Ev+0x50>)
 8001e24:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
{

}
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	0800a440 	.word	0x0800a440
 8001e38:	41c00000 	.word	0x41c00000
 8001e3c:	41a00000 	.word	0x41a00000

08001e40 <_ZN9simpleFOCD1Ev>:

simpleFOC::~simpleFOC() 
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	4a0b      	ldr	r2, [pc, #44]	@ (8001e78 <_ZN9simpleFOCD1Ev+0x38>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	33a0      	adds	r3, #160	@ 0xa0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fc9e 	bl	8001794 <_ZN11pwm_driversD1Ev>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3368      	adds	r3, #104	@ 0x68
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff f96d 	bl	800113c <_ZN12CurrentSenseD1Ev>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3304      	adds	r3, #4
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe fef0 	bl	8000c4c <_ZN17AS5048A_interfaceD1Ev>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	0800a440 	.word	0x0800a440

08001e7c <_ZN9simpleFOCD0Ev>:
simpleFOC::~simpleFOC() 
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
}
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff ffdb 	bl	8001e40 <_ZN9simpleFOCD1Ev>
 8001e8a:	21f0      	movs	r1, #240	@ 0xf0
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f007 f853 	bl	8008f38 <_ZdlPvj>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <_ZN9simpleFOC11initSensorsEv>:

void simpleFOC::initSensors()
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	Encoder.MagneticSensorSPI_init();
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe feef 	bl	8000c8c <_ZN17AS5048A_interface22MagneticSensorSPI_initEv>
	Encoder.Sensor_init();
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe ff26 	bl	8000d04 <_ZN17AS5048A_interface11Sensor_initEv>
	CurrentSensor.initCurrentsense(CurrentSense_resistance, CurrentSense_gain);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3368      	adds	r3, #104	@ 0x68
 8001ebc:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8001ec0:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001edc <_ZN9simpleFOC11initSensorsEv+0x40>
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff f959 	bl	800117c <_ZN12CurrentSense16initCurrentsenseEff>
	CurrentSensor.calibrateOffsets();
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	3368      	adds	r3, #104	@ 0x68
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff f976 	bl	80011c0 <_ZN12CurrentSense16calibrateOffsetsEv>
	// Encoder.zero_electric_angle = 100.0;
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	3c23d70a 	.word	0x3c23d70a

08001ee0 <_ZN9simpleFOC11needsSearchEv>:

// returns 0 if it does need search for absolute zero
// 0 - magnetic sensor (& encoder with index which is found)
// 1 - encoder with index (with index not found yet)
int simpleFOC::needsSearch() 
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	return 0;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <_ZN9simpleFOC18absoluteZeroSearchEv>:

// Encoder alignment the absolute zero angle
// - to the index
int simpleFOC::absoluteZeroSearch() 
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	// search the absolute zero with small velocity
	float limit_vel = velocity_limit;
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	60fb      	str	r3, [r7, #12]
	float limit_volt = voltage_limit;
 8001f06:	4b29      	ldr	r3, [pc, #164]	@ (8001fac <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	60bb      	str	r3, [r7, #8]
	velocity_limit = velocity_index_search;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f12:	4a25      	ldr	r2, [pc, #148]	@ (8001fa8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 8001f14:	6013      	str	r3, [r2, #0]
	voltage_limit = voltage_sensor_align;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f1c:	4a23      	ldr	r2, [pc, #140]	@ (8001fac <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 8001f1e:	6013      	str	r3, [r2, #0]
	shaft_angle = 0;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	while (needsSearch() && shaft_angle < _2PI) 
 8001f2a:	e009      	b.n	8001f40 <_ZN9simpleFOC18absoluteZeroSearchEv+0x48>
	{
		angleOpenloop(1.5 * _2PI);
 8001f2c:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8001fb0 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb8>
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 fa05 	bl	8002340 <_ZN9simpleFOC13angleOpenloopEf>
		// call important for some sensors not to loose count
		// not needed for the search
		Encoder.get_full_rotation_angle();
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3304      	adds	r3, #4
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe ffc6 	bl	8000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>
	while (needsSearch() && shaft_angle < _2PI) 
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ffcd 	bl	8001ee0 <_ZN9simpleFOC11needsSearchEv>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00b      	beq.n	8001f64 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6c>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8001f52:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001fb4 <_ZN9simpleFOC18absoluteZeroSearchEv+0xbc>
 8001f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	d501      	bpl.n	8001f64 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6c>
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6e>
 8001f64:	2300      	movs	r3, #0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1e0      	bne.n	8001f2c <_ZN9simpleFOC18absoluteZeroSearchEv+0x34>
	}
	driver.setPhaseVoltage(0, 0, 0);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	33a0      	adds	r3, #160	@ 0xa0
 8001f6e:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 8001fb8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 8001f72:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8001fb8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 8001f76:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8001fb8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fc66 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>

	// re-init the limits
	velocity_limit = limit_vel;
 8001f80:	4a09      	ldr	r2, [pc, #36]	@ (8001fa8 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6013      	str	r3, [r2, #0]
	voltage_limit = limit_volt;
 8001f86:	4a09      	ldr	r2, [pc, #36]	@ (8001fac <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	6013      	str	r3, [r2, #0]
	return !needsSearch();
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ffa7 	bl	8001ee0 <_ZN9simpleFOC11needsSearchEv>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	bf0c      	ite	eq
 8001f98:	2301      	moveq	r3, #1
 8001f9a:	2300      	movne	r3, #0
 8001f9c:	b2db      	uxtb	r3, r3
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200000a8 	.word	0x200000a8
 8001fac:	200000a0 	.word	0x200000a0
 8001fb0:	4116cbe4 	.word	0x4116cbe4
 8001fb4:	40c90fdb 	.word	0x40c90fdb
	...

08001fc0 <_ZN9simpleFOC11alignSensorEv>:

// Encoder alignment to electrical 0 angle
int simpleFOC::alignSensor() 
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	ed2d 8b02 	vpush	{d8}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	int exit_flag = 1; //success
 8001fcc:	2301      	movs	r3, #1
 8001fce:	627b      	str	r3, [r7, #36]	@ 0x24
	// if unknown natural direction
	if (!_isset(Encoder.sensor_direction)) //sensor_direction == -12345.0
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fd4:	ee07 3a90 	vmov	s15, r3
 8001fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fdc:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 80022b8 <_ZN9simpleFOC11alignSensorEv+0x2f8>
 8001fe0:	eef4 7a47 	vcmp.f32	s15, s14
 8001fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe8:	f040 8109 	bne.w	80021fe <_ZN9simpleFOC11alignSensorEv+0x23e>
	{
		// check if sensor needs zero search
		if (needsSearch()) //needSearch == 0 because use Magnetic sensor
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ff77 	bl	8001ee0 <_ZN9simpleFOC11needsSearchEv>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf14      	ite	ne
 8001ff8:	2301      	movne	r3, #1
 8001ffa:	2300      	moveq	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <_ZN9simpleFOC11alignSensorEv+0x4a>
			exit_flag = absoluteZeroSearch(); // o
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff ff78 	bl	8001ef8 <_ZN9simpleFOC18absoluteZeroSearchEv>
 8002008:	6278      	str	r0, [r7, #36]	@ 0x24
		if (!exit_flag)
 800200a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <_ZN9simpleFOC11alignSensorEv+0x54>
			return exit_flag;
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	e144      	b.n	800229e <_ZN9simpleFOC11alignSensorEv+0x2de>

		// find natural direction
		// move one electrical revolution forward
		for (int i = 0; i <= 500; i++) 
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
 8002018:	e037      	b.n	800208a <_ZN9simpleFOC11alignSensorEv+0xca>
		{
			float angle = _3PI_2 + _2PI * i / 500.0;
 800201a:	6a3b      	ldr	r3, [r7, #32]
 800201c:	ee07 3a90 	vmov	s15, r3
 8002020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002024:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80022bc <_ZN9simpleFOC11alignSensorEv+0x2fc>
 8002028:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202c:	ee17 0a90 	vmov	r0, s15
 8002030:	f7fe fa56 	bl	80004e0 <__aeabi_f2d>
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	4ba1      	ldr	r3, [pc, #644]	@ (80022c0 <_ZN9simpleFOC11alignSensorEv+0x300>)
 800203a:	f7fe fbd3 	bl	80007e4 <__aeabi_ddiv>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4610      	mov	r0, r2
 8002044:	4619      	mov	r1, r3
 8002046:	a39a      	add	r3, pc, #616	@ (adr r3, 80022b0 <_ZN9simpleFOC11alignSensorEv+0x2f0>)
 8002048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204c:	f7fe f8ea 	bl	8000224 <__adddf3>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	f7fe fd4a 	bl	8000af0 <__aeabi_d2f>
 800205c:	4603      	mov	r3, r0
 800205e:	60bb      	str	r3, [r7, #8]
			driver.setPhaseVoltage(voltage_sensor_align, 0, angle);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 800206c:	ed97 1a02 	vldr	s2, [r7, #8]
 8002070:	eddf 0a94 	vldr	s1, [pc, #592]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002074:	eeb0 0a67 	vmov.f32	s0, s15
 8002078:	4610      	mov	r0, r2
 800207a:	f7ff fbe7 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>
			HAL_Delay(2);
 800207e:	2002      	movs	r0, #2
 8002080:	f001 fa6a 	bl	8003558 <HAL_Delay>
		for (int i = 0; i <= 500; i++) 
 8002084:	6a3b      	ldr	r3, [r7, #32]
 8002086:	3301      	adds	r3, #1
 8002088:	623b      	str	r3, [r7, #32]
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002090:	ddc3      	ble.n	800201a <_ZN9simpleFOC11alignSensorEv+0x5a>
		}
		Encoder.updateSensor();
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3304      	adds	r3, #4
 8002096:	4618      	mov	r0, r3
 8002098:	f7fe ffae 	bl	8000ff8 <_ZN17AS5048A_interface12updateSensorEv>
		// take and angle in the middle
		float mid_angle = Encoder.get_full_rotation_angle();
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3304      	adds	r3, #4
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7fe ff13 	bl	8000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 80020a6:	ed87 0a06 	vstr	s0, [r7, #24]
		// move one electrical revolution backwards
		for (int i = 500; i >= 0; i--) 
 80020aa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80020ae:	61fb      	str	r3, [r7, #28]
 80020b0:	e037      	b.n	8002122 <_ZN9simpleFOC11alignSensorEv+0x162>
		{
			float angle = _3PI_2 + _2PI * i / 500.0;
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	ee07 3a90 	vmov	s15, r3
 80020b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020bc:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80022bc <_ZN9simpleFOC11alignSensorEv+0x2fc>
 80020c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020c4:	ee17 0a90 	vmov	r0, s15
 80020c8:	f7fe fa0a 	bl	80004e0 <__aeabi_f2d>
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	4b7b      	ldr	r3, [pc, #492]	@ (80022c0 <_ZN9simpleFOC11alignSensorEv+0x300>)
 80020d2:	f7fe fb87 	bl	80007e4 <__aeabi_ddiv>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4610      	mov	r0, r2
 80020dc:	4619      	mov	r1, r3
 80020de:	a374      	add	r3, pc, #464	@ (adr r3, 80022b0 <_ZN9simpleFOC11alignSensorEv+0x2f0>)
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	f7fe f89e 	bl	8000224 <__adddf3>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	f7fe fcfe 	bl	8000af0 <__aeabi_d2f>
 80020f4:	4603      	mov	r3, r0
 80020f6:	60fb      	str	r3, [r7, #12]
			driver.setPhaseVoltage(voltage_sensor_align, 0, angle);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 8002104:	ed97 1a03 	vldr	s2, [r7, #12]
 8002108:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 800210c:	eeb0 0a67 	vmov.f32	s0, s15
 8002110:	4610      	mov	r0, r2
 8002112:	f7ff fb9b 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>
			HAL_Delay(2);
 8002116:	2002      	movs	r0, #2
 8002118:	f001 fa1e 	bl	8003558 <HAL_Delay>
		for (int i = 500; i >= 0; i--) 
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	3b01      	subs	r3, #1
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	2b00      	cmp	r3, #0
 8002126:	dac4      	bge.n	80020b2 <_ZN9simpleFOC11alignSensorEv+0xf2>
		}
		Encoder.updateSensor();
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3304      	adds	r3, #4
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe ff63 	bl	8000ff8 <_ZN17AS5048A_interface12updateSensorEv>
		float end_angle = Encoder.get_full_rotation_angle();
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3304      	adds	r3, #4
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe fec8 	bl	8000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 800213c:	ed87 0a05 	vstr	s0, [r7, #20]
		driver.setPhaseVoltage(0, 0, 0);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	33a0      	adds	r3, #160	@ 0xa0
 8002144:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002148:	eddf 0a5e 	vldr	s1, [pc, #376]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 800214c:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff fb7b 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(200);
 8002156:	20c8      	movs	r0, #200	@ 0xc8
 8002158:	f001 f9fe 	bl	8003558 <HAL_Delay>
		// determine the direction the sensor moved
		if (mid_angle == end_angle) 
 800215c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002160:	edd7 7a05 	vldr	s15, [r7, #20]
 8002164:	eeb4 7a67 	vcmp.f32	s14, s15
 8002168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800216c:	d101      	bne.n	8002172 <_ZN9simpleFOC11alignSensorEv+0x1b2>
		{
			return 0; // failed calibration
 800216e:	2300      	movs	r3, #0
 8002170:	e095      	b.n	800229e <_ZN9simpleFOC11alignSensorEv+0x2de>
		} else if (mid_angle < end_angle) 
 8002172:	ed97 7a06 	vldr	s14, [r7, #24]
 8002176:	edd7 7a05 	vldr	s15, [r7, #20]
 800217a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800217e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002182:	d504      	bpl.n	800218e <_ZN9simpleFOC11alignSensorEv+0x1ce>
		{
			Encoder.sensor_direction = CCW;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f04f 32ff 	mov.w	r2, #4294967295
 800218a:	649a      	str	r2, [r3, #72]	@ 0x48
 800218c:	e002      	b.n	8002194 <_ZN9simpleFOC11alignSensorEv+0x1d4>
		} else {
			Encoder.sensor_direction = CW;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		// check pole pair number

		float moved = fabs(mid_angle - end_angle);
 8002194:	ed97 7a06 	vldr	s14, [r7, #24]
 8002198:	edd7 7a05 	vldr	s15, [r7, #20]
 800219c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a0:	eeb0 0a67 	vmov.f32	s0, s15
 80021a4:	f7ff fe12 	bl	8001dcc <_ZSt4fabsf>
 80021a8:	ed87 0a04 	vstr	s0, [r7, #16]
		if (fabs(moved * pole_pairs - _2PI) > 0.5) 
 80021ac:	4b46      	ldr	r3, [pc, #280]	@ (80022c8 <_ZN9simpleFOC11alignSensorEv+0x308>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	ee07 3a90 	vmov	s15, r3
 80021b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80021bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c0:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80022bc <_ZN9simpleFOC11alignSensorEv+0x2fc>
 80021c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021c8:	eeb0 0a67 	vmov.f32	s0, s15
 80021cc:	f7ff fdfe 	bl	8001dcc <_ZSt4fabsf>
 80021d0:	eef0 7a40 	vmov.f32	s15, s0
 80021d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80021d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e0:	bfcc      	ite	gt
 80021e2:	2301      	movgt	r3, #1
 80021e4:	2300      	movle	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d008      	beq.n	80021fe <_ZN9simpleFOC11alignSensorEv+0x23e>
		{ // 0.5 is arbitrary number it can be lower or higher!
			pp_check = _2PI / moved;
 80021ec:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80022bc <_ZN9simpleFOC11alignSensorEv+0x2fc>
 80021f0:	ed97 7a04 	vldr	s14, [r7, #16]
 80021f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
		}
	}

	// zero electric angle not known
	if (!_isset(Encoder.zero_electric_angle))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002204:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80022b8 <_ZN9simpleFOC11alignSensorEv+0x2f8>
 8002208:	eef4 7a47 	vcmp.f32	s15, s14
 800220c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002210:	d144      	bne.n	800229c <_ZN9simpleFOC11alignSensorEv+0x2dc>
	{
		// align the electrical phases of the motor and sensor
		// set angle -90(270 = 3PI/2) degrees
		driver.setPhaseVoltage(voltage_sensor_align, 0, _3PI_2);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 800221e:	ed9f 1a2b 	vldr	s2, [pc, #172]	@ 80022cc <_ZN9simpleFOC11alignSensorEv+0x30c>
 8002222:	eddf 0a28 	vldr	s1, [pc, #160]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002226:	eeb0 0a67 	vmov.f32	s0, s15
 800222a:	4610      	mov	r0, r2
 800222c:	f7ff fb0e 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(700);
 8002230:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002234:	f001 f990 	bl	8003558 <HAL_Delay>
		Encoder.zero_electric_angle = _normalizeAngle(_electricalAngle(Encoder.sensor_direction * Encoder.get_full_rotation_angle(), pole_pairs));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800223c:	ee07 3a90 	vmov	s15, r3
 8002240:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3304      	adds	r3, #4
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe fe3f 	bl	8000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 800224e:	eef0 7a40 	vmov.f32	s15, s0
 8002252:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002256:	4b1c      	ldr	r3, [pc, #112]	@ (80022c8 <_ZN9simpleFOC11alignSensorEv+0x308>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	eeb0 0a67 	vmov.f32	s0, s15
 8002260:	f7ff f8ce 	bl	8001400 <_Z16_electricalAnglefi>
 8002264:	eef0 7a40 	vmov.f32	s15, s0
 8002268:	eeb0 0a67 	vmov.f32	s0, s15
 800226c:	f7ff f8a4 	bl	80013b8 <_Z15_normalizeAnglef>
 8002270:	eef0 7a40 	vmov.f32	s15, s0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
		HAL_Delay(20);
 800227a:	2014      	movs	r0, #20
 800227c:	f001 f96c 	bl	8003558 <HAL_Delay>
		// stop everything
		driver.setPhaseVoltage(0, 0, 0);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	33a0      	adds	r3, #160	@ 0xa0
 8002284:	ed9f 1a0f 	vldr	s2, [pc, #60]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002288:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 800228c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80022c4 <_ZN9simpleFOC11alignSensorEv+0x304>
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fadb 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(200);
 8002296:	20c8      	movs	r0, #200	@ 0xc8
 8002298:	f001 f95e 	bl	8003558 <HAL_Delay>
	}
	return exit_flag;
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3728      	adds	r7, #40	@ 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	ecbd 8b02 	vpop	{d8}
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	f3af 8000 	nop.w
 80022b0:	80000000 	.word	0x80000000
 80022b4:	4012d97c 	.word	0x4012d97c
 80022b8:	c640e400 	.word	0xc640e400
 80022bc:	40c90fdb 	.word	0x40c90fdb
 80022c0:	407f4000 	.word	0x407f4000
 80022c4:	00000000 	.word	0x00000000
 80022c8:	20000098 	.word	0x20000098
 80022cc:	4096cbe4 	.word	0x4096cbe4

080022d0 <_ZN9simpleFOC7initFOCEf9Direction>:

// zero_electric_offset , _sensor_direction : from Run code "find_sensor_offset_and_direction"
// sensor : Encoder , Hall sensor , Magnetic encoder
int simpleFOC::initFOC(float zero_electric_offset, enum Direction _sensor_direction) 
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80022dc:	460b      	mov	r3, r1
 80022de:	71fb      	strb	r3, [r7, #7]
	int exit_flag = 1;
 80022e0:	2301      	movs	r3, #1
 80022e2:	617b      	str	r3, [r7, #20]
	// align motor if necessary
	// alignment necessary for encoders.
	if (_isset(zero_electric_offset)) 
 80022e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80022e8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800233c <_ZN9simpleFOC7initFOCEf9Direction+0x6c>
 80022ec:	eef4 7a47 	vcmp.f32	s15, s14
 80022f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f4:	d006      	beq.n	8002304 <_ZN9simpleFOC7initFOCEf9Direction+0x34>
	{
		// absolute zero offset provided - no need to align
		Encoder.zero_electric_angle = zero_electric_offset;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	645a      	str	r2, [r3, #68]	@ 0x44
		// set the sensor direction - default CW
		Encoder.sensor_direction = _sensor_direction;
 80022fc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	// sensor and motor alignment - can be skipped
	// by setting motor.sensor_direction and motor.Encoder.zero_electric_angle
	exit_flag *= alignSensor();
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f7ff fe5b 	bl	8001fc0 <_ZN9simpleFOC11alignSensorEv>
 800230a:	4602      	mov	r2, r0
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	617b      	str	r3, [r7, #20]
	// added the shaft_angle update
	shaft_angle = Encoder.get_full_rotation_angle();
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	3304      	adds	r3, #4
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe fdd7 	bl	8000ecc <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 800231e:	eef0 7a40 	vmov.f32	s15, s0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4
	HAL_Delay(500);
 8002328:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800232c:	f001 f914 	bl	8003558 <HAL_Delay>

	return exit_flag;
 8002330:	697b      	ldr	r3, [r7, #20]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	c640e400 	.word	0xc640e400

08002340 <_ZN9simpleFOC13angleOpenloopEf>:

// Function (iterative) generating open loop movement towards the target angle
// - target_angle - rad
// it uses voltage_limit and velocity_limit variables
float simpleFOC::angleOpenloop(float target_angle) 
{
 8002340:	b590      	push	{r4, r7, lr}
 8002342:	ed2d 8b02 	vpush	{d8}
 8002346:	b087      	sub	sp, #28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	ed87 0a00 	vstr	s0, [r7]
	unsigned long now_us = micros();
 8002350:	f000 f8cc 	bl	80024ec <_ZN9simpleFOC6microsEv>
 8002354:	6138      	str	r0, [r7, #16]
	// calculate the sample time from last call
	float Ts = (now_us - open_loop_timestamp) * 1e-6;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800235c:	461a      	mov	r2, r3
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe f89a 	bl	800049c <__aeabi_ui2d>
 8002368:	a35e      	add	r3, pc, #376	@ (adr r3, 80024e4 <_ZN9simpleFOC13angleOpenloopEf+0x1a4>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f7fe f90f 	bl	8000590 <__aeabi_dmul>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f7fe fbb9 	bl	8000af0 <__aeabi_d2f>
 800237e:	4603      	mov	r3, r0
 8002380:	617b      	str	r3, [r7, #20]
	// quick fix for strange cases (micros overflow + timestamp not defined)
	if (Ts <= 0 || Ts > 0.5)
 8002382:	edd7 7a05 	vldr	s15, [r7, #20]
 8002386:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800238a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238e:	d908      	bls.n	80023a2 <_ZN9simpleFOC13angleOpenloopEf+0x62>
 8002390:	edd7 7a05 	vldr	s15, [r7, #20]
 8002394:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002398:	eef4 7ac7 	vcmpe.f32	s15, s14
 800239c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a0:	dd01      	ble.n	80023a6 <_ZN9simpleFOC13angleOpenloopEf+0x66>
		Ts = 1e-3;
 80023a2:	4b4b      	ldr	r3, [pc, #300]	@ (80024d0 <_ZN9simpleFOC13angleOpenloopEf+0x190>)
 80023a4:	617b      	str	r3, [r7, #20]

	// calculate the necessary angle to move from current position towards target angle
	// with maximal velocity (velocity_limit)
	if (abs(target_angle - shaft_angle) > abs(velocity_limit * Ts)) {
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80023ac:	ed97 7a00 	vldr	s14, [r7]
 80023b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b4:	eeb0 0a67 	vmov.f32	s0, s15
 80023b8:	f7fe fbea 	bl	8000b90 <_ZSt3absf>
 80023bc:	eeb0 8a40 	vmov.f32	s16, s0
 80023c0:	4b44      	ldr	r3, [pc, #272]	@ (80024d4 <_ZN9simpleFOC13angleOpenloopEf+0x194>)
 80023c2:	ed93 7a00 	vldr	s14, [r3]
 80023c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ce:	eeb0 0a67 	vmov.f32	s0, s15
 80023d2:	f7fe fbdd 	bl	8000b90 <_ZSt3absf>
 80023d6:	eef0 7a40 	vmov.f32	s15, s0
 80023da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80023de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e2:	bfcc      	ite	gt
 80023e4:	2301      	movgt	r3, #1
 80023e6:	2300      	movle	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d03c      	beq.n	8002468 <_ZN9simpleFOC13angleOpenloopEf+0x128>
		shaft_angle += _sign(target_angle - shaft_angle) * abs(velocity_limit)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80023f4:	ed97 7a00 	vldr	s14, [r7]
 80023f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002404:	d502      	bpl.n	800240c <_ZN9simpleFOC13angleOpenloopEf+0xcc>
 8002406:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800240a:	e010      	b.n	800242e <_ZN9simpleFOC13angleOpenloopEf+0xee>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8002412:	ed97 7a00 	vldr	s14, [r7]
 8002416:	ee77 7a67 	vsub.f32	s15, s14, s15
 800241a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800241e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002422:	dd02      	ble.n	800242a <_ZN9simpleFOC13angleOpenloopEf+0xea>
 8002424:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8002428:	e001      	b.n	800242e <_ZN9simpleFOC13angleOpenloopEf+0xee>
 800242a:	ed9f 8a2b 	vldr	s16, [pc, #172]	@ 80024d8 <_ZN9simpleFOC13angleOpenloopEf+0x198>
 800242e:	4b29      	ldr	r3, [pc, #164]	@ (80024d4 <_ZN9simpleFOC13angleOpenloopEf+0x194>)
 8002430:	edd3 7a00 	vldr	s15, [r3]
 8002434:	eeb0 0a67 	vmov.f32	s0, s15
 8002438:	f7fe fbaa 	bl	8000b90 <_ZSt3absf>
 800243c:	eef0 7a40 	vmov.f32	s15, s0
 8002440:	ee28 7a27 	vmul.f32	s14, s16, s15
				* Ts;
 8002444:	edd7 7a05 	vldr	s15, [r7, #20]
 8002448:	ee27 7a27 	vmul.f32	s14, s14, s15
		shaft_angle += _sign(target_angle - shaft_angle) * abs(velocity_limit)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4
		shaft_velocity = velocity_limit;
 800245c:	4b1d      	ldr	r3, [pc, #116]	@ (80024d4 <_ZN9simpleFOC13angleOpenloopEf+0x194>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
 8002466:	e008      	b.n	800247a <_ZN9simpleFOC13angleOpenloopEf+0x13a>
	} else {
		shaft_angle = target_angle;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
		shaft_velocity = 0;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
	}

	// use voltage limit or current limit
	float Uq = voltage_limit;
 800247a:	4b18      	ldr	r3, [pc, #96]	@ (80024dc <_ZN9simpleFOC13angleOpenloopEf+0x19c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	60fb      	str	r3, [r7, #12]
//  if(_isset(phase_resistance))
//	  Uq =  current_limit*phase_resistance;

	// set the maximal allowed voltage (voltage_limit) with the necessary angle
	driver.setPhaseVoltage(Uq, 0, _electricalAngle(shaft_angle, pole_pairs));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f103 04a0 	add.w	r4, r3, #160	@ 0xa0
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800248c:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <_ZN9simpleFOC13angleOpenloopEf+0x1a0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	eeb0 0a67 	vmov.f32	s0, s15
 8002496:	f7fe ffb3 	bl	8001400 <_Z16_electricalAnglefi>
 800249a:	eef0 7a40 	vmov.f32	s15, s0
 800249e:	eeb0 1a67 	vmov.f32	s2, s15
 80024a2:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 80024d8 <_ZN9simpleFOC13angleOpenloopEf+0x198>
 80024a6:	ed97 0a03 	vldr	s0, [r7, #12]
 80024aa:	4620      	mov	r0, r4
 80024ac:	f7ff f9ce 	bl	800184c <_ZN11pwm_drivers15setPhaseVoltageEfff>

	open_loop_timestamp = now_us;
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	return Uq;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	ee07 3a90 	vmov	s15, r3
}
 80024be:	eeb0 0a67 	vmov.f32	s0, s15
 80024c2:	371c      	adds	r7, #28
 80024c4:	46bd      	mov	sp, r7
 80024c6:	ecbd 8b02 	vpop	{d8}
 80024ca:	bd90      	pop	{r4, r7, pc}
 80024cc:	f3af 8000 	nop.w
 80024d0:	3a83126f 	.word	0x3a83126f
 80024d4:	200000a8 	.word	0x200000a8
 80024d8:	00000000 	.word	0x00000000
 80024dc:	200000a0 	.word	0x200000a0
 80024e0:	20000098 	.word	0x20000098
 80024e4:	a0b5ed8d 	.word	0xa0b5ed8d
 80024e8:	3eb0c6f7 	.word	0x3eb0c6f7

080024ec <_ZN9simpleFOC6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t simpleFOC::micros(void) 
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 80024f0:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <_ZN9simpleFOC6microsEv+0x24>)
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4b07      	ldr	r3, [pc, #28]	@ (8002514 <_ZN9simpleFOC6microsEv+0x28>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4907      	ldr	r1, [pc, #28]	@ (8002518 <_ZN9simpleFOC6microsEv+0x2c>)
 80024fa:	fba1 1303 	umull	r1, r3, r1, r3
 80024fe:	0c9b      	lsrs	r3, r3, #18
 8002500:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e0001000 	.word	0xe0001000
 8002514:	200000ac 	.word	0x200000ac
 8002518:	431bde83 	.word	0x431bde83
 800251c:	00000000 	.word	0x00000000

08002520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002524:	f000 ffa7 	bl	8003476 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002528:	f000 f86e 	bl	8002608 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800252c:	f000 fbc0 	bl	8002cb0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002530:	f000 fb8c 	bl	8002c4c <_ZL11MX_DMA_Initv>
  MX_SPI1_Init();
 8002534:	f000 fa58 	bl	80029e8 <_ZL12MX_SPI1_Initv>
  MX_ADC1_Init();
 8002538:	f000 f8bc 	bl	80026b4 <_ZL12MX_ADC1_Initv>
  MX_FDCAN1_Init();
 800253c:	f000 f9f0 	bl	8002920 <_ZL14MX_FDCAN1_Initv>
  MX_TIM1_Init();
 8002540:	f000 fa94 	bl	8002a6c <_ZL12MX_TIM1_Initv>
  MX_ADC2_Init();
 8002544:	f000 f93c 	bl	80027c0 <_ZL12MX_ADC2_Initv>
  MX_CORDIC_Init();
 8002548:	f000 f9aa 	bl	80028a0 <_ZL14MX_CORDIC_Initv>
  MX_CRC_Init();
 800254c:	f000 f9c0 	bl	80028d0 <_ZL11MX_CRC_Initv>
  MX_FMAC_Init();
 8002550:	f000 fa32 	bl	80029b8 <_ZL12MX_FMAC_Initv>
  /* USER CODE BEGIN 2 */

  	  //  Delay SETUP
	DWT_Init();
 8002554:	f000 fc0c 	bl	8002d70 <_ZL8DWT_Initv>
	//  Timer Interrupt tim2,tim4
//  	HAL_TIM_Base_Start_IT(&htim4);

	//SPI SETUP
	simpleFOC.initSensors();
 8002558:	4823      	ldr	r0, [pc, #140]	@ (80025e8 <main+0xc8>)
 800255a:	f7ff fc9f 	bl	8001e9c <_ZN9simpleFOC11initSensorsEv>



	HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);  // Enable
 800255e:	2201      	movs	r2, #1
 8002560:	2101      	movs	r1, #1
 8002562:	4822      	ldr	r0, [pc, #136]	@ (80025ec <main+0xcc>)
 8002564:	f003 fd5c 	bl	8006020 <HAL_GPIO_WritePin>
//  	t2 = micros();

	//FOC SETUP
//  	simpleFOC.initFOC(5.4433322, CW); 				// Do not search!! checked
//  	simpleFOC.initFOC(NOT_SET, CW);
  	simpleFOC.initFOC(NOT_SET, UNKNOWN); 		// Check phhase
 8002568:	2100      	movs	r1, #0
 800256a:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 80025f0 <main+0xd0>
 800256e:	481e      	ldr	r0, [pc, #120]	@ (80025e8 <main+0xc8>)
 8002570:	f7ff feae 	bl	80022d0 <_ZN9simpleFOC7initFOCEf9Direction>


	//PWM SETUP
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);   //pinMode
 8002574:	2100      	movs	r1, #0
 8002576:	481f      	ldr	r0, [pc, #124]	@ (80025f4 <main+0xd4>)
 8002578:	f005 fa3a 	bl	80079f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);	//pinMode
 800257c:	2104      	movs	r1, #4
 800257e:	481d      	ldr	r0, [pc, #116]	@ (80025f4 <main+0xd4>)
 8002580:	f005 fa36 	bl	80079f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	//pinMode
 8002584:	2108      	movs	r1, #8
 8002586:	481b      	ldr	r0, [pc, #108]	@ (80025f4 <main+0xd4>)
 8002588:	f005 fa32 	bl	80079f0 <HAL_TIM_PWM_Start>
//	  simpleFOC.move_velocity_openloop(1.0);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  t5 = micros() - t4;
 800258c:	f000 fc08 	bl	8002da0 <_ZL6microsv>
 8002590:	4602      	mov	r2, r0
 8002592:	4b19      	ldr	r3, [pc, #100]	@ (80025f8 <main+0xd8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	4a18      	ldr	r2, [pc, #96]	@ (80025fc <main+0xdc>)
 800259a:	6013      	str	r3, [r2, #0]
	  t4 = micros();
 800259c:	f000 fc00 	bl	8002da0 <_ZL6microsv>
 80025a0:	4603      	mov	r3, r0
 80025a2:	4a15      	ldr	r2, [pc, #84]	@ (80025f8 <main+0xd8>)
 80025a4:	6013      	str	r3, [r2, #0]
	  loop_freq = 1.0 / (t5 * 1e-6);
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <main+0xdc>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fd ff76 	bl	800049c <__aeabi_ui2d>
 80025b0:	a30b      	add	r3, pc, #44	@ (adr r3, 80025e0 <main+0xc0>)
 80025b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b6:	f7fd ffeb 	bl	8000590 <__aeabi_dmul>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	f04f 0000 	mov.w	r0, #0
 80025c2:	490f      	ldr	r1, [pc, #60]	@ (8002600 <main+0xe0>)
 80025c4:	f7fe f90e 	bl	80007e4 <__aeabi_ddiv>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4610      	mov	r0, r2
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7fe fa8e 	bl	8000af0 <__aeabi_d2f>
 80025d4:	4603      	mov	r3, r0
 80025d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002604 <main+0xe4>)
 80025d8:	6013      	str	r3, [r2, #0]
	  t5 = micros() - t4;
 80025da:	bf00      	nop
 80025dc:	e7d6      	b.n	800258c <main+0x6c>
 80025de:	bf00      	nop
 80025e0:	a0b5ed8d 	.word	0xa0b5ed8d
 80025e4:	3eb0c6f7 	.word	0x3eb0c6f7
 80025e8:	200001e0 	.word	0x200001e0
 80025ec:	48000400 	.word	0x48000400
 80025f0:	c640e400 	.word	0xc640e400
 80025f4:	200005b4 	.word	0x200005b4
 80025f8:	20000600 	.word	0x20000600
 80025fc:	20000604 	.word	0x20000604
 8002600:	3ff00000 	.word	0x3ff00000
 8002604:	20000608 	.word	0x20000608

08002608 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b094      	sub	sp, #80	@ 0x50
 800260c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800260e:	f107 0318 	add.w	r3, r7, #24
 8002612:	2238      	movs	r2, #56	@ 0x38
 8002614:	2100      	movs	r1, #0
 8002616:	4618      	mov	r0, r3
 8002618:	f007 fe6c 	bl	800a2f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800262a:	2000      	movs	r0, #0
 800262c:	f003 fd10 	bl	8006050 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002630:	2302      	movs	r3, #2
 8002632:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800263a:	2340      	movs	r3, #64	@ 0x40
 800263c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800263e:	2302      	movs	r3, #2
 8002640:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002642:	2302      	movs	r3, #2
 8002644:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002646:	2304      	movs	r3, #4
 8002648:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800264a:	2355      	movs	r3, #85	@ 0x55
 800264c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800264e:	2302      	movs	r3, #2
 8002650:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002652:	2302      	movs	r3, #2
 8002654:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002656:	2302      	movs	r3, #2
 8002658:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800265a:	f107 0318 	add.w	r3, r7, #24
 800265e:	4618      	mov	r0, r3
 8002660:	f003 fdaa 	bl	80061b8 <HAL_RCC_OscConfig>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	bf14      	ite	ne
 800266a:	2301      	movne	r3, #1
 800266c:	2300      	moveq	r3, #0
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8002674:	f000 fbac 	bl	8002dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002678:	230f      	movs	r3, #15
 800267a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800267c:	2303      	movs	r3, #3
 800267e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002684:	2300      	movs	r3, #0
 8002686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800268c:	1d3b      	adds	r3, r7, #4
 800268e:	2104      	movs	r1, #4
 8002690:	4618      	mov	r0, r3
 8002692:	f004 f8a3 	bl	80067dc <HAL_RCC_ClockConfig>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	bf14      	ite	ne
 800269c:	2301      	movne	r3, #1
 800269e:	2300      	moveq	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80026a6:	f000 fb93 	bl	8002dd0 <Error_Handler>
  }
}
 80026aa:	bf00      	nop
 80026ac:	3750      	adds	r7, #80	@ 0x50
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80026ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2220      	movs	r2, #32
 80026ca:	2100      	movs	r1, #0
 80026cc:	4618      	mov	r0, r3
 80026ce:	f007 fe11 	bl	800a2f4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026d2:	4b39      	ldr	r3, [pc, #228]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80026d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80026da:	4b37      	ldr	r3, [pc, #220]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026dc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80026e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026e2:	4b35      	ldr	r3, [pc, #212]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026e8:	4b33      	ldr	r3, [pc, #204]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80026ee:	4b32      	ldr	r3, [pc, #200]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80026f4:	4b30      	ldr	r3, [pc, #192]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026fa:	4b2f      	ldr	r3, [pc, #188]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 80026fc:	2204      	movs	r2, #4
 80026fe:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002700:	4b2d      	ldr	r3, [pc, #180]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002702:	2200      	movs	r2, #0
 8002704:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002706:	4b2c      	ldr	r3, [pc, #176]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002708:	2201      	movs	r2, #1
 800270a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800270c:	4b2a      	ldr	r3, [pc, #168]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 800270e:	2201      	movs	r2, #1
 8002710:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002712:	4b29      	ldr	r3, [pc, #164]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800271a:	4b27      	ldr	r3, [pc, #156]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 800271c:	2200      	movs	r2, #0
 800271e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002720:	4b25      	ldr	r3, [pc, #148]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002722:	2200      	movs	r2, #0
 8002724:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002726:	4b24      	ldr	r3, [pc, #144]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800272e:	4b22      	ldr	r3, [pc, #136]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002730:	2200      	movs	r2, #0
 8002732:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002734:	4b20      	ldr	r3, [pc, #128]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002736:	2200      	movs	r2, #0
 8002738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800273c:	481e      	ldr	r0, [pc, #120]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 800273e:	f001 f94b 	bl	80039d8 <HAL_ADC_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	bf14      	ite	ne
 8002748:	2301      	movne	r3, #1
 800274a:	2300      	moveq	r3, #0
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8002752:	f000 fb3d 	bl	8002dd0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002756:	2300      	movs	r3, #0
 8002758:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800275a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800275e:	4619      	mov	r1, r3
 8002760:	4815      	ldr	r0, [pc, #84]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002762:	f002 f94b 	bl	80049fc <HAL_ADCEx_MultiModeConfigChannel>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	bf14      	ite	ne
 800276c:	2301      	movne	r3, #1
 800276e:	2300      	moveq	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 8002776:	f000 fb2b 	bl	8002dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <_ZL12MX_ADC1_Initv+0x108>)
 800277c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800277e:	2306      	movs	r3, #6
 8002780:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002782:	2307      	movs	r3, #7
 8002784:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002786:	237f      	movs	r3, #127	@ 0x7f
 8002788:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800278a:	2304      	movs	r3, #4
 800278c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002792:	1d3b      	adds	r3, r7, #4
 8002794:	4619      	mov	r1, r3
 8002796:	4808      	ldr	r0, [pc, #32]	@ (80027b8 <_ZL12MX_ADC1_Initv+0x104>)
 8002798:	f001 fbb4 	bl	8003f04 <HAL_ADC_ConfigChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	bf14      	ite	ne
 80027a2:	2301      	movne	r3, #1
 80027a4:	2300      	moveq	r3, #0
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <_ZL12MX_ADC1_Initv+0xfc>
  {
    Error_Handler();
 80027ac:	f000 fb10 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027b0:	bf00      	nop
 80027b2:	3730      	adds	r7, #48	@ 0x30
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	200002d0 	.word	0x200002d0
 80027bc:	04300002 	.word	0x04300002

080027c0 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b088      	sub	sp, #32
 80027c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027c6:	463b      	mov	r3, r7
 80027c8:	2220      	movs	r2, #32
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f007 fd91 	bl	800a2f4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80027d2:	4b30      	ldr	r3, [pc, #192]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027d4:	4a30      	ldr	r2, [pc, #192]	@ (8002898 <_ZL12MX_ADC2_Initv+0xd8>)
 80027d6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80027d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027da:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80027de:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80027e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80027ec:	4b29      	ldr	r3, [pc, #164]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80027f2:	4b28      	ldr	r3, [pc, #160]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027f8:	4b26      	ldr	r3, [pc, #152]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 80027fa:	2204      	movs	r2, #4
 80027fc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80027fe:	4b25      	ldr	r3, [pc, #148]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002800:	2200      	movs	r2, #0
 8002802:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002804:	4b23      	ldr	r3, [pc, #140]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002806:	2201      	movs	r2, #1
 8002808:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800280a:	4b22      	ldr	r3, [pc, #136]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 800280c:	2201      	movs	r2, #1
 800280e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002810:	4b20      	ldr	r3, [pc, #128]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002818:	4b1e      	ldr	r3, [pc, #120]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 800281a:	2200      	movs	r2, #0
 800281c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800281e:	4b1d      	ldr	r3, [pc, #116]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002824:	4b1b      	ldr	r3, [pc, #108]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800282c:	4b19      	ldr	r3, [pc, #100]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 800282e:	2200      	movs	r2, #0
 8002830:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002832:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800283a:	4816      	ldr	r0, [pc, #88]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 800283c:	f001 f8cc 	bl	80039d8 <HAL_ADC_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf14      	ite	ne
 8002846:	2301      	movne	r3, #1
 8002848:	2300      	moveq	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <_ZL12MX_ADC2_Initv+0x94>
  {
    Error_Handler();
 8002850:	f000 fabe 	bl	8002dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002854:	4b11      	ldr	r3, [pc, #68]	@ (800289c <_ZL12MX_ADC2_Initv+0xdc>)
 8002856:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002858:	2306      	movs	r3, #6
 800285a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800285c:	2307      	movs	r3, #7
 800285e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002860:	237f      	movs	r3, #127	@ 0x7f
 8002862:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002864:	2304      	movs	r3, #4
 8002866:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800286c:	463b      	mov	r3, r7
 800286e:	4619      	mov	r1, r3
 8002870:	4808      	ldr	r0, [pc, #32]	@ (8002894 <_ZL12MX_ADC2_Initv+0xd4>)
 8002872:	f001 fb47 	bl	8003f04 <HAL_ADC_ConfigChannel>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	bf14      	ite	ne
 800287c:	2301      	movne	r3, #1
 800287e:	2300      	moveq	r3, #0
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <_ZL12MX_ADC2_Initv+0xca>
  {
    Error_Handler();
 8002886:	f000 faa3 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800288a:	bf00      	nop
 800288c:	3720      	adds	r7, #32
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	2000033c 	.word	0x2000033c
 8002898:	50000100 	.word	0x50000100
 800289c:	08600004 	.word	0x08600004

080028a0 <_ZL14MX_CORDIC_Initv>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 80028a4:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <_ZL14MX_CORDIC_Initv+0x28>)
 80028a6:	4a09      	ldr	r2, [pc, #36]	@ (80028cc <_ZL14MX_CORDIC_Initv+0x2c>)
 80028a8:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80028aa:	4807      	ldr	r0, [pc, #28]	@ (80028c8 <_ZL14MX_CORDIC_Initv+0x28>)
 80028ac:	f002 f98e 	bl	8004bcc <HAL_CORDIC_Init>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	bf14      	ite	ne
 80028b6:	2301      	movne	r3, #1
 80028b8:	2300      	moveq	r3, #0
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <_ZL14MX_CORDIC_Initv+0x24>
  {
    Error_Handler();
 80028c0:	f000 fa86 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000468 	.word	0x20000468
 80028cc:	40020c00 	.word	0x40020c00

080028d0 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80028d4:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028d6:	4a11      	ldr	r2, [pc, #68]	@ (800291c <_ZL11MX_CRC_Initv+0x4c>)
 80028d8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80028da:	4b0f      	ldr	r3, [pc, #60]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028dc:	2200      	movs	r2, #0
 80028de:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80028e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80028e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80028ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80028f2:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80028f8:	4807      	ldr	r0, [pc, #28]	@ (8002918 <_ZL11MX_CRC_Initv+0x48>)
 80028fa:	f002 faa9 	bl	8004e50 <HAL_CRC_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	bf14      	ite	ne
 8002904:	2301      	movne	r3, #1
 8002906:	2300      	moveq	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 800290e:	f000 fa5f 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000490 	.word	0x20000490
 800291c:	40023000 	.word	0x40023000

08002920 <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002924:	4b22      	ldr	r3, [pc, #136]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002926:	4a23      	ldr	r2, [pc, #140]	@ (80029b4 <_ZL14MX_FDCAN1_Initv+0x94>)
 8002928:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800292a:	4b21      	ldr	r3, [pc, #132]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800292c:	2200      	movs	r2, #0
 800292e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002930:	4b1f      	ldr	r3, [pc, #124]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002936:	4b1e      	ldr	r3, [pc, #120]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002938:	2200      	movs	r2, #0
 800293a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800293c:	4b1c      	ldr	r3, [pc, #112]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800293e:	2200      	movs	r2, #0
 8002940:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002942:	4b1b      	ldr	r3, [pc, #108]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002944:	2200      	movs	r2, #0
 8002946:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002948:	4b19      	ldr	r3, [pc, #100]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800294a:	2200      	movs	r2, #0
 800294c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = NomPS;
 800294e:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002950:	2202      	movs	r2, #2
 8002952:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 11;
 8002954:	4b16      	ldr	r3, [pc, #88]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002956:	220b      	movs	r2, #11
 8002958:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 73;
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800295c:	2249      	movs	r2, #73	@ 0x49
 800295e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 11;
 8002960:	4b13      	ldr	r3, [pc, #76]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002962:	220b      	movs	r2, #11
 8002964:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = DataPS;
 8002966:	4b12      	ldr	r3, [pc, #72]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002968:	2205      	movs	r2, #5
 800296a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 15;
 800296c:	4b10      	ldr	r3, [pc, #64]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800296e:	220f      	movs	r2, #15
 8002970:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 18;
 8002972:	4b0f      	ldr	r3, [pc, #60]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002974:	2212      	movs	r2, #18
 8002976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 15;
 8002978:	4b0d      	ldr	r3, [pc, #52]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800297a:	220f      	movs	r2, #15
 800297c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 10;
 800297e:	4b0c      	ldr	r3, [pc, #48]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002980:	220a      	movs	r2, #10
 8002982:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002984:	4b0a      	ldr	r3, [pc, #40]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002986:	2200      	movs	r2, #0
 8002988:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 800298c:	2200      	movs	r2, #0
 800298e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002990:	4807      	ldr	r0, [pc, #28]	@ (80029b0 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002992:	f002 fdc1 	bl	8005518 <HAL_FDCAN_Init>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 80029a6:	f000 fa13 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200004b4 	.word	0x200004b4
 80029b4:	40006400 	.word	0x40006400

080029b8 <_ZL12MX_FMAC_Initv>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80029bc:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <_ZL12MX_FMAC_Initv+0x28>)
 80029be:	4a09      	ldr	r2, [pc, #36]	@ (80029e4 <_ZL12MX_FMAC_Initv+0x2c>)
 80029c0:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 80029c2:	4807      	ldr	r0, [pc, #28]	@ (80029e0 <_ZL12MX_FMAC_Initv+0x28>)
 80029c4:	f003 f8fe 	bl	8005bc4 <HAL_FMAC_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	bf14      	ite	ne
 80029ce:	2301      	movne	r3, #1
 80029d0:	2300      	moveq	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <_ZL12MX_FMAC_Initv+0x24>
  {
    Error_Handler();
 80029d8:	f000 f9fa 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20000518 	.word	0x20000518
 80029e4:	40021400 	.word	0x40021400

080029e8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80029ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 80029ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002a68 <_ZL12MX_SPI1_Initv+0x80>)
 80029f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80029f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 80029f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80029f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80029fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002a00:	4b18      	ldr	r3, [pc, #96]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a02:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002a06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a08:	4b16      	ldr	r3, [pc, #88]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a0e:	4b15      	ldr	r3, [pc, #84]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a14:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a1e:	2218      	movs	r2, #24
 8002a20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a28:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002a34:	4b0b      	ldr	r3, [pc, #44]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a36:	2207      	movs	r2, #7
 8002a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a46:	4807      	ldr	r0, [pc, #28]	@ (8002a64 <_ZL12MX_SPI1_Initv+0x7c>)
 8002a48:	f004 fae8 	bl	800701c <HAL_SPI_Init>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	bf14      	ite	ne
 8002a52:	2301      	movne	r3, #1
 8002a54:	2300      	moveq	r3, #0
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8002a5c:	f000 f9b8 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000550 	.word	0x20000550
 8002a68:	40013000 	.word	0x40013000

08002a6c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b09c      	sub	sp, #112	@ 0x70
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a72:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	605a      	str	r2, [r3, #4]
 8002a7c:	609a      	str	r2, [r3, #8]
 8002a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a80:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a8c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	611a      	str	r2, [r3, #16]
 8002a9c:	615a      	str	r2, [r3, #20]
 8002a9e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002aa0:	1d3b      	adds	r3, r7, #4
 8002aa2:	2234      	movs	r2, #52	@ 0x34
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f007 fc24 	bl	800a2f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aac:	4b65      	ldr	r3, [pc, #404]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002aae:	4a66      	ldr	r2, [pc, #408]	@ (8002c48 <_ZL12MX_TIM1_Initv+0x1dc>)
 8002ab0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002ab2:	4b64      	ldr	r3, [pc, #400]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002ab8:	4b62      	ldr	r3, [pc, #392]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002aba:	2220      	movs	r2, #32
 8002abc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3600;
 8002abe:	4b61      	ldr	r3, [pc, #388]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ac0:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8002ac4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac6:	4b5f      	ldr	r3, [pc, #380]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8002acc:	4b5d      	ldr	r3, [pc, #372]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ad4:	2280      	movs	r2, #128	@ 0x80
 8002ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ad8:	485a      	ldr	r0, [pc, #360]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ada:	f004 fed1 	bl	8007880 <HAL_TIM_Base_Init>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	bf14      	ite	ne
 8002ae4:	2301      	movne	r3, #1
 8002ae6:	2300      	moveq	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <_ZL12MX_TIM1_Initv+0x86>
  {
    Error_Handler();
 8002aee:	f000 f96f 	bl	8002dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002af6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002af8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002afc:	4619      	mov	r1, r3
 8002afe:	4851      	ldr	r0, [pc, #324]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002b00:	f005 fae6 	bl	80080d0 <HAL_TIM_ConfigClockSource>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	bf14      	ite	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	2300      	moveq	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <_ZL12MX_TIM1_Initv+0xac>
  {
    Error_Handler();
 8002b14:	f000 f95c 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b18:	484a      	ldr	r0, [pc, #296]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002b1a:	f004 ff08 	bl	800792e <HAL_TIM_PWM_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	bf14      	ite	ne
 8002b24:	2301      	movne	r3, #1
 8002b26:	2300      	moveq	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <_ZL12MX_TIM1_Initv+0xc6>
  {
    Error_Handler();
 8002b2e:	f000 f94f 	bl	8002dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b3e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b42:	4619      	mov	r1, r3
 8002b44:	483f      	ldr	r0, [pc, #252]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002b46:	f006 f88f 	bl	8008c68 <HAL_TIMEx_MasterConfigSynchronization>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf14      	ite	ne
 8002b50:	2301      	movne	r3, #1
 8002b52:	2300      	moveq	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <_ZL12MX_TIM1_Initv+0xf2>
  {
    Error_Handler();
 8002b5a:	f000 f939 	bl	8002dd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b5e:	2360      	movs	r3, #96	@ 0x60
 8002b60:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002b66:	2302      	movs	r3, #2
 8002b68:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002b6e:	2304      	movs	r3, #4
 8002b70:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b72:	2300      	movs	r3, #0
 8002b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b7a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002b7e:	2200      	movs	r2, #0
 8002b80:	4619      	mov	r1, r3
 8002b82:	4830      	ldr	r0, [pc, #192]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002b84:	f005 f990 	bl	8007ea8 <HAL_TIM_PWM_ConfigChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	bf14      	ite	ne
 8002b8e:	2301      	movne	r3, #1
 8002b90:	2300      	moveq	r3, #0
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <_ZL12MX_TIM1_Initv+0x130>
  {
    Error_Handler();
 8002b98:	f000 f91a 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b9c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ba0:	2204      	movs	r2, #4
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4827      	ldr	r0, [pc, #156]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002ba6:	f005 f97f 	bl	8007ea8 <HAL_TIM_PWM_ConfigChannel>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf14      	ite	ne
 8002bb0:	2301      	movne	r3, #1
 8002bb2:	2300      	moveq	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <_ZL12MX_TIM1_Initv+0x152>
  {
    Error_Handler();
 8002bba:	f000 f909 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002bbe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002bc2:	2208      	movs	r2, #8
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	481f      	ldr	r0, [pc, #124]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002bc8:	f005 f96e 	bl	8007ea8 <HAL_TIM_PWM_ConfigChannel>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	bf14      	ite	ne
 8002bd2:	2301      	movne	r3, #1
 8002bd4:	2300      	moveq	r3, #0
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <_ZL12MX_TIM1_Initv+0x174>
  {
    Error_Handler();
 8002bdc:	f000 f8f8 	bl	8002dd0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002be0:	2300      	movs	r3, #0
 8002be2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bf4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bf8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c02:	2300      	movs	r3, #0
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002c10:	2300      	movs	r3, #0
 8002c12:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c14:	2300      	movs	r3, #0
 8002c16:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c18:	1d3b      	adds	r3, r7, #4
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4809      	ldr	r0, [pc, #36]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002c1e:	f006 f8b1 	bl	8008d84 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bf14      	ite	ne
 8002c28:	2301      	movne	r3, #1
 8002c2a:	2300      	moveq	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <_ZL12MX_TIM1_Initv+0x1ca>
  {
    Error_Handler();
 8002c32:	f000 f8cd 	bl	8002dd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c36:	4803      	ldr	r0, [pc, #12]	@ (8002c44 <_ZL12MX_TIM1_Initv+0x1d8>)
 8002c38:	f000 fb52 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 8002c3c:	bf00      	nop
 8002c3e:	3770      	adds	r7, #112	@ 0x70
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	200005b4 	.word	0x200005b4
 8002c48:	40012c00 	.word	0x40012c00

08002c4c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002c52:	4b16      	ldr	r3, [pc, #88]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c56:	4a15      	ldr	r2, [pc, #84]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c58:	f043 0304 	orr.w	r3, r3, #4
 8002c5c:	6493      	str	r3, [r2, #72]	@ 0x48
 8002c5e:	4b13      	ldr	r3, [pc, #76]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c62:	f003 0304 	and.w	r3, r3, #4
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c6a:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6493      	str	r3, [r2, #72]	@ 0x48
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <_ZL11MX_DMA_Initv+0x60>)
 8002c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	200b      	movs	r0, #11
 8002c88:	f002 f8ad 	bl	8004de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002c8c:	200b      	movs	r0, #11
 8002c8e:	f002 f8c4 	bl	8004e1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2100      	movs	r1, #0
 8002c96:	200c      	movs	r0, #12
 8002c98:	f002 f8a5 	bl	8004de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002c9c:	200c      	movs	r0, #12
 8002c9e:	f002 f8bc 	bl	8004e1a <HAL_NVIC_EnableIRQ>

}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40021000 	.word	0x40021000

08002cb0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb6:	f107 030c 	add.w	r3, r7, #12
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	605a      	str	r2, [r3, #4]
 8002cc0:	609a      	str	r2, [r3, #8]
 8002cc2:	60da      	str	r2, [r3, #12]
 8002cc4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cc6:	4b28      	ldr	r3, [pc, #160]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cca:	4a27      	ldr	r2, [pc, #156]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002ccc:	f043 0320 	orr.w	r3, r3, #32
 8002cd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cd2:	4b25      	ldr	r3, [pc, #148]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	60bb      	str	r3, [r7, #8]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cde:	4b22      	ldr	r3, [pc, #136]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	4a21      	ldr	r2, [pc, #132]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cea:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002cfc:	f043 0302 	orr.w	r3, r3, #2
 8002d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d02:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <_ZL12MX_GPIO_Initv+0xb8>)
 8002d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	603b      	str	r3, [r7, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2110      	movs	r1, #16
 8002d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d16:	f003 f983 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_RESET);
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	4813      	ldr	r0, [pc, #76]	@ (8002d6c <_ZL12MX_GPIO_Initv+0xbc>)
 8002d20:	f003 f97e 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8002d24:	2310      	movs	r3, #16
 8002d26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d30:	2300      	movs	r3, #0
 8002d32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8002d34:	f107 030c 	add.w	r3, r7, #12
 8002d38:	4619      	mov	r1, r3
 8002d3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d3e:	f002 ffed 	bl	8005d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8002d42:	2301      	movs	r3, #1
 8002d44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d46:	2301      	movs	r3, #1
 8002d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002d52:	f107 030c 	add.w	r3, r7, #12
 8002d56:	4619      	mov	r1, r3
 8002d58:	4804      	ldr	r0, [pc, #16]	@ (8002d6c <_ZL12MX_GPIO_Initv+0xbc>)
 8002d5a:	f002 ffdf 	bl	8005d1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d5e:	bf00      	nop
 8002d60:	3720      	adds	r7, #32
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	48000400 	.word	0x48000400

08002d70 <_ZL8DWT_Initv>:

/* USER CODE BEGIN 4 */
//Delay function
__STATIC_INLINE void DWT_Init(void) {
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002d74:	4b08      	ldr	r3, [pc, #32]	@ (8002d98 <_ZL8DWT_Initv+0x28>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	4a07      	ldr	r2, [pc, #28]	@ (8002d98 <_ZL8DWT_Initv+0x28>)
 8002d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d7e:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Data watchpoint trigger(DWT)
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <_ZL8DWT_Initv+0x2c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a05      	ldr	r2, [pc, #20]	@ (8002d9c <_ZL8DWT_Initv+0x2c>)
 8002d86:	f043 0301 	orr.w	r3, r3, #1
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	e000edf0 	.word	0xe000edf0
 8002d9c:	e0001000 	.word	0xe0001000

08002da0 <_ZL6microsv>:
__STATIC_INLINE uint32_t micros(void) {
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
	return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8002da4:	4b07      	ldr	r3, [pc, #28]	@ (8002dc4 <_ZL6microsv+0x24>)
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4b07      	ldr	r3, [pc, #28]	@ (8002dc8 <_ZL6microsv+0x28>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4907      	ldr	r1, [pc, #28]	@ (8002dcc <_ZL6microsv+0x2c>)
 8002dae:	fba1 1303 	umull	r1, r3, r1, r3
 8002db2:	0c9b      	lsrs	r3, r3, #18
 8002db4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	e0001000 	.word	0xe0001000
 8002dc8:	200000ac 	.word	0x200000ac
 8002dcc:	431bde83 	.word	0x431bde83

08002dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd4:	b672      	cpsid	i
}
 8002dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dd8:	bf00      	nop
 8002dda:	e7fd      	b.n	8002dd8 <Error_Handler+0x8>

08002ddc <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d107      	bne.n	8002dfc <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d102      	bne.n	8002dfc <_Z41__static_initialization_and_destruction_0ii+0x20>
simpleFOC simpleFOC;
 8002df6:	4809      	ldr	r0, [pc, #36]	@ (8002e1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002df8:	f7fe fff8 	bl	8001dec <_ZN9simpleFOCC1Ev>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d107      	bne.n	8002e12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d102      	bne.n	8002e12 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002e0c:	4803      	ldr	r0, [pc, #12]	@ (8002e1c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002e0e:	f7ff f817 	bl	8001e40 <_ZN9simpleFOCD1Ev>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	200001e0 	.word	0x200001e0

08002e20 <_GLOBAL__sub_I_simpleFOC>:
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002e28:	2001      	movs	r0, #1
 8002e2a:	f7ff ffd7 	bl	8002ddc <_Z41__static_initialization_and_destruction_0ii>
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <_GLOBAL__sub_D_simpleFOC>:
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002e38:	2000      	movs	r0, #0
 8002e3a:	f7ff ffcf 	bl	8002ddc <_Z41__static_initialization_and_destruction_0ii>
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e46:	4b0f      	ldr	r3, [pc, #60]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e52:	4b0c      	ldr	r3, [pc, #48]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5e:	4b09      	ldr	r3, [pc, #36]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e62:	4a08      	ldr	r2, [pc, #32]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e6a:	4b06      	ldr	r3, [pc, #24]	@ (8002e84 <HAL_MspInit+0x44>)
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002e76:	f003 f98f 	bl	8006198 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40021000 	.word	0x40021000

08002e88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b0a0      	sub	sp, #128	@ 0x80
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e90:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
 8002e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ea0:	f107 031c 	add.w	r3, r7, #28
 8002ea4:	2250      	movs	r2, #80	@ 0x50
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f007 fa23 	bl	800a2f4 <memset>
  if(hadc->Instance==ADC1)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eb6:	d169      	bne.n	8002f8c <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002eb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ebc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002ebe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002ec2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ec4:	f107 031c 	add.w	r3, r7, #28
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f003 fe6b 	bl	8006ba4 <HAL_RCCEx_PeriphCLKConfig>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002ed4:	f7ff ff7c 	bl	8002dd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002ed8:	4b65      	ldr	r3, [pc, #404]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	4a64      	ldr	r2, [pc, #400]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002ee0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002ee2:	4b63      	ldr	r3, [pc, #396]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d10b      	bne.n	8002f02 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002eea:	4b62      	ldr	r3, [pc, #392]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eee:	4a61      	ldr	r2, [pc, #388]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002ef0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ef6:	4b5f      	ldr	r3, [pc, #380]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002efe:	61bb      	str	r3, [r7, #24]
 8002f00:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f02:	4b5c      	ldr	r3, [pc, #368]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f06:	4a5b      	ldr	r2, [pc, #364]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f0e:	4b59      	ldr	r3, [pc, #356]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	617b      	str	r3, [r7, #20]
 8002f18:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = CSOA_Pin;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(CSOA_GPIO_Port, &GPIO_InitStruct);
 8002f26:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f30:	f002 fef4 	bl	8005d1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002f34:	4b50      	ldr	r3, [pc, #320]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f36:	4a51      	ldr	r2, [pc, #324]	@ (800307c <HAL_ADC_MspInit+0x1f4>)
 8002f38:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f40:	4b4d      	ldr	r3, [pc, #308]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f46:	4b4c      	ldr	r3, [pc, #304]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f4e:	2280      	movs	r2, #128	@ 0x80
 8002f50:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f52:	4b49      	ldr	r3, [pc, #292]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f58:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f5a:	4b47      	ldr	r3, [pc, #284]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f60:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002f62:	4b45      	ldr	r3, [pc, #276]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f64:	2220      	movs	r2, #32
 8002f66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002f68:	4b43      	ldr	r3, [pc, #268]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f6e:	4842      	ldr	r0, [pc, #264]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f70:	f002 f860 	bl	8005034 <HAL_DMA_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8002f7a:	f7ff ff29 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a3d      	ldr	r2, [pc, #244]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f82:	655a      	str	r2, [r3, #84]	@ 0x54
 8002f84:	4a3c      	ldr	r2, [pc, #240]	@ (8003078 <HAL_ADC_MspInit+0x1f0>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002f8a:	e06d      	b.n	8003068 <HAL_ADC_MspInit+0x1e0>
  else if(hadc->Instance==ADC2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a3b      	ldr	r2, [pc, #236]	@ (8003080 <HAL_ADC_MspInit+0x1f8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d168      	bne.n	8003068 <HAL_ADC_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f9a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002f9c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa2:	f107 031c 	add.w	r3, r7, #28
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f003 fdfc 	bl	8006ba4 <HAL_RCCEx_PeriphCLKConfig>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8002fb2:	f7ff ff0d 	bl	8002dd0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002fb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	4a2c      	ldr	r2, [pc, #176]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002fbe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003070 <HAL_ADC_MspInit+0x1e8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002fc8:	4b2a      	ldr	r3, [pc, #168]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fcc:	4a29      	ldr	r2, [pc, #164]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002fd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fd4:	4b27      	ldr	r3, [pc, #156]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe0:	4b24      	ldr	r3, [pc, #144]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe4:	4a23      	ldr	r2, [pc, #140]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fe6:	f043 0301 	orr.w	r3, r3, #1
 8002fea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fec:	4b21      	ldr	r3, [pc, #132]	@ (8003074 <HAL_ADC_MspInit+0x1ec>)
 8002fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CSOB_Pin;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003000:	2300      	movs	r3, #0
 8003002:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(CSOB_GPIO_Port, &GPIO_InitStruct);
 8003004:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003008:	4619      	mov	r1, r3
 800300a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800300e:	f002 fe85 	bl	8005d1c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8003012:	4b1c      	ldr	r3, [pc, #112]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003014:	4a1c      	ldr	r2, [pc, #112]	@ (8003088 <HAL_ADC_MspInit+0x200>)
 8003016:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003018:	4b1a      	ldr	r3, [pc, #104]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 800301a:	2224      	movs	r2, #36	@ 0x24
 800301c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800301e:	4b19      	ldr	r3, [pc, #100]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003024:	4b17      	ldr	r3, [pc, #92]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003026:	2200      	movs	r2, #0
 8003028:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800302a:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 800302c:	2280      	movs	r2, #128	@ 0x80
 800302e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003030:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003032:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003036:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003038:	4b12      	ldr	r3, [pc, #72]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 800303a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800303e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003040:	4b10      	ldr	r3, [pc, #64]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003042:	2220      	movs	r2, #32
 8003044:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003046:	4b0f      	ldr	r3, [pc, #60]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003048:	2200      	movs	r2, #0
 800304a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800304c:	480d      	ldr	r0, [pc, #52]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 800304e:	f001 fff1 	bl	8005034 <HAL_DMA_Init>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 8003058:	f7ff feba 	bl	8002dd0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a09      	ldr	r2, [pc, #36]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003060:	655a      	str	r2, [r3, #84]	@ 0x54
 8003062:	4a08      	ldr	r2, [pc, #32]	@ (8003084 <HAL_ADC_MspInit+0x1fc>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003068:	bf00      	nop
 800306a:	3780      	adds	r7, #128	@ 0x80
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	2000060c 	.word	0x2000060c
 8003074:	40021000 	.word	0x40021000
 8003078:	200003a8 	.word	0x200003a8
 800307c:	40020008 	.word	0x40020008
 8003080:	50000100 	.word	0x50000100
 8003084:	20000408 	.word	0x20000408
 8003088:	4002001c 	.word	0x4002001c

0800308c <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a0a      	ldr	r2, [pc, #40]	@ (80030c4 <HAL_CORDIC_MspInit+0x38>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d10b      	bne.n	80030b6 <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <HAL_CORDIC_MspInit+0x3c>)
 80030a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a2:	4a09      	ldr	r2, [pc, #36]	@ (80030c8 <HAL_CORDIC_MspInit+0x3c>)
 80030a4:	f043 0308 	orr.w	r3, r3, #8
 80030a8:	6493      	str	r3, [r2, #72]	@ 0x48
 80030aa:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <HAL_CORDIC_MspInit+0x3c>)
 80030ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	40020c00 	.word	0x40020c00
 80030c8:	40021000 	.word	0x40021000

080030cc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003104 <HAL_CRC_MspInit+0x38>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d10b      	bne.n	80030f6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80030de:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <HAL_CRC_MspInit+0x3c>)
 80030e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030e2:	4a09      	ldr	r2, [pc, #36]	@ (8003108 <HAL_CRC_MspInit+0x3c>)
 80030e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80030ea:	4b07      	ldr	r3, [pc, #28]	@ (8003108 <HAL_CRC_MspInit+0x3c>)
 80030ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80030f6:	bf00      	nop
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	40023000 	.word	0x40023000
 8003108:	40021000 	.word	0x40021000

0800310c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b09e      	sub	sp, #120	@ 0x78
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003114:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003124:	f107 0314 	add.w	r3, r7, #20
 8003128:	2250      	movs	r2, #80	@ 0x50
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f007 f8e1 	bl	800a2f4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a24      	ldr	r2, [pc, #144]	@ (80031c8 <HAL_FDCAN_MspInit+0xbc>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d141      	bne.n	80031c0 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800313c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003140:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8003142:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003146:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003148:	f107 0314 	add.w	r3, r7, #20
 800314c:	4618      	mov	r0, r3
 800314e:	f003 fd29 	bl	8006ba4 <HAL_RCCEx_PeriphCLKConfig>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8003158:	f7ff fe3a 	bl	8002dd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800315c:	4b1b      	ldr	r3, [pc, #108]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 800315e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003160:	4a1a      	ldr	r2, [pc, #104]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 8003162:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003166:	6593      	str	r3, [r2, #88]	@ 0x58
 8003168:	4b18      	ldr	r3, [pc, #96]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 800316a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003174:	4b15      	ldr	r3, [pc, #84]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 8003176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003178:	4a14      	ldr	r2, [pc, #80]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003180:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_FDCAN_MspInit+0xc0>)
 8003182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800318c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003190:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319a:	2300      	movs	r3, #0
 800319c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800319e:	2309      	movs	r3, #9
 80031a0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80031a6:	4619      	mov	r1, r3
 80031a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031ac:	f002 fdb6 	bl	8005d1c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80031b0:	2200      	movs	r2, #0
 80031b2:	2100      	movs	r1, #0
 80031b4:	2015      	movs	r0, #21
 80031b6:	f001 fe16 	bl	8004de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80031ba:	2015      	movs	r0, #21
 80031bc:	f001 fe2d 	bl	8004e1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80031c0:	bf00      	nop
 80031c2:	3778      	adds	r7, #120	@ 0x78
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40006400 	.word	0x40006400
 80031cc:	40021000 	.word	0x40021000

080031d0 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <HAL_FMAC_MspInit+0x38>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d10b      	bne.n	80031fa <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 80031e2:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <HAL_FMAC_MspInit+0x3c>)
 80031e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <HAL_FMAC_MspInit+0x3c>)
 80031e8:	f043 0310 	orr.w	r3, r3, #16
 80031ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80031ee:	4b07      	ldr	r3, [pc, #28]	@ (800320c <HAL_FMAC_MspInit+0x3c>)
 80031f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f2:	f003 0310 	and.w	r3, r3, #16
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 80031fa:	bf00      	nop
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40021400 	.word	0x40021400
 800320c:	40021000 	.word	0x40021000

08003210 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003218:	f107 0314 	add.w	r3, r7, #20
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a17      	ldr	r2, [pc, #92]	@ (800328c <HAL_SPI_MspInit+0x7c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d128      	bne.n	8003284 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003232:	4b17      	ldr	r3, [pc, #92]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 8003234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003236:	4a16      	ldr	r2, [pc, #88]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 8003238:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800323c:	6613      	str	r3, [r2, #96]	@ 0x60
 800323e:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 8003240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003242:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003246:	613b      	str	r3, [r7, #16]
 8003248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800324a:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 800324c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324e:	4a10      	ldr	r2, [pc, #64]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 8003250:	f043 0301 	orr.w	r3, r3, #1
 8003254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003256:	4b0e      	ldr	r3, [pc, #56]	@ (8003290 <HAL_SPI_MspInit+0x80>)
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003262:	23e0      	movs	r3, #224	@ 0xe0
 8003264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003266:	2302      	movs	r3, #2
 8003268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326a:	2300      	movs	r3, #0
 800326c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800326e:	2302      	movs	r3, #2
 8003270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003272:	2305      	movs	r3, #5
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003276:	f107 0314 	add.w	r3, r7, #20
 800327a:	4619      	mov	r1, r3
 800327c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003280:	f002 fd4c 	bl	8005d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003284:	bf00      	nop
 8003286:	3728      	adds	r7, #40	@ 0x28
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40013000 	.word	0x40013000
 8003290:	40021000 	.word	0x40021000

08003294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0d      	ldr	r2, [pc, #52]	@ (80032d8 <HAL_TIM_Base_MspInit+0x44>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d113      	bne.n	80032ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032a6:	4b0d      	ldr	r3, [pc, #52]	@ (80032dc <HAL_TIM_Base_MspInit+0x48>)
 80032a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032aa:	4a0c      	ldr	r2, [pc, #48]	@ (80032dc <HAL_TIM_Base_MspInit+0x48>)
 80032ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80032b2:	4b0a      	ldr	r3, [pc, #40]	@ (80032dc <HAL_TIM_Base_MspInit+0x48>)
 80032b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032ba:	60fb      	str	r3, [r7, #12]
 80032bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80032be:	2200      	movs	r2, #0
 80032c0:	2100      	movs	r1, #0
 80032c2:	2019      	movs	r0, #25
 80032c4:	f001 fd8f 	bl	8004de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80032c8:	2019      	movs	r0, #25
 80032ca:	f001 fda6 	bl	8004e1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80032ce:	bf00      	nop
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	40012c00 	.word	0x40012c00
 80032dc:	40021000 	.word	0x40021000

080032e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b088      	sub	sp, #32
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	f107 030c 	add.w	r3, r7, #12
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a12      	ldr	r2, [pc, #72]	@ (8003348 <HAL_TIM_MspPostInit+0x68>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d11d      	bne.n	800333e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003306:	4a11      	ldr	r2, [pc, #68]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800330e:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <HAL_TIM_MspPostInit+0x6c>)
 8003310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	60bb      	str	r3, [r7, #8]
 8003318:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWMC_Pin|PWMB_Pin|PWMA_Pin;
 800331a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800331e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003320:	2302      	movs	r3, #2
 8003322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003328:	2303      	movs	r3, #3
 800332a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800332c:	2306      	movs	r3, #6
 800332e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003330:	f107 030c 	add.w	r3, r7, #12
 8003334:	4619      	mov	r1, r3
 8003336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800333a:	f002 fcef 	bl	8005d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800333e:	bf00      	nop
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40012c00 	.word	0x40012c00
 800334c:	40021000 	.word	0x40021000

08003350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <NMI_Handler+0x4>

08003358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <HardFault_Handler+0x4>

08003360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <MemManage_Handler+0x4>

08003368 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <BusFault_Handler+0x4>

08003370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003374:	bf00      	nop
 8003376:	e7fd      	b.n	8003374 <UsageFault_Handler+0x4>

08003378 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800337c:	bf00      	nop
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003386:	b480      	push	{r7}
 8003388:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800338a:	bf00      	nop
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033a6:	f000 f8b9 	bl	800351c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033b4:	4802      	ldr	r0, [pc, #8]	@ (80033c0 <DMA1_Channel1_IRQHandler+0x10>)
 80033b6:	f001 ff60 	bl	800527a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	200003a8 	.word	0x200003a8

080033c4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80033c8:	4802      	ldr	r0, [pc, #8]	@ (80033d4 <DMA1_Channel2_IRQHandler+0x10>)
 80033ca:	f001 ff56 	bl	800527a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000408 	.word	0x20000408

080033d8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80033dc:	4802      	ldr	r0, [pc, #8]	@ (80033e8 <FDCAN1_IT0_IRQHandler+0x10>)
 80033de:	f002 f9f5 	bl	80057cc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	200004b4 	.word	0x200004b4

080033ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033f0:	4802      	ldr	r0, [pc, #8]	@ (80033fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80033f2:	f004 fc09 	bl	8007c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	200005b4 	.word	0x200005b4

08003400 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003404:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <SystemInit+0x20>)
 8003406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340a:	4a05      	ldr	r2, [pc, #20]	@ (8003420 <SystemInit+0x20>)
 800340c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003410:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003414:	bf00      	nop
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	e000ed00 	.word	0xe000ed00

08003424 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003424:	480d      	ldr	r0, [pc, #52]	@ (800345c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003426:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003428:	f7ff ffea 	bl	8003400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800342c:	480c      	ldr	r0, [pc, #48]	@ (8003460 <LoopForever+0x6>)
  ldr r1, =_edata
 800342e:	490d      	ldr	r1, [pc, #52]	@ (8003464 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003430:	4a0d      	ldr	r2, [pc, #52]	@ (8003468 <LoopForever+0xe>)
  movs r3, #0
 8003432:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003434:	e002      	b.n	800343c <LoopCopyDataInit>

08003436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800343a:	3304      	adds	r3, #4

0800343c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800343c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800343e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003440:	d3f9      	bcc.n	8003436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003442:	4a0a      	ldr	r2, [pc, #40]	@ (800346c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003444:	4c0a      	ldr	r4, [pc, #40]	@ (8003470 <LoopForever+0x16>)
  movs r3, #0
 8003446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003448:	e001      	b.n	800344e <LoopFillZerobss>

0800344a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800344a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800344c:	3204      	adds	r2, #4

0800344e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800344e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003450:	d3fb      	bcc.n	800344a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003452:	f006 ff5d 	bl	800a310 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003456:	f7ff f863 	bl	8002520 <main>

0800345a <LoopForever>:

LoopForever:
    b LoopForever
 800345a:	e7fe      	b.n	800345a <LoopForever>
  ldr   r0, =_estack
 800345c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8003460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003464:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8003468:	0800a4dc 	.word	0x0800a4dc
  ldr r2, =_sbss
 800346c:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8003470:	20000754 	.word	0x20000754

08003474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003474:	e7fe      	b.n	8003474 <ADC1_2_IRQHandler>

08003476 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b082      	sub	sp, #8
 800347a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003480:	2003      	movs	r0, #3
 8003482:	f001 fca5 	bl	8004dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003486:	200f      	movs	r0, #15
 8003488:	f000 f80e 	bl	80034a8 <HAL_InitTick>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d002      	beq.n	8003498 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	71fb      	strb	r3, [r7, #7]
 8003496:	e001      	b.n	800349c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003498:	f7ff fcd2 	bl	8002e40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800349c:	79fb      	ldrb	r3, [r7, #7]

}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80034b4:	4b16      	ldr	r3, [pc, #88]	@ (8003510 <HAL_InitTick+0x68>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d022      	beq.n	8003502 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80034bc:	4b15      	ldr	r3, [pc, #84]	@ (8003514 <HAL_InitTick+0x6c>)
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	4b13      	ldr	r3, [pc, #76]	@ (8003510 <HAL_InitTick+0x68>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80034c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80034cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d0:	4618      	mov	r0, r3
 80034d2:	f001 fcb0 	bl	8004e36 <HAL_SYSTICK_Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10f      	bne.n	80034fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b0f      	cmp	r3, #15
 80034e0:	d809      	bhi.n	80034f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034e2:	2200      	movs	r2, #0
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	f04f 30ff 	mov.w	r0, #4294967295
 80034ea:	f001 fc7c 	bl	8004de6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <HAL_InitTick+0x70>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	e007      	b.n	8003506 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	73fb      	strb	r3, [r7, #15]
 80034fa:	e004      	b.n	8003506 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
 8003500:	e001      	b.n	8003506 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003506:	7bfb      	ldrb	r3, [r7, #15]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	200000b4 	.word	0x200000b4
 8003514:	200000ac 	.word	0x200000ac
 8003518:	200000b0 	.word	0x200000b0

0800351c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003520:	4b05      	ldr	r3, [pc, #20]	@ (8003538 <HAL_IncTick+0x1c>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_IncTick+0x20>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4413      	add	r3, r2
 800352a:	4a03      	ldr	r2, [pc, #12]	@ (8003538 <HAL_IncTick+0x1c>)
 800352c:	6013      	str	r3, [r2, #0]
}
 800352e:	bf00      	nop
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	20000610 	.word	0x20000610
 800353c:	200000b4 	.word	0x200000b4

08003540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return uwTick;
 8003544:	4b03      	ldr	r3, [pc, #12]	@ (8003554 <HAL_GetTick+0x14>)
 8003546:	681b      	ldr	r3, [r3, #0]
}
 8003548:	4618      	mov	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000610 	.word	0x20000610

08003558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003560:	f7ff ffee 	bl	8003540 <HAL_GetTick>
 8003564:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d004      	beq.n	800357c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003572:	4b09      	ldr	r3, [pc, #36]	@ (8003598 <HAL_Delay+0x40>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4413      	add	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800357c:	bf00      	nop
 800357e:	f7ff ffdf 	bl	8003540 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	429a      	cmp	r2, r3
 800358c:	d8f7      	bhi.n	800357e <HAL_Delay+0x26>
  {
  }
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	200000b4 	.word	0x200000b4

0800359c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	609a      	str	r2, [r3, #8]
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
 80035ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	609a      	str	r2, [r3, #8]
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	3360      	adds	r3, #96	@ 0x60
 8003616:	461a      	mov	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <LL_ADC_SetOffset+0x44>)
 8003626:	4013      	ands	r3, r2
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	4313      	orrs	r3, r2
 8003634:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800363c:	bf00      	nop
 800363e:	371c      	adds	r7, #28
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	03fff000 	.word	0x03fff000

0800364c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	3360      	adds	r3, #96	@ 0x60
 800365a:	461a      	mov	r2, r3
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800366c:	4618      	mov	r0, r3
 800366e:	3714      	adds	r7, #20
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003678:	b480      	push	{r7}
 800367a:	b087      	sub	sp, #28
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3360      	adds	r3, #96	@ 0x60
 8003688:	461a      	mov	r2, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	431a      	orrs	r2, r3
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80036a2:	bf00      	nop
 80036a4:	371c      	adds	r7, #28
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b087      	sub	sp, #28
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	3360      	adds	r3, #96	@ 0x60
 80036be:	461a      	mov	r2, r3
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	431a      	orrs	r2, r3
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80036d8:	bf00      	nop
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	3360      	adds	r3, #96	@ 0x60
 80036f4:	461a      	mov	r2, r3
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	431a      	orrs	r2, r3
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800370e:	bf00      	nop
 8003710:	371c      	adds	r7, #28
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	431a      	orrs	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	615a      	str	r2, [r3, #20]
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003754:	2301      	movs	r3, #1
 8003756:	e000      	b.n	800375a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003766:	b480      	push	{r7}
 8003768:	b087      	sub	sp, #28
 800376a:	af00      	add	r7, sp, #0
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3330      	adds	r3, #48	@ 0x30
 8003776:	461a      	mov	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	0a1b      	lsrs	r3, r3, #8
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	f003 030c 	and.w	r3, r3, #12
 8003782:	4413      	add	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	f003 031f 	and.w	r3, r3, #31
 8003790:	211f      	movs	r1, #31
 8003792:	fa01 f303 	lsl.w	r3, r1, r3
 8003796:	43db      	mvns	r3, r3
 8003798:	401a      	ands	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	0e9b      	lsrs	r3, r3, #26
 800379e:	f003 011f 	and.w	r1, r3, #31
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ac:	431a      	orrs	r2, r3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80037b2:	bf00      	nop
 80037b4:	371c      	adds	r7, #28
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80037be:	b480      	push	{r7}
 80037c0:	b087      	sub	sp, #28
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	3314      	adds	r3, #20
 80037ce:	461a      	mov	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	0e5b      	lsrs	r3, r3, #25
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	4413      	add	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	0d1b      	lsrs	r3, r3, #20
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	2107      	movs	r1, #7
 80037ec:	fa01 f303 	lsl.w	r3, r1, r3
 80037f0:	43db      	mvns	r3, r3
 80037f2:	401a      	ands	r2, r3
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	0d1b      	lsrs	r3, r3, #20
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	431a      	orrs	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003808:	bf00      	nop
 800380a:	371c      	adds	r7, #28
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800382c:	43db      	mvns	r3, r3
 800382e:	401a      	ands	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f003 0318 	and.w	r3, r3, #24
 8003836:	4908      	ldr	r1, [pc, #32]	@ (8003858 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003838:	40d9      	lsrs	r1, r3
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	400b      	ands	r3, r1
 800383e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003842:	431a      	orrs	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800384a:	bf00      	nop
 800384c:	3714      	adds	r7, #20
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	0007ffff 	.word	0x0007ffff

0800385c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 031f 	and.w	r3, r3, #31
}
 800386c:	4618      	mov	r0, r3
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	6093      	str	r3, [r2, #8]
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038b0:	d101      	bne.n	80038b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80038d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038d8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003900:	d101      	bne.n	8003906 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003902:	2301      	movs	r3, #1
 8003904:	e000      	b.n	8003908 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003928:	f043 0201 	orr.w	r2, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <LL_ADC_IsEnabled+0x18>
 8003950:	2301      	movs	r3, #1
 8003952:	e000      	b.n	8003956 <LL_ADC_IsEnabled+0x1a>
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003962:	b480      	push	{r7}
 8003964:	b083      	sub	sp, #12
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003972:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003976:	f043 0204 	orr.w	r2, r3, #4
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b04      	cmp	r3, #4
 800399c:	d101      	bne.n	80039a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 0308 	and.w	r3, r3, #8
 80039c0:	2b08      	cmp	r3, #8
 80039c2:	d101      	bne.n	80039c8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039d8:	b590      	push	{r4, r7, lr}
 80039da:	b089      	sub	sp, #36	@ 0x24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e19b      	b.n	8003d2a <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d109      	bne.n	8003a14 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff fa41 	bl	8002e88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ff3f 	bl	800389c <LL_ADC_IsDeepPowerDownEnabled>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff ff25 	bl	8003878 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7ff ff5a 	bl	80038ec <LL_ADC_IsInternalRegulatorEnabled>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d115      	bne.n	8003a6a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7ff ff3e 	bl	80038c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a48:	4b97      	ldr	r3, [pc, #604]	@ (8003ca8 <HAL_ADC_Init+0x2d0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	099b      	lsrs	r3, r3, #6
 8003a4e:	4a97      	ldr	r2, [pc, #604]	@ (8003cac <HAL_ADC_Init+0x2d4>)
 8003a50:	fba2 2303 	umull	r2, r3, r2, r3
 8003a54:	099b      	lsrs	r3, r3, #6
 8003a56:	3301      	adds	r3, #1
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a5c:	e002      	b.n	8003a64 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f9      	bne.n	8003a5e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff ff3c 	bl	80038ec <LL_ADC_IsInternalRegulatorEnabled>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10d      	bne.n	8003a96 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7e:	f043 0210 	orr.w	r2, r3, #16
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8a:	f043 0201 	orr.w	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff ff75 	bl	800398a <LL_ADC_REG_IsConversionOngoing>
 8003aa0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa6:	f003 0310 	and.w	r3, r3, #16
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f040 8134 	bne.w	8003d18 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f040 8130 	bne.w	8003d18 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003ac0:	f043 0202 	orr.w	r2, r3, #2
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff35 	bl	800393c <LL_ADC_IsEnabled>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d137      	bne.n	8003b48 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ae0:	d004      	beq.n	8003aec <HAL_ADC_Init+0x114>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a72      	ldr	r2, [pc, #456]	@ (8003cb0 <HAL_ADC_Init+0x2d8>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d10f      	bne.n	8003b0c <HAL_ADC_Init+0x134>
 8003aec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003af0:	f7ff ff24 	bl	800393c <LL_ADC_IsEnabled>
 8003af4:	4604      	mov	r4, r0
 8003af6:	486e      	ldr	r0, [pc, #440]	@ (8003cb0 <HAL_ADC_Init+0x2d8>)
 8003af8:	f7ff ff20 	bl	800393c <LL_ADC_IsEnabled>
 8003afc:	4603      	mov	r3, r0
 8003afe:	4323      	orrs	r3, r4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	bf0c      	ite	eq
 8003b04:	2301      	moveq	r3, #1
 8003b06:	2300      	movne	r3, #0
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	e008      	b.n	8003b1e <HAL_ADC_Init+0x146>
 8003b0c:	4869      	ldr	r0, [pc, #420]	@ (8003cb4 <HAL_ADC_Init+0x2dc>)
 8003b0e:	f7ff ff15 	bl	800393c <LL_ADC_IsEnabled>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf0c      	ite	eq
 8003b18:	2301      	moveq	r3, #1
 8003b1a:	2300      	movne	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d012      	beq.n	8003b48 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b2a:	d004      	beq.n	8003b36 <HAL_ADC_Init+0x15e>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a5f      	ldr	r2, [pc, #380]	@ (8003cb0 <HAL_ADC_Init+0x2d8>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d101      	bne.n	8003b3a <HAL_ADC_Init+0x162>
 8003b36:	4a60      	ldr	r2, [pc, #384]	@ (8003cb8 <HAL_ADC_Init+0x2e0>)
 8003b38:	e000      	b.n	8003b3c <HAL_ADC_Init+0x164>
 8003b3a:	4a60      	ldr	r2, [pc, #384]	@ (8003cbc <HAL_ADC_Init+0x2e4>)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f7ff fd2a 	bl	800359c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	7f5b      	ldrb	r3, [r3, #29]
 8003b4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003b58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003b5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d106      	bne.n	8003b84 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	045b      	lsls	r3, r3, #17
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d009      	beq.n	8003ba0 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68da      	ldr	r2, [r3, #12]
 8003ba6:	4b46      	ldr	r3, [pc, #280]	@ (8003cc0 <HAL_ADC_Init+0x2e8>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6812      	ldr	r2, [r2, #0]
 8003bae:	69b9      	ldr	r1, [r7, #24]
 8003bb0:	430b      	orrs	r3, r1
 8003bb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7ff feee 	bl	80039b0 <LL_ADC_INJ_IsConversionOngoing>
 8003bd4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d17b      	bne.n	8003cd4 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d178      	bne.n	8003cd4 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003be6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003bee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bfe:	f023 0302 	bic.w	r3, r3, #2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	69b9      	ldr	r1, [r7, #24]
 8003c08:	430b      	orrs	r3, r1
 8003c0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d017      	beq.n	8003c44 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691a      	ldr	r2, [r3, #16]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003c22:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003c30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6911      	ldr	r1, [r2, #16]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003c42:	e013      	b.n	8003c6c <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003c52:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6812      	ldr	r2, [r2, #0]
 8003c60:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c68:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d126      	bne.n	8003cc4 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003c80:	f023 0304 	bic.w	r3, r3, #4
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003c8c:	4311      	orrs	r1, r2
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003c92:	4311      	orrs	r1, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	611a      	str	r2, [r3, #16]
 8003ca6:	e015      	b.n	8003cd4 <HAL_ADC_Init+0x2fc>
 8003ca8:	200000ac 	.word	0x200000ac
 8003cac:	053e2d63 	.word	0x053e2d63
 8003cb0:	50000100 	.word	0x50000100
 8003cb4:	50000400 	.word	0x50000400
 8003cb8:	50000300 	.word	0x50000300
 8003cbc:	50000700 	.word	0x50000700
 8003cc0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d10c      	bne.n	8003cf6 <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce2:	f023 010f 	bic.w	r1, r3, #15
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	1e5a      	subs	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cf4:	e007      	b.n	8003d06 <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 020f 	bic.w	r2, r2, #15
 8003d04:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0a:	f023 0303 	bic.w	r3, r3, #3
 8003d0e:	f043 0201 	orr.w	r2, r3, #1
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d16:	e007      	b.n	8003d28 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1c:	f043 0210 	orr.w	r2, r3, #16
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003d28:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3724      	adds	r7, #36	@ 0x24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd90      	pop	{r4, r7, pc}
 8003d32:	bf00      	nop

08003d34 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d48:	d004      	beq.n	8003d54 <HAL_ADC_Start_DMA+0x20>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a57      	ldr	r2, [pc, #348]	@ (8003eac <HAL_ADC_Start_DMA+0x178>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_ADC_Start_DMA+0x24>
 8003d54:	4b56      	ldr	r3, [pc, #344]	@ (8003eb0 <HAL_ADC_Start_DMA+0x17c>)
 8003d56:	e000      	b.n	8003d5a <HAL_ADC_Start_DMA+0x26>
 8003d58:	4b56      	ldr	r3, [pc, #344]	@ (8003eb4 <HAL_ADC_Start_DMA+0x180>)
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff fd7e 	bl	800385c <LL_ADC_GetMultimode>
 8003d60:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff fe0f 	bl	800398a <LL_ADC_REG_IsConversionOngoing>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f040 8094 	bne.w	8003e9c <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_ADC_Start_DMA+0x4e>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e08f      	b.n	8003ea2 <HAL_ADC_Start_DMA+0x16e>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a4a      	ldr	r2, [pc, #296]	@ (8003eb8 <HAL_ADC_Start_DMA+0x184>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d008      	beq.n	8003da6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	2b05      	cmp	r3, #5
 8003d9e:	d002      	beq.n	8003da6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b09      	cmp	r3, #9
 8003da4:	d173      	bne.n	8003e8e <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 fcd8 	bl	800475c <ADC_Enable>
 8003dac:	4603      	mov	r3, r0
 8003dae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003db0:	7dfb      	ldrb	r3, [r7, #23]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d166      	bne.n	8003e84 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003dbe:	f023 0301 	bic.w	r3, r3, #1
 8003dc2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a37      	ldr	r2, [pc, #220]	@ (8003eac <HAL_ADC_Start_DMA+0x178>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d002      	beq.n	8003dda <HAL_ADC_Start_DMA+0xa6>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	e001      	b.n	8003dde <HAL_ADC_Start_DMA+0xaa>
 8003dda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	6812      	ldr	r2, [r2, #0]
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d002      	beq.n	8003dec <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d105      	bne.n	8003df8 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e08:	f023 0206 	bic.w	r2, r3, #6
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003e10:	e002      	b.n	8003e18 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	4a27      	ldr	r2, [pc, #156]	@ (8003ebc <HAL_ADC_Start_DMA+0x188>)
 8003e1e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	4a26      	ldr	r2, [pc, #152]	@ (8003ec0 <HAL_ADC_Start_DMA+0x18c>)
 8003e26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2c:	4a25      	ldr	r2, [pc, #148]	@ (8003ec4 <HAL_ADC_Start_DMA+0x190>)
 8003e2e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	221c      	movs	r2, #28
 8003e36:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0210 	orr.w	r2, r2, #16
 8003e4e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	3340      	adds	r3, #64	@ 0x40
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f001 f988 	bl	8005184 <HAL_DMA_Start_IT>
 8003e74:	4603      	mov	r3, r0
 8003e76:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff fd70 	bl	8003962 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003e82:	e00d      	b.n	8003ea0 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003e8c:	e008      	b.n	8003ea0 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003e9a:	e001      	b.n	8003ea0 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003e9c:	2302      	movs	r3, #2
 8003e9e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	50000100 	.word	0x50000100
 8003eb0:	50000300 	.word	0x50000300
 8003eb4:	50000700 	.word	0x50000700
 8003eb8:	50000400 	.word	0x50000400
 8003ebc:	08004889 	.word	0x08004889
 8003ec0:	08004961 	.word	0x08004961
 8003ec4:	0800497d 	.word	0x0800497d

08003ec8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b0b6      	sub	sp, #216	@ 0xd8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d102      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x24>
 8003f22:	2302      	movs	r3, #2
 8003f24:	f000 bc04 	b.w	8004730 <HAL_ADC_ConfigChannel+0x82c>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff fd28 	bl	800398a <LL_ADC_REG_IsConversionOngoing>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f040 83e8 	bne.w	8004712 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	6859      	ldr	r1, [r3, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	f7ff fc09 	bl	8003766 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff fd16 	bl	800398a <LL_ADC_REG_IsConversionOngoing>
 8003f5e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fd22 	bl	80039b0 <LL_ADC_INJ_IsConversionOngoing>
 8003f6c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f70:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f040 81d9 	bne.w	800432c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f040 81d4 	bne.w	800432c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f8c:	d10f      	bne.n	8003fae <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6818      	ldr	r0, [r3, #0]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2200      	movs	r2, #0
 8003f98:	4619      	mov	r1, r3
 8003f9a:	f7ff fc10 	bl	80037be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7ff fbb7 	bl	800371a <LL_ADC_SetSamplingTimeCommonConfig>
 8003fac:	e00e      	b.n	8003fcc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6818      	ldr	r0, [r3, #0]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	6819      	ldr	r1, [r3, #0]
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	f7ff fbff 	bl	80037be <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff fba7 	bl	800371a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	695a      	ldr	r2, [r3, #20]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	08db      	lsrs	r3, r3, #3
 8003fd8:	f003 0303 	and.w	r3, r3, #3
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d022      	beq.n	8004034 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6818      	ldr	r0, [r3, #0]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6919      	ldr	r1, [r3, #16]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ffe:	f7ff fb01 	bl	8003604 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6818      	ldr	r0, [r3, #0]
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	6919      	ldr	r1, [r3, #16]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	461a      	mov	r2, r3
 8004010:	f7ff fb4d 	bl	80036ae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6818      	ldr	r0, [r3, #0]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004020:	2b01      	cmp	r3, #1
 8004022:	d102      	bne.n	800402a <HAL_ADC_ConfigChannel+0x126>
 8004024:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004028:	e000      	b.n	800402c <HAL_ADC_ConfigChannel+0x128>
 800402a:	2300      	movs	r3, #0
 800402c:	461a      	mov	r2, r3
 800402e:	f7ff fb59 	bl	80036e4 <LL_ADC_SetOffsetSaturation>
 8004032:	e17b      	b.n	800432c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2100      	movs	r1, #0
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff fb06 	bl	800364c <LL_ADC_GetOffsetChannel>
 8004040:	4603      	mov	r3, r0
 8004042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10a      	bne.n	8004060 <HAL_ADC_ConfigChannel+0x15c>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2100      	movs	r1, #0
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff fafb 	bl	800364c <LL_ADC_GetOffsetChannel>
 8004056:	4603      	mov	r3, r0
 8004058:	0e9b      	lsrs	r3, r3, #26
 800405a:	f003 021f 	and.w	r2, r3, #31
 800405e:	e01e      	b.n	800409e <HAL_ADC_ConfigChannel+0x19a>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2100      	movs	r1, #0
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff faf0 	bl	800364c <LL_ADC_GetOffsetChannel>
 800406c:	4603      	mov	r3, r0
 800406e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004076:	fa93 f3a3 	rbit	r3, r3
 800407a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800407e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004082:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004086:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800408e:	2320      	movs	r3, #32
 8004090:	e004      	b.n	800409c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004092:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004096:	fab3 f383 	clz	r3, r3
 800409a:	b2db      	uxtb	r3, r3
 800409c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d105      	bne.n	80040b6 <HAL_ADC_ConfigChannel+0x1b2>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	0e9b      	lsrs	r3, r3, #26
 80040b0:	f003 031f 	and.w	r3, r3, #31
 80040b4:	e018      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x1e4>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80040c2:	fa93 f3a3 	rbit	r3, r3
 80040c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80040ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80040d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80040da:	2320      	movs	r3, #32
 80040dc:	e004      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80040de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040e2:	fab3 f383 	clz	r3, r3
 80040e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d106      	bne.n	80040fa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2200      	movs	r2, #0
 80040f2:	2100      	movs	r1, #0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff fabf 	bl	8003678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2101      	movs	r1, #1
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff faa3 	bl	800364c <LL_ADC_GetOffsetChannel>
 8004106:	4603      	mov	r3, r0
 8004108:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10a      	bne.n	8004126 <HAL_ADC_ConfigChannel+0x222>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2101      	movs	r1, #1
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff fa98 	bl	800364c <LL_ADC_GetOffsetChannel>
 800411c:	4603      	mov	r3, r0
 800411e:	0e9b      	lsrs	r3, r3, #26
 8004120:	f003 021f 	and.w	r2, r3, #31
 8004124:	e01e      	b.n	8004164 <HAL_ADC_ConfigChannel+0x260>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2101      	movs	r1, #1
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff fa8d 	bl	800364c <LL_ADC_GetOffsetChannel>
 8004132:	4603      	mov	r3, r0
 8004134:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004138:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800413c:	fa93 f3a3 	rbit	r3, r3
 8004140:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004144:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800414c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004154:	2320      	movs	r3, #32
 8004156:	e004      	b.n	8004162 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004158:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800415c:	fab3 f383 	clz	r3, r3
 8004160:	b2db      	uxtb	r3, r3
 8004162:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800416c:	2b00      	cmp	r3, #0
 800416e:	d105      	bne.n	800417c <HAL_ADC_ConfigChannel+0x278>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	0e9b      	lsrs	r3, r3, #26
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	e018      	b.n	80041ae <HAL_ADC_ConfigChannel+0x2aa>
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004188:	fa93 f3a3 	rbit	r3, r3
 800418c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004190:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004198:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80041a0:	2320      	movs	r3, #32
 80041a2:	e004      	b.n	80041ae <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80041a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041a8:	fab3 f383 	clz	r3, r3
 80041ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d106      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2200      	movs	r2, #0
 80041b8:	2101      	movs	r1, #1
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff fa5c 	bl	8003678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2102      	movs	r1, #2
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fa40 	bl	800364c <LL_ADC_GetOffsetChannel>
 80041cc:	4603      	mov	r3, r0
 80041ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10a      	bne.n	80041ec <HAL_ADC_ConfigChannel+0x2e8>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2102      	movs	r1, #2
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff fa35 	bl	800364c <LL_ADC_GetOffsetChannel>
 80041e2:	4603      	mov	r3, r0
 80041e4:	0e9b      	lsrs	r3, r3, #26
 80041e6:	f003 021f 	and.w	r2, r3, #31
 80041ea:	e01e      	b.n	800422a <HAL_ADC_ConfigChannel+0x326>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2102      	movs	r1, #2
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff fa2a 	bl	800364c <LL_ADC_GetOffsetChannel>
 80041f8:	4603      	mov	r3, r0
 80041fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004202:	fa93 f3a3 	rbit	r3, r3
 8004206:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800420a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800420e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004212:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800421a:	2320      	movs	r3, #32
 800421c:	e004      	b.n	8004228 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800421e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004222:	fab3 f383 	clz	r3, r3
 8004226:	b2db      	uxtb	r3, r3
 8004228:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004232:	2b00      	cmp	r3, #0
 8004234:	d105      	bne.n	8004242 <HAL_ADC_ConfigChannel+0x33e>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	0e9b      	lsrs	r3, r3, #26
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	e016      	b.n	8004270 <HAL_ADC_ConfigChannel+0x36c>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800424e:	fa93 f3a3 	rbit	r3, r3
 8004252:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004254:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004256:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800425a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004262:	2320      	movs	r3, #32
 8004264:	e004      	b.n	8004270 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004266:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800426a:	fab3 f383 	clz	r3, r3
 800426e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004270:	429a      	cmp	r2, r3
 8004272:	d106      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2200      	movs	r2, #0
 800427a:	2102      	movs	r1, #2
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff f9fb 	bl	8003678 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2103      	movs	r1, #3
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff f9df 	bl	800364c <LL_ADC_GetOffsetChannel>
 800428e:	4603      	mov	r3, r0
 8004290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <HAL_ADC_ConfigChannel+0x3aa>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2103      	movs	r1, #3
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff f9d4 	bl	800364c <LL_ADC_GetOffsetChannel>
 80042a4:	4603      	mov	r3, r0
 80042a6:	0e9b      	lsrs	r3, r3, #26
 80042a8:	f003 021f 	and.w	r2, r3, #31
 80042ac:	e017      	b.n	80042de <HAL_ADC_ConfigChannel+0x3da>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2103      	movs	r1, #3
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff f9c9 	bl	800364c <LL_ADC_GetOffsetChannel>
 80042ba:	4603      	mov	r3, r0
 80042bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042c0:	fa93 f3a3 	rbit	r3, r3
 80042c4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80042c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80042ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80042d0:	2320      	movs	r3, #32
 80042d2:	e003      	b.n	80042dc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80042d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042d6:	fab3 f383 	clz	r3, r3
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d105      	bne.n	80042f6 <HAL_ADC_ConfigChannel+0x3f2>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	0e9b      	lsrs	r3, r3, #26
 80042f0:	f003 031f 	and.w	r3, r3, #31
 80042f4:	e011      	b.n	800431a <HAL_ADC_ConfigChannel+0x416>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042fe:	fa93 f3a3 	rbit	r3, r3
 8004302:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004304:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004306:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800430e:	2320      	movs	r3, #32
 8004310:	e003      	b.n	800431a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004314:	fab3 f383 	clz	r3, r3
 8004318:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800431a:	429a      	cmp	r2, r3
 800431c:	d106      	bne.n	800432c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	2103      	movs	r1, #3
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff f9a6 	bl	8003678 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff fb03 	bl	800393c <LL_ADC_IsEnabled>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	f040 813d 	bne.w	80045b8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	6819      	ldr	r1, [r3, #0]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	461a      	mov	r2, r3
 800434c:	f7ff fa62 	bl	8003814 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4aa2      	ldr	r2, [pc, #648]	@ (80045e0 <HAL_ADC_ConfigChannel+0x6dc>)
 8004356:	4293      	cmp	r3, r2
 8004358:	f040 812e 	bne.w	80045b8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10b      	bne.n	8004384 <HAL_ADC_ConfigChannel+0x480>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	0e9b      	lsrs	r3, r3, #26
 8004372:	3301      	adds	r3, #1
 8004374:	f003 031f 	and.w	r3, r3, #31
 8004378:	2b09      	cmp	r3, #9
 800437a:	bf94      	ite	ls
 800437c:	2301      	movls	r3, #1
 800437e:	2300      	movhi	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	e019      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x4b4>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800438c:	fa93 f3a3 	rbit	r3, r3
 8004390:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004394:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800439c:	2320      	movs	r3, #32
 800439e:	e003      	b.n	80043a8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80043a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043a2:	fab3 f383 	clz	r3, r3
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	3301      	adds	r3, #1
 80043aa:	f003 031f 	and.w	r3, r3, #31
 80043ae:	2b09      	cmp	r3, #9
 80043b0:	bf94      	ite	ls
 80043b2:	2301      	movls	r3, #1
 80043b4:	2300      	movhi	r3, #0
 80043b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d079      	beq.n	80044b0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d107      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x4d4>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	0e9b      	lsrs	r3, r3, #26
 80043ce:	3301      	adds	r3, #1
 80043d0:	069b      	lsls	r3, r3, #26
 80043d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043d6:	e015      	b.n	8004404 <HAL_ADC_ConfigChannel+0x500>
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043e0:	fa93 f3a3 	rbit	r3, r3
 80043e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80043e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80043ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80043f0:	2320      	movs	r3, #32
 80043f2:	e003      	b.n	80043fc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80043f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f6:	fab3 f383 	clz	r3, r3
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	3301      	adds	r3, #1
 80043fe:	069b      	lsls	r3, r3, #26
 8004400:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800440c:	2b00      	cmp	r3, #0
 800440e:	d109      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x520>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	0e9b      	lsrs	r3, r3, #26
 8004416:	3301      	adds	r3, #1
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	2101      	movs	r1, #1
 800441e:	fa01 f303 	lsl.w	r3, r1, r3
 8004422:	e017      	b.n	8004454 <HAL_ADC_ConfigChannel+0x550>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800442c:	fa93 f3a3 	rbit	r3, r3
 8004430:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004434:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800443c:	2320      	movs	r3, #32
 800443e:	e003      	b.n	8004448 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004442:	fab3 f383 	clz	r3, r3
 8004446:	b2db      	uxtb	r3, r3
 8004448:	3301      	adds	r3, #1
 800444a:	f003 031f 	and.w	r3, r3, #31
 800444e:	2101      	movs	r1, #1
 8004450:	fa01 f303 	lsl.w	r3, r1, r3
 8004454:	ea42 0103 	orr.w	r1, r2, r3
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10a      	bne.n	800447a <HAL_ADC_ConfigChannel+0x576>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	0e9b      	lsrs	r3, r3, #26
 800446a:	3301      	adds	r3, #1
 800446c:	f003 021f 	and.w	r2, r3, #31
 8004470:	4613      	mov	r3, r2
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	4413      	add	r3, r2
 8004476:	051b      	lsls	r3, r3, #20
 8004478:	e018      	b.n	80044ac <HAL_ADC_ConfigChannel+0x5a8>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004482:	fa93 f3a3 	rbit	r3, r3
 8004486:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800448a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800448c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004492:	2320      	movs	r3, #32
 8004494:	e003      	b.n	800449e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004498:	fab3 f383 	clz	r3, r3
 800449c:	b2db      	uxtb	r3, r3
 800449e:	3301      	adds	r3, #1
 80044a0:	f003 021f 	and.w	r2, r3, #31
 80044a4:	4613      	mov	r3, r2
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	4413      	add	r3, r2
 80044aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044ac:	430b      	orrs	r3, r1
 80044ae:	e07e      	b.n	80045ae <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d107      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x5c8>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	0e9b      	lsrs	r3, r3, #26
 80044c2:	3301      	adds	r3, #1
 80044c4:	069b      	lsls	r3, r3, #26
 80044c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044ca:	e015      	b.n	80044f8 <HAL_ADC_ConfigChannel+0x5f4>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d4:	fa93 f3a3 	rbit	r3, r3
 80044d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80044de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80044e4:	2320      	movs	r3, #32
 80044e6:	e003      	b.n	80044f0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80044e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ea:	fab3 f383 	clz	r3, r3
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	3301      	adds	r3, #1
 80044f2:	069b      	lsls	r3, r3, #26
 80044f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004500:	2b00      	cmp	r3, #0
 8004502:	d109      	bne.n	8004518 <HAL_ADC_ConfigChannel+0x614>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	0e9b      	lsrs	r3, r3, #26
 800450a:	3301      	adds	r3, #1
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	2101      	movs	r1, #1
 8004512:	fa01 f303 	lsl.w	r3, r1, r3
 8004516:	e017      	b.n	8004548 <HAL_ADC_ConfigChannel+0x644>
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	fa93 f3a3 	rbit	r3, r3
 8004524:	61fb      	str	r3, [r7, #28]
  return result;
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800452a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004530:	2320      	movs	r3, #32
 8004532:	e003      	b.n	800453c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004536:	fab3 f383 	clz	r3, r3
 800453a:	b2db      	uxtb	r3, r3
 800453c:	3301      	adds	r3, #1
 800453e:	f003 031f 	and.w	r3, r3, #31
 8004542:	2101      	movs	r1, #1
 8004544:	fa01 f303 	lsl.w	r3, r1, r3
 8004548:	ea42 0103 	orr.w	r1, r2, r3
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10d      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x670>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	3301      	adds	r3, #1
 8004560:	f003 021f 	and.w	r2, r3, #31
 8004564:	4613      	mov	r3, r2
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	4413      	add	r3, r2
 800456a:	3b1e      	subs	r3, #30
 800456c:	051b      	lsls	r3, r3, #20
 800456e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004572:	e01b      	b.n	80045ac <HAL_ADC_ConfigChannel+0x6a8>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	fa93 f3a3 	rbit	r3, r3
 8004580:	613b      	str	r3, [r7, #16]
  return result;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800458c:	2320      	movs	r3, #32
 800458e:	e003      	b.n	8004598 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	fab3 f383 	clz	r3, r3
 8004596:	b2db      	uxtb	r3, r3
 8004598:	3301      	adds	r3, #1
 800459a:	f003 021f 	and.w	r2, r3, #31
 800459e:	4613      	mov	r3, r2
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	4413      	add	r3, r2
 80045a4:	3b1e      	subs	r3, #30
 80045a6:	051b      	lsls	r3, r3, #20
 80045a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045ac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045b2:	4619      	mov	r1, r3
 80045b4:	f7ff f903 	bl	80037be <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	4b09      	ldr	r3, [pc, #36]	@ (80045e4 <HAL_ADC_ConfigChannel+0x6e0>)
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80af 	beq.w	8004724 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045ce:	d004      	beq.n	80045da <HAL_ADC_ConfigChannel+0x6d6>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a04      	ldr	r2, [pc, #16]	@ (80045e8 <HAL_ADC_ConfigChannel+0x6e4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d10a      	bne.n	80045f0 <HAL_ADC_ConfigChannel+0x6ec>
 80045da:	4b04      	ldr	r3, [pc, #16]	@ (80045ec <HAL_ADC_ConfigChannel+0x6e8>)
 80045dc:	e009      	b.n	80045f2 <HAL_ADC_ConfigChannel+0x6ee>
 80045de:	bf00      	nop
 80045e0:	407f0000 	.word	0x407f0000
 80045e4:	80080000 	.word	0x80080000
 80045e8:	50000100 	.word	0x50000100
 80045ec:	50000300 	.word	0x50000300
 80045f0:	4b51      	ldr	r3, [pc, #324]	@ (8004738 <HAL_ADC_ConfigChannel+0x834>)
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fe fff8 	bl	80035e8 <LL_ADC_GetCommonPathInternalCh>
 80045f8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a4e      	ldr	r2, [pc, #312]	@ (800473c <HAL_ADC_ConfigChannel+0x838>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d004      	beq.n	8004610 <HAL_ADC_ConfigChannel+0x70c>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a4d      	ldr	r2, [pc, #308]	@ (8004740 <HAL_ADC_ConfigChannel+0x83c>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d134      	bne.n	800467a <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004610:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004614:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d12e      	bne.n	800467a <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004624:	d17e      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800462e:	d004      	beq.n	800463a <HAL_ADC_ConfigChannel+0x736>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a43      	ldr	r2, [pc, #268]	@ (8004744 <HAL_ADC_ConfigChannel+0x840>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d101      	bne.n	800463e <HAL_ADC_ConfigChannel+0x73a>
 800463a:	4a43      	ldr	r2, [pc, #268]	@ (8004748 <HAL_ADC_ConfigChannel+0x844>)
 800463c:	e000      	b.n	8004640 <HAL_ADC_ConfigChannel+0x73c>
 800463e:	4a3e      	ldr	r2, [pc, #248]	@ (8004738 <HAL_ADC_ConfigChannel+0x834>)
 8004640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004644:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004648:	4619      	mov	r1, r3
 800464a:	4610      	mov	r0, r2
 800464c:	f7fe ffb9 	bl	80035c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004650:	4b3e      	ldr	r3, [pc, #248]	@ (800474c <HAL_ADC_ConfigChannel+0x848>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	099b      	lsrs	r3, r3, #6
 8004656:	4a3e      	ldr	r2, [pc, #248]	@ (8004750 <HAL_ADC_ConfigChannel+0x84c>)
 8004658:	fba2 2303 	umull	r2, r3, r2, r3
 800465c:	099b      	lsrs	r3, r3, #6
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	4613      	mov	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800466a:	e002      	b.n	8004672 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3b01      	subs	r3, #1
 8004670:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1f9      	bne.n	800466c <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004678:	e054      	b.n	8004724 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a35      	ldr	r2, [pc, #212]	@ (8004754 <HAL_ADC_ConfigChannel+0x850>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d120      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004684:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004688:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d11a      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004698:	d144      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046a2:	d004      	beq.n	80046ae <HAL_ADC_ConfigChannel+0x7aa>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a26      	ldr	r2, [pc, #152]	@ (8004744 <HAL_ADC_ConfigChannel+0x840>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d101      	bne.n	80046b2 <HAL_ADC_ConfigChannel+0x7ae>
 80046ae:	4a26      	ldr	r2, [pc, #152]	@ (8004748 <HAL_ADC_ConfigChannel+0x844>)
 80046b0:	e000      	b.n	80046b4 <HAL_ADC_ConfigChannel+0x7b0>
 80046b2:	4a21      	ldr	r2, [pc, #132]	@ (8004738 <HAL_ADC_ConfigChannel+0x834>)
 80046b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046bc:	4619      	mov	r1, r3
 80046be:	4610      	mov	r0, r2
 80046c0:	f7fe ff7f 	bl	80035c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046c4:	e02e      	b.n	8004724 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a23      	ldr	r2, [pc, #140]	@ (8004758 <HAL_ADC_ConfigChannel+0x854>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d129      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80046d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d123      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a18      	ldr	r2, [pc, #96]	@ (8004744 <HAL_ADC_ConfigChannel+0x840>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d01e      	beq.n	8004724 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046ee:	d004      	beq.n	80046fa <HAL_ADC_ConfigChannel+0x7f6>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a13      	ldr	r2, [pc, #76]	@ (8004744 <HAL_ADC_ConfigChannel+0x840>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_ADC_ConfigChannel+0x7fa>
 80046fa:	4a13      	ldr	r2, [pc, #76]	@ (8004748 <HAL_ADC_ConfigChannel+0x844>)
 80046fc:	e000      	b.n	8004700 <HAL_ADC_ConfigChannel+0x7fc>
 80046fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004738 <HAL_ADC_ConfigChannel+0x834>)
 8004700:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004704:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f7fe ff59 	bl	80035c2 <LL_ADC_SetCommonPathInternalCh>
 8004710:	e008      	b.n	8004724 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800472c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004730:	4618      	mov	r0, r3
 8004732:	37d8      	adds	r7, #216	@ 0xd8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	50000700 	.word	0x50000700
 800473c:	c3210000 	.word	0xc3210000
 8004740:	90c00010 	.word	0x90c00010
 8004744:	50000100 	.word	0x50000100
 8004748:	50000300 	.word	0x50000300
 800474c:	200000ac 	.word	0x200000ac
 8004750:	053e2d63 	.word	0x053e2d63
 8004754:	c7520000 	.word	0xc7520000
 8004758:	cb840000 	.word	0xcb840000

0800475c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004764:	2300      	movs	r3, #0
 8004766:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4618      	mov	r0, r3
 800476e:	f7ff f8e5 	bl	800393c <LL_ADC_IsEnabled>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d176      	bne.n	8004866 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	4b3c      	ldr	r3, [pc, #240]	@ (8004870 <ADC_Enable+0x114>)
 8004780:	4013      	ands	r3, r2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00d      	beq.n	80047a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478a:	f043 0210 	orr.w	r2, r3, #16
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004796:	f043 0201 	orr.w	r2, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e062      	b.n	8004868 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff f8b4 	bl	8003914 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047b4:	d004      	beq.n	80047c0 <ADC_Enable+0x64>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a2e      	ldr	r2, [pc, #184]	@ (8004874 <ADC_Enable+0x118>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d101      	bne.n	80047c4 <ADC_Enable+0x68>
 80047c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004878 <ADC_Enable+0x11c>)
 80047c2:	e000      	b.n	80047c6 <ADC_Enable+0x6a>
 80047c4:	4b2d      	ldr	r3, [pc, #180]	@ (800487c <ADC_Enable+0x120>)
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fe ff0e 	bl	80035e8 <LL_ADC_GetCommonPathInternalCh>
 80047cc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80047ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d013      	beq.n	80047fe <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004880 <ADC_Enable+0x124>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	099b      	lsrs	r3, r3, #6
 80047dc:	4a29      	ldr	r2, [pc, #164]	@ (8004884 <ADC_Enable+0x128>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	099b      	lsrs	r3, r3, #6
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	4613      	mov	r3, r2
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	4413      	add	r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80047f0:	e002      	b.n	80047f8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	3b01      	subs	r3, #1
 80047f6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f9      	bne.n	80047f2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80047fe:	f7fe fe9f 	bl	8003540 <HAL_GetTick>
 8004802:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004804:	e028      	b.n	8004858 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff f896 	bl	800393c <LL_ADC_IsEnabled>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d104      	bne.n	8004820 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff f87a 	bl	8003914 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004820:	f7fe fe8e 	bl	8003540 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d914      	bls.n	8004858 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b01      	cmp	r3, #1
 800483a:	d00d      	beq.n	8004858 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004840:	f043 0210 	orr.w	r2, r3, #16
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484c:	f043 0201 	orr.w	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e007      	b.n	8004868 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b01      	cmp	r3, #1
 8004864:	d1cf      	bne.n	8004806 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	8000003f 	.word	0x8000003f
 8004874:	50000100 	.word	0x50000100
 8004878:	50000300 	.word	0x50000300
 800487c:	50000700 	.word	0x50000700
 8004880:	200000ac 	.word	0x200000ac
 8004884:	053e2d63 	.word	0x053e2d63

08004888 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004894:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d14b      	bne.n	800493a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d021      	beq.n	8004900 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fe ff3d 	bl	8003740 <LL_ADC_REG_IsTriggerSourceSWStart>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d032      	beq.n	8004932 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d12b      	bne.n	8004932 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d11f      	bne.n	8004932 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f6:	f043 0201 	orr.w	r2, r3, #1
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80048fe:	e018      	b.n	8004932 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d111      	bne.n	8004932 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004912:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d105      	bne.n	8004932 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800492a:	f043 0201 	orr.w	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f7ff fac8 	bl	8003ec8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004938:	e00e      	b.n	8004958 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800493e:	f003 0310 	and.w	r3, r3, #16
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f7ff fad2 	bl	8003ef0 <HAL_ADC_ErrorCallback>
}
 800494c:	e004      	b.n	8004958 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	4798      	blx	r3
}
 8004958:	bf00      	nop
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f7ff fab4 	bl	8003edc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004974:	bf00      	nop
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004988:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800498e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499a:	f043 0204 	orr.w	r2, r3, #4
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f7ff faa4 	bl	8003ef0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049a8:	bf00      	nop
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <LL_ADC_IsEnabled>:
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <LL_ADC_IsEnabled+0x18>
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <LL_ADC_IsEnabled+0x1a>
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d101      	bne.n	80049ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80049fc:	b590      	push	{r4, r7, lr}
 80049fe:	b0a1      	sub	sp, #132	@ 0x84
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d101      	bne.n	8004a1a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004a16:	2302      	movs	r3, #2
 8004a18:	e0cb      	b.n	8004bb2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004a22:	2300      	movs	r3, #0
 8004a24:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004a26:	2300      	movs	r3, #0
 8004a28:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a32:	d102      	bne.n	8004a3a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004a34:	4b61      	ldr	r3, [pc, #388]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004a36:	60bb      	str	r3, [r7, #8]
 8004a38:	e001      	b.n	8004a3e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a48:	f043 0220 	orr.w	r2, r3, #32
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e0aa      	b.n	8004bb2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7ff ffb9 	bl	80049d6 <LL_ADC_REG_IsConversionOngoing>
 8004a64:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff ffb3 	bl	80049d6 <LL_ADC_REG_IsConversionOngoing>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f040 808c 	bne.w	8004b90 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004a78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f040 8088 	bne.w	8004b90 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a88:	d004      	beq.n	8004a94 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a4b      	ldr	r2, [pc, #300]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d101      	bne.n	8004a98 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8004a94:	4b4a      	ldr	r3, [pc, #296]	@ (8004bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8004a96:	e000      	b.n	8004a9a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004a98:	4b4a      	ldr	r3, [pc, #296]	@ (8004bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8004a9a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d041      	beq.n	8004b28 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004aa4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	6859      	ldr	r1, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004ab6:	035b      	lsls	r3, r3, #13
 8004ab8:	430b      	orrs	r3, r1
 8004aba:	431a      	orrs	r2, r3
 8004abc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004abe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ac8:	d004      	beq.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a3b      	ldr	r2, [pc, #236]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d10f      	bne.n	8004af4 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8004ad4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ad8:	f7ff ff6a 	bl	80049b0 <LL_ADC_IsEnabled>
 8004adc:	4604      	mov	r4, r0
 8004ade:	4837      	ldr	r0, [pc, #220]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004ae0:	f7ff ff66 	bl	80049b0 <LL_ADC_IsEnabled>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	4323      	orrs	r3, r4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	bf0c      	ite	eq
 8004aec:	2301      	moveq	r3, #1
 8004aee:	2300      	movne	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	e008      	b.n	8004b06 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8004af4:	4834      	ldr	r0, [pc, #208]	@ (8004bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8004af6:	f7ff ff5b 	bl	80049b0 <LL_ADC_IsEnabled>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	bf0c      	ite	eq
 8004b00:	2301      	moveq	r3, #1
 8004b02:	2300      	movne	r3, #0
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d04c      	beq.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004b0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004b12:	f023 030f 	bic.w	r3, r3, #15
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	6811      	ldr	r1, [r2, #0]
 8004b1a:	683a      	ldr	r2, [r7, #0]
 8004b1c:	6892      	ldr	r2, [r2, #8]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	431a      	orrs	r2, r3
 8004b22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b24:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b26:	e03d      	b.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004b28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b32:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b3c:	d004      	beq.n	8004b48 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a1e      	ldr	r2, [pc, #120]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d10f      	bne.n	8004b68 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8004b48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004b4c:	f7ff ff30 	bl	80049b0 <LL_ADC_IsEnabled>
 8004b50:	4604      	mov	r4, r0
 8004b52:	481a      	ldr	r0, [pc, #104]	@ (8004bbc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004b54:	f7ff ff2c 	bl	80049b0 <LL_ADC_IsEnabled>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	4323      	orrs	r3, r4
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bf0c      	ite	eq
 8004b60:	2301      	moveq	r3, #1
 8004b62:	2300      	movne	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	e008      	b.n	8004b7a <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8004b68:	4817      	ldr	r0, [pc, #92]	@ (8004bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8004b6a:	f7ff ff21 	bl	80049b0 <LL_ADC_IsEnabled>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf0c      	ite	eq
 8004b74:	2301      	moveq	r3, #1
 8004b76:	2300      	movne	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d012      	beq.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004b86:	f023 030f 	bic.w	r3, r3, #15
 8004b8a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004b8c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b8e:	e009      	b.n	8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b94:	f043 0220 	orr.w	r2, r3, #32
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004ba2:	e000      	b.n	8004ba6 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ba4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004bae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3784      	adds	r7, #132	@ 0x84
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd90      	pop	{r4, r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	50000100 	.word	0x50000100
 8004bc0:	50000300 	.word	0x50000300
 8004bc4:	50000700 	.word	0x50000700
 8004bc8:	50000400 	.word	0x50000400

08004bcc <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e023      	b.n	8004c26 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d106      	bne.n	8004bf8 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fe fa4a 	bl	800308c <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c40:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <__NVIC_SetPriorityGrouping+0x44>)
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c62:	4a04      	ldr	r2, [pc, #16]	@ (8004c74 <__NVIC_SetPriorityGrouping+0x44>)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	60d3      	str	r3, [r2, #12]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	e000ed00 	.word	0xe000ed00

08004c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c7c:	4b04      	ldr	r3, [pc, #16]	@ (8004c90 <__NVIC_GetPriorityGrouping+0x18>)
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	0a1b      	lsrs	r3, r3, #8
 8004c82:	f003 0307 	and.w	r3, r3, #7
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	e000ed00 	.word	0xe000ed00

08004c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	db0b      	blt.n	8004cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	f003 021f 	and.w	r2, r3, #31
 8004cac:	4907      	ldr	r1, [pc, #28]	@ (8004ccc <__NVIC_EnableIRQ+0x38>)
 8004cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb2:	095b      	lsrs	r3, r3, #5
 8004cb4:	2001      	movs	r0, #1
 8004cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8004cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	e000e100 	.word	0xe000e100

08004cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	6039      	str	r1, [r7, #0]
 8004cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	db0a      	blt.n	8004cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	490c      	ldr	r1, [pc, #48]	@ (8004d1c <__NVIC_SetPriority+0x4c>)
 8004cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cee:	0112      	lsls	r2, r2, #4
 8004cf0:	b2d2      	uxtb	r2, r2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cf8:	e00a      	b.n	8004d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	4908      	ldr	r1, [pc, #32]	@ (8004d20 <__NVIC_SetPriority+0x50>)
 8004d00:	79fb      	ldrb	r3, [r7, #7]
 8004d02:	f003 030f 	and.w	r3, r3, #15
 8004d06:	3b04      	subs	r3, #4
 8004d08:	0112      	lsls	r2, r2, #4
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	761a      	strb	r2, [r3, #24]
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	e000e100 	.word	0xe000e100
 8004d20:	e000ed00 	.word	0xe000ed00

08004d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b089      	sub	sp, #36	@ 0x24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f003 0307 	and.w	r3, r3, #7
 8004d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	f1c3 0307 	rsb	r3, r3, #7
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	bf28      	it	cs
 8004d42:	2304      	movcs	r3, #4
 8004d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	3304      	adds	r3, #4
 8004d4a:	2b06      	cmp	r3, #6
 8004d4c:	d902      	bls.n	8004d54 <NVIC_EncodePriority+0x30>
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	3b03      	subs	r3, #3
 8004d52:	e000      	b.n	8004d56 <NVIC_EncodePriority+0x32>
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d58:	f04f 32ff 	mov.w	r2, #4294967295
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d62:	43da      	mvns	r2, r3
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	401a      	ands	r2, r3
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	fa01 f303 	lsl.w	r3, r1, r3
 8004d76:	43d9      	mvns	r1, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d7c:	4313      	orrs	r3, r2
         );
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3724      	adds	r7, #36	@ 0x24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d9c:	d301      	bcc.n	8004da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e00f      	b.n	8004dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004da2:	4a0a      	ldr	r2, [pc, #40]	@ (8004dcc <SysTick_Config+0x40>)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3b01      	subs	r3, #1
 8004da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004daa:	210f      	movs	r1, #15
 8004dac:	f04f 30ff 	mov.w	r0, #4294967295
 8004db0:	f7ff ff8e 	bl	8004cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004db4:	4b05      	ldr	r3, [pc, #20]	@ (8004dcc <SysTick_Config+0x40>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dba:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <SysTick_Config+0x40>)
 8004dbc:	2207      	movs	r2, #7
 8004dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	e000e010 	.word	0xe000e010

08004dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f7ff ff29 	bl	8004c30 <__NVIC_SetPriorityGrouping>
}
 8004dde:	bf00      	nop
 8004de0:	3708      	adds	r7, #8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b086      	sub	sp, #24
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	4603      	mov	r3, r0
 8004dee:	60b9      	str	r1, [r7, #8]
 8004df0:	607a      	str	r2, [r7, #4]
 8004df2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004df4:	f7ff ff40 	bl	8004c78 <__NVIC_GetPriorityGrouping>
 8004df8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	68b9      	ldr	r1, [r7, #8]
 8004dfe:	6978      	ldr	r0, [r7, #20]
 8004e00:	f7ff ff90 	bl	8004d24 <NVIC_EncodePriority>
 8004e04:	4602      	mov	r2, r0
 8004e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7ff ff5f 	bl	8004cd0 <__NVIC_SetPriority>
}
 8004e12:	bf00      	nop
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b082      	sub	sp, #8
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	4603      	mov	r3, r0
 8004e22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff ff33 	bl	8004c94 <__NVIC_EnableIRQ>
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b082      	sub	sp, #8
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff ffa4 	bl	8004d8c <SysTick_Config>
 8004e44:	4603      	mov	r3, r0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e054      	b.n	8004f0c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	7f5b      	ldrb	r3, [r3, #29]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d105      	bne.n	8004e78 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fe f92a 	bl	80030cc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	791b      	ldrb	r3, [r3, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d10c      	bne.n	8004ea0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a22      	ldr	r2, [pc, #136]	@ (8004f14 <HAL_CRC_Init+0xc4>)
 8004e8c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0218 	bic.w	r2, r2, #24
 8004e9c:	609a      	str	r2, [r3, #8]
 8004e9e:	e00c      	b.n	8004eba <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6899      	ldr	r1, [r3, #8]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f834 	bl	8004f18 <HAL_CRCEx_Polynomial_Set>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e028      	b.n	8004f0c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	795b      	ldrb	r3, [r3, #5]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d105      	bne.n	8004ece <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eca:	611a      	str	r2, [r3, #16]
 8004ecc:	e004      	b.n	8004ed8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6912      	ldr	r2, [r2, #16]
 8004ed6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695a      	ldr	r2, [r3, #20]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	699a      	ldr	r2, [r3, #24]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	04c11db7 	.word	0x04c11db7

08004f18 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004f28:	231f      	movs	r3, #31
 8004f2a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d102      	bne.n	8004f3c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	75fb      	strb	r3, [r7, #23]
 8004f3a:	e063      	b.n	8005004 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004f3c:	bf00      	nop
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1e5a      	subs	r2, r3, #1
 8004f42:	613a      	str	r2, [r7, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d009      	beq.n	8004f5c <HAL_CRCEx_Polynomial_Set+0x44>
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f003 031f 	and.w	r3, r3, #31
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	fa22 f303 	lsr.w	r3, r2, r3
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0f0      	beq.n	8004f3e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b18      	cmp	r3, #24
 8004f60:	d846      	bhi.n	8004ff0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004f62:	a201      	add	r2, pc, #4	@ (adr r2, 8004f68 <HAL_CRCEx_Polynomial_Set+0x50>)
 8004f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f68:	08004ff7 	.word	0x08004ff7
 8004f6c:	08004ff1 	.word	0x08004ff1
 8004f70:	08004ff1 	.word	0x08004ff1
 8004f74:	08004ff1 	.word	0x08004ff1
 8004f78:	08004ff1 	.word	0x08004ff1
 8004f7c:	08004ff1 	.word	0x08004ff1
 8004f80:	08004ff1 	.word	0x08004ff1
 8004f84:	08004ff1 	.word	0x08004ff1
 8004f88:	08004fe5 	.word	0x08004fe5
 8004f8c:	08004ff1 	.word	0x08004ff1
 8004f90:	08004ff1 	.word	0x08004ff1
 8004f94:	08004ff1 	.word	0x08004ff1
 8004f98:	08004ff1 	.word	0x08004ff1
 8004f9c:	08004ff1 	.word	0x08004ff1
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	08004ff1 	.word	0x08004ff1
 8004fa8:	08004fd9 	.word	0x08004fd9
 8004fac:	08004ff1 	.word	0x08004ff1
 8004fb0:	08004ff1 	.word	0x08004ff1
 8004fb4:	08004ff1 	.word	0x08004ff1
 8004fb8:	08004ff1 	.word	0x08004ff1
 8004fbc:	08004ff1 	.word	0x08004ff1
 8004fc0:	08004ff1 	.word	0x08004ff1
 8004fc4:	08004ff1 	.word	0x08004ff1
 8004fc8:	08004fcd 	.word	0x08004fcd
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	2b06      	cmp	r3, #6
 8004fd0:	d913      	bls.n	8004ffa <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004fd6:	e010      	b.n	8004ffa <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	2b07      	cmp	r3, #7
 8004fdc:	d90f      	bls.n	8004ffe <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004fe2:	e00c      	b.n	8004ffe <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	2b0f      	cmp	r3, #15
 8004fe8:	d90b      	bls.n	8005002 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004fee:	e008      	b.n	8005002 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	75fb      	strb	r3, [r7, #23]
        break;
 8004ff4:	e006      	b.n	8005004 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004ff6:	bf00      	nop
 8004ff8:	e004      	b.n	8005004 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004ffa:	bf00      	nop
 8004ffc:	e002      	b.n	8005004 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004ffe:	bf00      	nop
 8005000:	e000      	b.n	8005004 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005002:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005004:	7dfb      	ldrb	r3, [r7, #23]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10d      	bne.n	8005026 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f023 0118 	bic.w	r1, r3, #24
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	430a      	orrs	r2, r1
 8005024:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005026:	7dfb      	ldrb	r3, [r7, #23]
}
 8005028:	4618      	mov	r0, r3
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e08d      	b.n	8005162 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	461a      	mov	r2, r3
 800504c:	4b47      	ldr	r3, [pc, #284]	@ (800516c <HAL_DMA_Init+0x138>)
 800504e:	429a      	cmp	r2, r3
 8005050:	d80f      	bhi.n	8005072 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	461a      	mov	r2, r3
 8005058:	4b45      	ldr	r3, [pc, #276]	@ (8005170 <HAL_DMA_Init+0x13c>)
 800505a:	4413      	add	r3, r2
 800505c:	4a45      	ldr	r2, [pc, #276]	@ (8005174 <HAL_DMA_Init+0x140>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	091b      	lsrs	r3, r3, #4
 8005064:	009a      	lsls	r2, r3, #2
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a42      	ldr	r2, [pc, #264]	@ (8005178 <HAL_DMA_Init+0x144>)
 800506e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005070:	e00e      	b.n	8005090 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	4b40      	ldr	r3, [pc, #256]	@ (800517c <HAL_DMA_Init+0x148>)
 800507a:	4413      	add	r3, r2
 800507c:	4a3d      	ldr	r2, [pc, #244]	@ (8005174 <HAL_DMA_Init+0x140>)
 800507e:	fba2 2303 	umull	r2, r3, r2, r3
 8005082:	091b      	lsrs	r3, r3, #4
 8005084:	009a      	lsls	r2, r3, #2
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a3c      	ldr	r2, [pc, #240]	@ (8005180 <HAL_DMA_Init+0x14c>)
 800508e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80050a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80050b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f9b6 	bl	8005454 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050f0:	d102      	bne.n	80050f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800510c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d010      	beq.n	8005138 <HAL_DMA_Init+0x104>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	2b04      	cmp	r3, #4
 800511c:	d80c      	bhi.n	8005138 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f9d6 	bl	80054d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005134:	605a      	str	r2, [r3, #4]
 8005136:	e008      	b.n	800514a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	40020407 	.word	0x40020407
 8005170:	bffdfff8 	.word	0xbffdfff8
 8005174:	cccccccd 	.word	0xcccccccd
 8005178:	40020000 	.word	0x40020000
 800517c:	bffdfbf8 	.word	0xbffdfbf8
 8005180:	40020400 	.word	0x40020400

08005184 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800519c:	2b01      	cmp	r3, #1
 800519e:	d101      	bne.n	80051a4 <HAL_DMA_Start_IT+0x20>
 80051a0:	2302      	movs	r3, #2
 80051a2:	e066      	b.n	8005272 <HAL_DMA_Start_IT+0xee>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d155      	bne.n	8005264 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0201 	bic.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 f8fb 	bl	80053d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d008      	beq.n	80051fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 020e 	orr.w	r2, r2, #14
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	e00f      	b.n	800521c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0204 	bic.w	r2, r2, #4
 800520a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 020a 	orr.w	r2, r2, #10
 800521a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d007      	beq.n	800523a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005234:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005238:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800523e:	2b00      	cmp	r3, #0
 8005240:	d007      	beq.n	8005252 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005250:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f042 0201 	orr.w	r2, r2, #1
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e005      	b.n	8005270 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800526c:	2302      	movs	r3, #2
 800526e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005270:	7dfb      	ldrb	r3, [r7, #23]
}
 8005272:	4618      	mov	r0, r3
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b084      	sub	sp, #16
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005296:	f003 031f 	and.w	r3, r3, #31
 800529a:	2204      	movs	r2, #4
 800529c:	409a      	lsls	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	4013      	ands	r3, r2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d026      	beq.n	80052f4 <HAL_DMA_IRQHandler+0x7a>
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d021      	beq.n	80052f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d107      	bne.n	80052ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0204 	bic.w	r2, r2, #4
 80052cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d2:	f003 021f 	and.w	r2, r3, #31
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	2104      	movs	r1, #4
 80052dc:	fa01 f202 	lsl.w	r2, r1, r2
 80052e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d071      	beq.n	80053ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80052f2:	e06c      	b.n	80053ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f8:	f003 031f 	and.w	r3, r3, #31
 80052fc:	2202      	movs	r2, #2
 80052fe:	409a      	lsls	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4013      	ands	r3, r2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d02e      	beq.n	8005366 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d029      	beq.n	8005366 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0320 	and.w	r3, r3, #32
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10b      	bne.n	8005338 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 020a 	bic.w	r2, r2, #10
 800532e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533c:	f003 021f 	and.w	r2, r3, #31
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005344:	2102      	movs	r1, #2
 8005346:	fa01 f202 	lsl.w	r2, r1, r2
 800534a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005358:	2b00      	cmp	r3, #0
 800535a:	d038      	beq.n	80053ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005364:	e033      	b.n	80053ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536a:	f003 031f 	and.w	r3, r3, #31
 800536e:	2208      	movs	r2, #8
 8005370:	409a      	lsls	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	4013      	ands	r3, r2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d02a      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d025      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 020e 	bic.w	r2, r2, #14
 8005392:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005398:	f003 021f 	and.w	r2, r3, #31
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a0:	2101      	movs	r1, #1
 80053a2:	fa01 f202 	lsl.w	r2, r1, r2
 80053a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d004      	beq.n	80053d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80053ce:	bf00      	nop
 80053d0:	bf00      	nop
}
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d004      	beq.n	8005402 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005400:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005406:	f003 021f 	and.w	r2, r3, #31
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540e:	2101      	movs	r1, #1
 8005410:	fa01 f202 	lsl.w	r2, r1, r2
 8005414:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	2b10      	cmp	r3, #16
 8005424:	d108      	bne.n	8005438 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005436:	e007      	b.n	8005448 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	60da      	str	r2, [r3, #12]
}
 8005448:	bf00      	nop
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	461a      	mov	r2, r3
 8005462:	4b16      	ldr	r3, [pc, #88]	@ (80054bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005464:	429a      	cmp	r2, r3
 8005466:	d802      	bhi.n	800546e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005468:	4b15      	ldr	r3, [pc, #84]	@ (80054c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800546a:	617b      	str	r3, [r7, #20]
 800546c:	e001      	b.n	8005472 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800546e:	4b15      	ldr	r3, [pc, #84]	@ (80054c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005470:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	b2db      	uxtb	r3, r3
 800547c:	3b08      	subs	r3, #8
 800547e:	4a12      	ldr	r2, [pc, #72]	@ (80054c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005480:	fba2 2303 	umull	r2, r3, r2, r3
 8005484:	091b      	lsrs	r3, r3, #4
 8005486:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548c:	089b      	lsrs	r3, r3, #2
 800548e:	009a      	lsls	r2, r3, #2
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	4413      	add	r3, r2
 8005494:	461a      	mov	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a0b      	ldr	r2, [pc, #44]	@ (80054cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800549e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f003 031f 	and.w	r3, r3, #31
 80054a6:	2201      	movs	r2, #1
 80054a8:	409a      	lsls	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80054ae:	bf00      	nop
 80054b0:	371c      	adds	r7, #28
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	40020407 	.word	0x40020407
 80054c0:	40020800 	.word	0x40020800
 80054c4:	40020820 	.word	0x40020820
 80054c8:	cccccccd 	.word	0xcccccccd
 80054cc:	40020880 	.word	0x40020880

080054d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80054e4:	4413      	add	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	461a      	mov	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a08      	ldr	r2, [pc, #32]	@ (8005514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80054f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	f003 031f 	and.w	r3, r3, #31
 80054fc:	2201      	movs	r2, #1
 80054fe:	409a      	lsls	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005504:	bf00      	nop
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	1000823f 	.word	0x1000823f
 8005514:	40020940 	.word	0x40020940

08005518 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d101      	bne.n	800552a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e147      	b.n	80057ba <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d106      	bne.n	8005544 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fd fde4 	bl	800310c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699a      	ldr	r2, [r3, #24]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0210 	bic.w	r2, r2, #16
 8005552:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005554:	f7fd fff4 	bl	8003540 <HAL_GetTick>
 8005558:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800555a:	e012      	b.n	8005582 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800555c:	f7fd fff0 	bl	8003540 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b0a      	cmp	r3, #10
 8005568:	d90b      	bls.n	8005582 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800556e:	f043 0201 	orr.w	r2, r3, #1
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2203      	movs	r2, #3
 800557a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e11b      	b.n	80057ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	f003 0308 	and.w	r3, r3, #8
 800558c:	2b08      	cmp	r3, #8
 800558e:	d0e5      	beq.n	800555c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055a0:	f7fd ffce 	bl	8003540 <HAL_GetTick>
 80055a4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80055a6:	e012      	b.n	80055ce <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80055a8:	f7fd ffca 	bl	8003540 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	2b0a      	cmp	r3, #10
 80055b4:	d90b      	bls.n	80055ce <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ba:	f043 0201 	orr.w	r2, r3, #1
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2203      	movs	r2, #3
 80055c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0f5      	b.n	80057ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0e5      	beq.n	80055a8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699a      	ldr	r2, [r3, #24]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0202 	orr.w	r2, r2, #2
 80055ea:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a74      	ldr	r2, [pc, #464]	@ (80057c4 <HAL_FDCAN_Init+0x2ac>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d103      	bne.n	80055fe <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80055f6:	4a74      	ldr	r2, [pc, #464]	@ (80057c8 <HAL_FDCAN_Init+0x2b0>)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	7c1b      	ldrb	r3, [r3, #16]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d108      	bne.n	8005618 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699a      	ldr	r2, [r3, #24]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005614:	619a      	str	r2, [r3, #24]
 8005616:	e007      	b.n	8005628 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699a      	ldr	r2, [r3, #24]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005626:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	7c5b      	ldrb	r3, [r3, #17]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d108      	bne.n	8005642 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800563e:	619a      	str	r2, [r3, #24]
 8005640:	e007      	b.n	8005652 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	699a      	ldr	r2, [r3, #24]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005650:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7c9b      	ldrb	r3, [r3, #18]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d108      	bne.n	800566c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	699a      	ldr	r2, [r3, #24]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005668:	619a      	str	r2, [r3, #24]
 800566a:	e007      	b.n	800567c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800567a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	699a      	ldr	r2, [r3, #24]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80056a0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	691a      	ldr	r2, [r3, #16]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 0210 	bic.w	r2, r2, #16
 80056b0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d108      	bne.n	80056cc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	699a      	ldr	r2, [r3, #24]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f042 0204 	orr.w	r2, r2, #4
 80056c8:	619a      	str	r2, [r3, #24]
 80056ca:	e02c      	b.n	8005726 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d028      	beq.n	8005726 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d01c      	beq.n	8005716 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	699a      	ldr	r2, [r3, #24]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80056ea:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	691a      	ldr	r2, [r3, #16]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0210 	orr.w	r2, r2, #16
 80056fa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2b03      	cmp	r3, #3
 8005702:	d110      	bne.n	8005726 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699a      	ldr	r2, [r3, #24]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0220 	orr.w	r2, r2, #32
 8005712:	619a      	str	r2, [r3, #24]
 8005714:	e007      	b.n	8005726 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	699a      	ldr	r2, [r3, #24]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f042 0220 	orr.w	r2, r2, #32
 8005724:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	3b01      	subs	r3, #1
 800572c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	3b01      	subs	r3, #1
 8005734:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005736:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800573e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	3b01      	subs	r3, #1
 8005748:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800574e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005750:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800575a:	d115      	bne.n	8005788 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005760:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005766:	3b01      	subs	r3, #1
 8005768:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800576a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005770:	3b01      	subs	r3, #1
 8005772:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005774:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577c:	3b01      	subs	r3, #1
 800577e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005784:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005786:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	430a      	orrs	r2, r1
 800579a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f9ae 	bl	8005b00 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	40006400 	.word	0x40006400
 80057c8:	40006500 	.word	0x40006500

080057cc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08c      	sub	sp, #48	@ 0x30
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057da:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80057de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057e8:	4013      	ands	r3, r2
 80057ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005800:	4013      	ands	r3, r2
 8005802:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800580e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005818:	4013      	ands	r3, r2
 800581a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005822:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005826:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582e:	6a3a      	ldr	r2, [r7, #32]
 8005830:	4013      	ands	r3, r2
 8005832:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800583a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800583e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005846:	69fa      	ldr	r2, [r7, #28]
 8005848:	4013      	ands	r3, r2
 800584a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005852:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800585a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00b      	beq.n	800587e <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586c:	2b00      	cmp	r3, #0
 800586e:	d006      	beq.n	800587e <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2240      	movs	r2, #64	@ 0x40
 8005876:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 f921 	bl	8005ac0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005884:	2b00      	cmp	r3, #0
 8005886:	d019      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588e:	2b00      	cmp	r3, #0
 8005890:	d014      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800589a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	4013      	ands	r3, r2
 80058a8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058b2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80058b4:	6939      	ldr	r1, [r7, #16]
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f8e3 	bl	8005a82 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80058bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058c8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80058ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f8a2 	bl	8005a16 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80058d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d007      	beq.n	80058e8 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058de:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80058e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f8a2 	bl	8005a2c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d007      	beq.n	80058fe <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80058f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f8a2 	bl	8005a42 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00c      	beq.n	8005922 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800590e:	2b00      	cmp	r3, #0
 8005910:	d007      	beq.n	8005922 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800591a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 f89b 	bl	8005a58 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005928:	2b00      	cmp	r3, #0
 800592a:	d018      	beq.n	800595e <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005932:	2b00      	cmp	r3, #0
 8005934:	d013      	beq.n	800595e <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800593e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4013      	ands	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2280      	movs	r2, #128	@ 0x80
 8005954:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005956:	68f9      	ldr	r1, [r7, #12]
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f887 	bl	8005a6c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d007      	beq.n	8005982 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800597a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f88b 	bl	8005a98 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00c      	beq.n	80059a6 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d007      	beq.n	80059a6 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800599e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f883 	bl	8005aac <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00f      	beq.n	80059d0 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d007      	beq.n	80059e6 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69fa      	ldr	r2, [r7, #28]
 80059dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80059de:	69f9      	ldr	r1, [r7, #28]
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f881 	bl	8005ae8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d009      	beq.n	8005a00 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6a3a      	ldr	r2, [r7, #32]
 80059f2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f863 	bl	8005ad4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a0e:	bf00      	nop
 8005a10:	3730      	adds	r7, #48	@ 0x30
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
 8005a1e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005a76:	bf00      	nop
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr

08005a82 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a82:	b480      	push	{r7}
 8005a84:	b083      	sub	sp, #12
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
 8005a8a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005b08:	4b2c      	ldr	r3, [pc, #176]	@ (8005bbc <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8005b0a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc0 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d103      	bne.n	8005b1e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005b1c:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b34:	041a      	lsls	r2, r3, #16
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b52:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5a:	061a      	lsls	r2, r3, #24
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	e005      	b.n	8005ba0 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d3f3      	bcc.n	8005b94 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	4000a400 	.word	0x4000a400
 8005bc0:	40006800 	.word	0x40006800

08005bc4 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e033      	b.n	8005c3e <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7fd faf0 	bl	80031d0 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f854 	bl	8005ca4 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 f822 	bl	8005c46 <FMAC_Reset>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d10c      	bne.n	8005c22 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c0c:	f043 0210 	orr.w	r2, r3, #16
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	22a0      	movs	r2, #160	@ 0xa0
 8005c18:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	73fb      	strb	r3, [r7, #15]
 8005c20:	e008      	b.n	8005c34 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2220      	movs	r2, #32
 8005c2c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 8005c30:	2300      	movs	r3, #0
 8005c32:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}

08005c46 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 8005c46:	b580      	push	{r7, lr}
 8005c48:	b084      	sub	sp, #16
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c4e:	f7fd fc77 	bl	8003540 <HAL_GetTick>
 8005c52:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691a      	ldr	r2, [r3, #16]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005c62:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8005c64:	e00f      	b.n	8005c86 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8005c66:	f7fd fc6b 	bl	8003540 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005c74:	d907      	bls.n	8005c86 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c7a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e00a      	b.n	8005c9c <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1e8      	bne.n	8005c66 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f807 	bl	8005cc0 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f81b 	bl	8005cee <FMAC_ResetOutputStateAndDataPointers>
}
 8005cb8:	bf00      	nop
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2220      	movs	r2, #32
 8005cde:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005d2a:	e15a      	b.n	8005fe2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	2101      	movs	r1, #1
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	fa01 f303 	lsl.w	r3, r1, r3
 8005d38:	4013      	ands	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 814c 	beq.w	8005fdc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f003 0303 	and.w	r3, r3, #3
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d005      	beq.n	8005d5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d130      	bne.n	8005dbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	2203      	movs	r2, #3
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	43db      	mvns	r3, r3
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4013      	ands	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	005b      	lsls	r3, r3, #1
 8005d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d92:	2201      	movs	r2, #1
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	43db      	mvns	r3, r3
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	4013      	ands	r3, r2
 8005da0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	091b      	lsrs	r3, r3, #4
 8005da8:	f003 0201 	and.w	r2, r3, #1
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f003 0303 	and.w	r3, r3, #3
 8005dc6:	2b03      	cmp	r3, #3
 8005dc8:	d017      	beq.n	8005dfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dda:	43db      	mvns	r3, r3
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	4013      	ands	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	fa02 f303 	lsl.w	r3, r2, r3
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f003 0303 	and.w	r3, r3, #3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d123      	bne.n	8005e4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	08da      	lsrs	r2, r3, #3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3208      	adds	r2, #8
 8005e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	220f      	movs	r2, #15
 8005e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e22:	43db      	mvns	r3, r3
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4013      	ands	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f003 0307 	and.w	r3, r3, #7
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	08da      	lsrs	r2, r3, #3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3208      	adds	r2, #8
 8005e48:	6939      	ldr	r1, [r7, #16]
 8005e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	005b      	lsls	r3, r3, #1
 8005e58:	2203      	movs	r2, #3
 8005e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5e:	43db      	mvns	r3, r3
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4013      	ands	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f003 0203 	and.w	r2, r3, #3
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	005b      	lsls	r3, r3, #1
 8005e72:	fa02 f303 	lsl.w	r3, r2, r3
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 80a6 	beq.w	8005fdc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e90:	4b5b      	ldr	r3, [pc, #364]	@ (8006000 <HAL_GPIO_Init+0x2e4>)
 8005e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e94:	4a5a      	ldr	r2, [pc, #360]	@ (8006000 <HAL_GPIO_Init+0x2e4>)
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8005e9c:	4b58      	ldr	r3, [pc, #352]	@ (8006000 <HAL_GPIO_Init+0x2e4>)
 8005e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	60bb      	str	r3, [r7, #8]
 8005ea6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ea8:	4a56      	ldr	r2, [pc, #344]	@ (8006004 <HAL_GPIO_Init+0x2e8>)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	089b      	lsrs	r3, r3, #2
 8005eae:	3302      	adds	r3, #2
 8005eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f003 0303 	and.w	r3, r3, #3
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	220f      	movs	r2, #15
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	43db      	mvns	r3, r3
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	4013      	ands	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005ed2:	d01f      	beq.n	8005f14 <HAL_GPIO_Init+0x1f8>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8006008 <HAL_GPIO_Init+0x2ec>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d019      	beq.n	8005f10 <HAL_GPIO_Init+0x1f4>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a4b      	ldr	r2, [pc, #300]	@ (800600c <HAL_GPIO_Init+0x2f0>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d013      	beq.n	8005f0c <HAL_GPIO_Init+0x1f0>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a4a      	ldr	r2, [pc, #296]	@ (8006010 <HAL_GPIO_Init+0x2f4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00d      	beq.n	8005f08 <HAL_GPIO_Init+0x1ec>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a49      	ldr	r2, [pc, #292]	@ (8006014 <HAL_GPIO_Init+0x2f8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d007      	beq.n	8005f04 <HAL_GPIO_Init+0x1e8>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a48      	ldr	r2, [pc, #288]	@ (8006018 <HAL_GPIO_Init+0x2fc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d101      	bne.n	8005f00 <HAL_GPIO_Init+0x1e4>
 8005efc:	2305      	movs	r3, #5
 8005efe:	e00a      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f00:	2306      	movs	r3, #6
 8005f02:	e008      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f04:	2304      	movs	r3, #4
 8005f06:	e006      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e004      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e002      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <HAL_GPIO_Init+0x1fa>
 8005f14:	2300      	movs	r3, #0
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	f002 0203 	and.w	r2, r2, #3
 8005f1c:	0092      	lsls	r2, r2, #2
 8005f1e:	4093      	lsls	r3, r2
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f26:	4937      	ldr	r1, [pc, #220]	@ (8006004 <HAL_GPIO_Init+0x2e8>)
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	089b      	lsrs	r3, r3, #2
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f34:	4b39      	ldr	r3, [pc, #228]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	4013      	ands	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f58:	4a30      	ldr	r2, [pc, #192]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	43db      	mvns	r3, r3
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005f82:	4a26      	ldr	r2, [pc, #152]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005f88:	4b24      	ldr	r3, [pc, #144]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	43db      	mvns	r3, r3
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4013      	ands	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005fac:	4a1b      	ldr	r2, [pc, #108]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	43db      	mvns	r3, r3
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005fd6:	4a11      	ldr	r2, [pc, #68]	@ (800601c <HAL_GPIO_Init+0x300>)
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f47f ae9d 	bne.w	8005d2c <HAL_GPIO_Init+0x10>
  }
}
 8005ff2:	bf00      	nop
 8005ff4:	bf00      	nop
 8005ff6:	371c      	adds	r7, #28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr
 8006000:	40021000 	.word	0x40021000
 8006004:	40010000 	.word	0x40010000
 8006008:	48000400 	.word	0x48000400
 800600c:	48000800 	.word	0x48000800
 8006010:	48000c00 	.word	0x48000c00
 8006014:	48001000 	.word	0x48001000
 8006018:	48001400 	.word	0x48001400
 800601c:	40010400 	.word	0x40010400

08006020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	460b      	mov	r3, r1
 800602a:	807b      	strh	r3, [r7, #2]
 800602c:	4613      	mov	r3, r2
 800602e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006030:	787b      	ldrb	r3, [r7, #1]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006036:	887a      	ldrh	r2, [r7, #2]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800603c:	e002      	b.n	8006044 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800603e:	887a      	ldrh	r2, [r7, #2]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d141      	bne.n	80060e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800605e:	4b4b      	ldr	r3, [pc, #300]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800606a:	d131      	bne.n	80060d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800606c:	4b47      	ldr	r3, [pc, #284]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800606e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006072:	4a46      	ldr	r2, [pc, #280]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006074:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006078:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800607c:	4b43      	ldr	r3, [pc, #268]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006084:	4a41      	ldr	r2, [pc, #260]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006086:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800608a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800608c:	4b40      	ldr	r3, [pc, #256]	@ (8006190 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2232      	movs	r2, #50	@ 0x32
 8006092:	fb02 f303 	mul.w	r3, r2, r3
 8006096:	4a3f      	ldr	r2, [pc, #252]	@ (8006194 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006098:	fba2 2303 	umull	r2, r3, r2, r3
 800609c:	0c9b      	lsrs	r3, r3, #18
 800609e:	3301      	adds	r3, #1
 80060a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060a2:	e002      	b.n	80060aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3b01      	subs	r3, #1
 80060a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060aa:	4b38      	ldr	r3, [pc, #224]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060b6:	d102      	bne.n	80060be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d1f2      	bne.n	80060a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80060be:	4b33      	ldr	r3, [pc, #204]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060ca:	d158      	bne.n	800617e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e057      	b.n	8006180 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80060d0:	4b2e      	ldr	r3, [pc, #184]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060d6:	4a2d      	ldr	r2, [pc, #180]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80060e0:	e04d      	b.n	800617e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060e8:	d141      	bne.n	800616e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80060ea:	4b28      	ldr	r3, [pc, #160]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80060f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f6:	d131      	bne.n	800615c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80060f8:	4b24      	ldr	r3, [pc, #144]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060fe:	4a23      	ldr	r2, [pc, #140]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006104:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006108:	4b20      	ldr	r3, [pc, #128]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006110:	4a1e      	ldr	r2, [pc, #120]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006116:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006118:	4b1d      	ldr	r3, [pc, #116]	@ (8006190 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2232      	movs	r2, #50	@ 0x32
 800611e:	fb02 f303 	mul.w	r3, r2, r3
 8006122:	4a1c      	ldr	r2, [pc, #112]	@ (8006194 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006124:	fba2 2303 	umull	r2, r3, r2, r3
 8006128:	0c9b      	lsrs	r3, r3, #18
 800612a:	3301      	adds	r3, #1
 800612c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800612e:	e002      	b.n	8006136 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3b01      	subs	r3, #1
 8006134:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006136:	4b15      	ldr	r3, [pc, #84]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800613e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006142:	d102      	bne.n	800614a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f2      	bne.n	8006130 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800614a:	4b10      	ldr	r3, [pc, #64]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006156:	d112      	bne.n	800617e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e011      	b.n	8006180 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800615c:	4b0b      	ldr	r3, [pc, #44]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800615e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006162:	4a0a      	ldr	r2, [pc, #40]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006168:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800616c:	e007      	b.n	800617e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800616e:	4b07      	ldr	r3, [pc, #28]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006176:	4a05      	ldr	r2, [pc, #20]	@ (800618c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006178:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800617c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	40007000 	.word	0x40007000
 8006190:	200000ac 	.word	0x200000ac
 8006194:	431bde83 	.word	0x431bde83

08006198 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800619c:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80061a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061a6:	6093      	str	r3, [r2, #8]
}
 80061a8:	bf00      	nop
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	40007000 	.word	0x40007000

080061b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b088      	sub	sp, #32
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e2fe      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d075      	beq.n	80062c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061d6:	4b97      	ldr	r3, [pc, #604]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f003 030c 	and.w	r3, r3, #12
 80061de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061e0:	4b94      	ldr	r3, [pc, #592]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0303 	and.w	r3, r3, #3
 80061e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b0c      	cmp	r3, #12
 80061ee:	d102      	bne.n	80061f6 <HAL_RCC_OscConfig+0x3e>
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	2b03      	cmp	r3, #3
 80061f4:	d002      	beq.n	80061fc <HAL_RCC_OscConfig+0x44>
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d10b      	bne.n	8006214 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061fc:	4b8d      	ldr	r3, [pc, #564]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d05b      	beq.n	80062c0 <HAL_RCC_OscConfig+0x108>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d157      	bne.n	80062c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e2d9      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800621c:	d106      	bne.n	800622c <HAL_RCC_OscConfig+0x74>
 800621e:	4b85      	ldr	r3, [pc, #532]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a84      	ldr	r2, [pc, #528]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006228:	6013      	str	r3, [r2, #0]
 800622a:	e01d      	b.n	8006268 <HAL_RCC_OscConfig+0xb0>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006234:	d10c      	bne.n	8006250 <HAL_RCC_OscConfig+0x98>
 8006236:	4b7f      	ldr	r3, [pc, #508]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a7e      	ldr	r2, [pc, #504]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800623c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006240:	6013      	str	r3, [r2, #0]
 8006242:	4b7c      	ldr	r3, [pc, #496]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a7b      	ldr	r2, [pc, #492]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800624c:	6013      	str	r3, [r2, #0]
 800624e:	e00b      	b.n	8006268 <HAL_RCC_OscConfig+0xb0>
 8006250:	4b78      	ldr	r3, [pc, #480]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a77      	ldr	r2, [pc, #476]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006256:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800625a:	6013      	str	r3, [r2, #0]
 800625c:	4b75      	ldr	r3, [pc, #468]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a74      	ldr	r2, [pc, #464]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006262:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d013      	beq.n	8006298 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006270:	f7fd f966 	bl	8003540 <HAL_GetTick>
 8006274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006278:	f7fd f962 	bl	8003540 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b64      	cmp	r3, #100	@ 0x64
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e29e      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800628a:	4b6a      	ldr	r3, [pc, #424]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0f0      	beq.n	8006278 <HAL_RCC_OscConfig+0xc0>
 8006296:	e014      	b.n	80062c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006298:	f7fd f952 	bl	8003540 <HAL_GetTick>
 800629c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062a0:	f7fd f94e 	bl	8003540 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b64      	cmp	r3, #100	@ 0x64
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e28a      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80062b2:	4b60      	ldr	r3, [pc, #384]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1f0      	bne.n	80062a0 <HAL_RCC_OscConfig+0xe8>
 80062be:	e000      	b.n	80062c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d075      	beq.n	80063ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062ce:	4b59      	ldr	r3, [pc, #356]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f003 030c 	and.w	r3, r3, #12
 80062d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062d8:	4b56      	ldr	r3, [pc, #344]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f003 0303 	and.w	r3, r3, #3
 80062e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	2b0c      	cmp	r3, #12
 80062e6:	d102      	bne.n	80062ee <HAL_RCC_OscConfig+0x136>
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d002      	beq.n	80062f4 <HAL_RCC_OscConfig+0x13c>
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d11f      	bne.n	8006334 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062f4:	4b4f      	ldr	r3, [pc, #316]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <HAL_RCC_OscConfig+0x154>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e25d      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800630c:	4b49      	ldr	r3, [pc, #292]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	061b      	lsls	r3, r3, #24
 800631a:	4946      	ldr	r1, [pc, #280]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800631c:	4313      	orrs	r3, r2
 800631e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006320:	4b45      	ldr	r3, [pc, #276]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4618      	mov	r0, r3
 8006326:	f7fd f8bf 	bl	80034a8 <HAL_InitTick>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d043      	beq.n	80063b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e249      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d023      	beq.n	8006384 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800633c:	4b3d      	ldr	r3, [pc, #244]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a3c      	ldr	r2, [pc, #240]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006348:	f7fd f8fa 	bl	8003540 <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006350:	f7fd f8f6 	bl	8003540 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e232      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006362:	4b34      	ldr	r3, [pc, #208]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800636e:	4b31      	ldr	r3, [pc, #196]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	061b      	lsls	r3, r3, #24
 800637c:	492d      	ldr	r1, [pc, #180]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800637e:	4313      	orrs	r3, r2
 8006380:	604b      	str	r3, [r1, #4]
 8006382:	e01a      	b.n	80063ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006384:	4b2b      	ldr	r3, [pc, #172]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a2a      	ldr	r2, [pc, #168]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800638a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800638e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006390:	f7fd f8d6 	bl	8003540 <HAL_GetTick>
 8006394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006398:	f7fd f8d2 	bl	8003540 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e20e      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063aa:	4b22      	ldr	r3, [pc, #136]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1f0      	bne.n	8006398 <HAL_RCC_OscConfig+0x1e0>
 80063b6:	e000      	b.n	80063ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0308 	and.w	r3, r3, #8
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d041      	beq.n	800644a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d01c      	beq.n	8006408 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ce:	4b19      	ldr	r3, [pc, #100]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80063d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063d4:	4a17      	ldr	r2, [pc, #92]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80063d6:	f043 0301 	orr.w	r3, r3, #1
 80063da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063de:	f7fd f8af 	bl	8003540 <HAL_GetTick>
 80063e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063e6:	f7fd f8ab 	bl	8003540 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e1e7      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 80063fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063fe:	f003 0302 	and.w	r3, r3, #2
 8006402:	2b00      	cmp	r3, #0
 8006404:	d0ef      	beq.n	80063e6 <HAL_RCC_OscConfig+0x22e>
 8006406:	e020      	b.n	800644a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006408:	4b0a      	ldr	r3, [pc, #40]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 800640a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800640e:	4a09      	ldr	r2, [pc, #36]	@ (8006434 <HAL_RCC_OscConfig+0x27c>)
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006418:	f7fd f892 	bl	8003540 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800641e:	e00d      	b.n	800643c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006420:	f7fd f88e 	bl	8003540 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b02      	cmp	r3, #2
 800642c:	d906      	bls.n	800643c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e1ca      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
 8006432:	bf00      	nop
 8006434:	40021000 	.word	0x40021000
 8006438:	200000b0 	.word	0x200000b0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800643c:	4b8c      	ldr	r3, [pc, #560]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800643e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006442:	f003 0302 	and.w	r3, r3, #2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1ea      	bne.n	8006420 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b00      	cmp	r3, #0
 8006454:	f000 80a6 	beq.w	80065a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006458:	2300      	movs	r3, #0
 800645a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800645c:	4b84      	ldr	r3, [pc, #528]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800645e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_RCC_OscConfig+0x2b4>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <HAL_RCC_OscConfig+0x2b6>
 800646c:	2300      	movs	r3, #0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00d      	beq.n	800648e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006472:	4b7f      	ldr	r3, [pc, #508]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006476:	4a7e      	ldr	r2, [pc, #504]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800647c:	6593      	str	r3, [r2, #88]	@ 0x58
 800647e:	4b7c      	ldr	r3, [pc, #496]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800648a:	2301      	movs	r3, #1
 800648c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800648e:	4b79      	ldr	r3, [pc, #484]	@ (8006674 <HAL_RCC_OscConfig+0x4bc>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006496:	2b00      	cmp	r3, #0
 8006498:	d118      	bne.n	80064cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800649a:	4b76      	ldr	r3, [pc, #472]	@ (8006674 <HAL_RCC_OscConfig+0x4bc>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a75      	ldr	r2, [pc, #468]	@ (8006674 <HAL_RCC_OscConfig+0x4bc>)
 80064a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064a6:	f7fd f84b 	bl	8003540 <HAL_GetTick>
 80064aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064ac:	e008      	b.n	80064c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ae:	f7fd f847 	bl	8003540 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d901      	bls.n	80064c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e183      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064c0:	4b6c      	ldr	r3, [pc, #432]	@ (8006674 <HAL_RCC_OscConfig+0x4bc>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0f0      	beq.n	80064ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d108      	bne.n	80064e6 <HAL_RCC_OscConfig+0x32e>
 80064d4:	4b66      	ldr	r3, [pc, #408]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80064d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064da:	4a65      	ldr	r2, [pc, #404]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80064dc:	f043 0301 	orr.w	r3, r3, #1
 80064e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80064e4:	e024      	b.n	8006530 <HAL_RCC_OscConfig+0x378>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	2b05      	cmp	r3, #5
 80064ec:	d110      	bne.n	8006510 <HAL_RCC_OscConfig+0x358>
 80064ee:	4b60      	ldr	r3, [pc, #384]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80064f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f4:	4a5e      	ldr	r2, [pc, #376]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80064f6:	f043 0304 	orr.w	r3, r3, #4
 80064fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80064fe:	4b5c      	ldr	r3, [pc, #368]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006504:	4a5a      	ldr	r2, [pc, #360]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800650e:	e00f      	b.n	8006530 <HAL_RCC_OscConfig+0x378>
 8006510:	4b57      	ldr	r3, [pc, #348]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006516:	4a56      	ldr	r2, [pc, #344]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006518:	f023 0301 	bic.w	r3, r3, #1
 800651c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006520:	4b53      	ldr	r3, [pc, #332]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006526:	4a52      	ldr	r2, [pc, #328]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006528:	f023 0304 	bic.w	r3, r3, #4
 800652c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d016      	beq.n	8006566 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006538:	f7fd f802 	bl	8003540 <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800653e:	e00a      	b.n	8006556 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006540:	f7fc fffe 	bl	8003540 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800654e:	4293      	cmp	r3, r2
 8006550:	d901      	bls.n	8006556 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e138      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006556:	4b46      	ldr	r3, [pc, #280]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0ed      	beq.n	8006540 <HAL_RCC_OscConfig+0x388>
 8006564:	e015      	b.n	8006592 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006566:	f7fc ffeb 	bl	8003540 <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800656c:	e00a      	b.n	8006584 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800656e:	f7fc ffe7 	bl	8003540 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800657c:	4293      	cmp	r3, r2
 800657e:	d901      	bls.n	8006584 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e121      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006584:	4b3a      	ldr	r3, [pc, #232]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1ed      	bne.n	800656e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006592:	7ffb      	ldrb	r3, [r7, #31]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d105      	bne.n	80065a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006598:	4b35      	ldr	r3, [pc, #212]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800659a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659c:	4a34      	ldr	r2, [pc, #208]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800659e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0320 	and.w	r3, r3, #32
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d03c      	beq.n	800662a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	699b      	ldr	r3, [r3, #24]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d01c      	beq.n	80065f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80065b8:	4b2d      	ldr	r3, [pc, #180]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80065ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065be:	4a2c      	ldr	r2, [pc, #176]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80065c0:	f043 0301 	orr.w	r3, r3, #1
 80065c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c8:	f7fc ffba 	bl	8003540 <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065d0:	f7fc ffb6 	bl	8003540 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e0f2      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80065e2:	4b23      	ldr	r3, [pc, #140]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80065e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d0ef      	beq.n	80065d0 <HAL_RCC_OscConfig+0x418>
 80065f0:	e01b      	b.n	800662a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80065f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80065f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 80065fa:	f023 0301 	bic.w	r3, r3, #1
 80065fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006602:	f7fc ff9d 	bl	8003540 <HAL_GetTick>
 8006606:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006608:	e008      	b.n	800661c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800660a:	f7fc ff99 	bl	8003540 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b02      	cmp	r3, #2
 8006616:	d901      	bls.n	800661c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e0d5      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800661c:	4b14      	ldr	r3, [pc, #80]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800661e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1ef      	bne.n	800660a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 80c9 	beq.w	80067c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006634:	4b0e      	ldr	r3, [pc, #56]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 030c 	and.w	r3, r3, #12
 800663c:	2b0c      	cmp	r3, #12
 800663e:	f000 8083 	beq.w	8006748 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	2b02      	cmp	r3, #2
 8006648:	d15e      	bne.n	8006708 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800664a:	4b09      	ldr	r3, [pc, #36]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a08      	ldr	r2, [pc, #32]	@ (8006670 <HAL_RCC_OscConfig+0x4b8>)
 8006650:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006656:	f7fc ff73 	bl	8003540 <HAL_GetTick>
 800665a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800665c:	e00c      	b.n	8006678 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800665e:	f7fc ff6f 	bl	8003540 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	2b02      	cmp	r3, #2
 800666a:	d905      	bls.n	8006678 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e0ab      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
 8006670:	40021000 	.word	0x40021000
 8006674:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006678:	4b55      	ldr	r3, [pc, #340]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1ec      	bne.n	800665e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006684:	4b52      	ldr	r3, [pc, #328]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	4b52      	ldr	r3, [pc, #328]	@ (80067d4 <HAL_RCC_OscConfig+0x61c>)
 800668a:	4013      	ands	r3, r2
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6a11      	ldr	r1, [r2, #32]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006694:	3a01      	subs	r2, #1
 8006696:	0112      	lsls	r2, r2, #4
 8006698:	4311      	orrs	r1, r2
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800669e:	0212      	lsls	r2, r2, #8
 80066a0:	4311      	orrs	r1, r2
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066a6:	0852      	lsrs	r2, r2, #1
 80066a8:	3a01      	subs	r2, #1
 80066aa:	0552      	lsls	r2, r2, #21
 80066ac:	4311      	orrs	r1, r2
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80066b2:	0852      	lsrs	r2, r2, #1
 80066b4:	3a01      	subs	r2, #1
 80066b6:	0652      	lsls	r2, r2, #25
 80066b8:	4311      	orrs	r1, r2
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80066be:	06d2      	lsls	r2, r2, #27
 80066c0:	430a      	orrs	r2, r1
 80066c2:	4943      	ldr	r1, [pc, #268]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066c4:	4313      	orrs	r3, r2
 80066c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066c8:	4b41      	ldr	r3, [pc, #260]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a40      	ldr	r2, [pc, #256]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066d4:	4b3e      	ldr	r3, [pc, #248]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	4a3d      	ldr	r2, [pc, #244]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e0:	f7fc ff2e 	bl	8003540 <HAL_GetTick>
 80066e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066e6:	e008      	b.n	80066fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066e8:	f7fc ff2a 	bl	8003540 <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d901      	bls.n	80066fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e066      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066fa:	4b35      	ldr	r3, [pc, #212]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0f0      	beq.n	80066e8 <HAL_RCC_OscConfig+0x530>
 8006706:	e05e      	b.n	80067c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006708:	4b31      	ldr	r3, [pc, #196]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a30      	ldr	r2, [pc, #192]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 800670e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006714:	f7fc ff14 	bl	8003540 <HAL_GetTick>
 8006718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800671a:	e008      	b.n	800672e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671c:	f7fc ff10 	bl	8003540 <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b02      	cmp	r3, #2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e04c      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800672e:	4b28      	ldr	r3, [pc, #160]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1f0      	bne.n	800671c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800673a:	4b25      	ldr	r3, [pc, #148]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	4924      	ldr	r1, [pc, #144]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 8006740:	4b25      	ldr	r3, [pc, #148]	@ (80067d8 <HAL_RCC_OscConfig+0x620>)
 8006742:	4013      	ands	r3, r2
 8006744:	60cb      	str	r3, [r1, #12]
 8006746:	e03e      	b.n	80067c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e039      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006754:	4b1e      	ldr	r3, [pc, #120]	@ (80067d0 <HAL_RCC_OscConfig+0x618>)
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f003 0203 	and.w	r2, r3, #3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	429a      	cmp	r2, r3
 8006766:	d12c      	bne.n	80067c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006772:	3b01      	subs	r3, #1
 8006774:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006776:	429a      	cmp	r2, r3
 8006778:	d123      	bne.n	80067c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006784:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006786:	429a      	cmp	r2, r3
 8006788:	d11b      	bne.n	80067c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006794:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006796:	429a      	cmp	r2, r3
 8006798:	d113      	bne.n	80067c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a4:	085b      	lsrs	r3, r3, #1
 80067a6:	3b01      	subs	r3, #1
 80067a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d109      	bne.n	80067c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067b8:	085b      	lsrs	r3, r3, #1
 80067ba:	3b01      	subs	r3, #1
 80067bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067be:	429a      	cmp	r2, r3
 80067c0:	d001      	beq.n	80067c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3720      	adds	r7, #32
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	40021000 	.word	0x40021000
 80067d4:	019f800c 	.word	0x019f800c
 80067d8:	feeefffc 	.word	0xfeeefffc

080067dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80067e6:	2300      	movs	r3, #0
 80067e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e11e      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067f4:	4b91      	ldr	r3, [pc, #580]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 030f 	and.w	r3, r3, #15
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d910      	bls.n	8006824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006802:	4b8e      	ldr	r3, [pc, #568]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f023 020f 	bic.w	r2, r3, #15
 800680a:	498c      	ldr	r1, [pc, #560]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	4313      	orrs	r3, r2
 8006810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006812:	4b8a      	ldr	r3, [pc, #552]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 030f 	and.w	r3, r3, #15
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d001      	beq.n	8006824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e106      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d073      	beq.n	8006918 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	2b03      	cmp	r3, #3
 8006836:	d129      	bne.n	800688c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006838:	4b81      	ldr	r3, [pc, #516]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e0f4      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006848:	f000 f966 	bl	8006b18 <RCC_GetSysClockFreqFromPLLSource>
 800684c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	4a7c      	ldr	r2, [pc, #496]	@ (8006a44 <HAL_RCC_ClockConfig+0x268>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d93f      	bls.n	80068d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006856:	4b7a      	ldr	r3, [pc, #488]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d009      	beq.n	8006876 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800686a:	2b00      	cmp	r3, #0
 800686c:	d033      	beq.n	80068d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006872:	2b00      	cmp	r3, #0
 8006874:	d12f      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006876:	4b72      	ldr	r3, [pc, #456]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800687e:	4a70      	ldr	r2, [pc, #448]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006884:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006886:	2380      	movs	r3, #128	@ 0x80
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	e024      	b.n	80068d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	2b02      	cmp	r3, #2
 8006892:	d107      	bne.n	80068a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006894:	4b6a      	ldr	r3, [pc, #424]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d109      	bne.n	80068b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e0c6      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068a4:	4b66      	ldr	r3, [pc, #408]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e0be      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80068b4:	f000 f8ce 	bl	8006a54 <HAL_RCC_GetSysClockFreq>
 80068b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	4a61      	ldr	r2, [pc, #388]	@ (8006a44 <HAL_RCC_ClockConfig+0x268>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d909      	bls.n	80068d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80068c2:	4b5f      	ldr	r3, [pc, #380]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068ca:	4a5d      	ldr	r2, [pc, #372]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80068cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80068d2:	2380      	movs	r3, #128	@ 0x80
 80068d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068d6:	4b5a      	ldr	r3, [pc, #360]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f023 0203 	bic.w	r2, r3, #3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	4957      	ldr	r1, [pc, #348]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068e8:	f7fc fe2a 	bl	8003540 <HAL_GetTick>
 80068ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ee:	e00a      	b.n	8006906 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068f0:	f7fc fe26 	bl	8003540 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068fe:	4293      	cmp	r3, r2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e095      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006906:	4b4e      	ldr	r3, [pc, #312]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 020c 	and.w	r2, r3, #12
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	429a      	cmp	r2, r3
 8006916:	d1eb      	bne.n	80068f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d023      	beq.n	800696c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b00      	cmp	r3, #0
 800692e:	d005      	beq.n	800693c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006930:	4b43      	ldr	r3, [pc, #268]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	4a42      	ldr	r2, [pc, #264]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006936:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800693a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0308 	and.w	r3, r3, #8
 8006944:	2b00      	cmp	r3, #0
 8006946:	d007      	beq.n	8006958 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006948:	4b3d      	ldr	r3, [pc, #244]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006950:	4a3b      	ldr	r2, [pc, #236]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006952:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006956:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006958:	4b39      	ldr	r3, [pc, #228]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	4936      	ldr	r1, [pc, #216]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006966:	4313      	orrs	r3, r2
 8006968:	608b      	str	r3, [r1, #8]
 800696a:	e008      	b.n	800697e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	2b80      	cmp	r3, #128	@ 0x80
 8006970:	d105      	bne.n	800697e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006972:	4b33      	ldr	r3, [pc, #204]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	4a32      	ldr	r2, [pc, #200]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006978:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800697c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800697e:	4b2f      	ldr	r3, [pc, #188]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d21d      	bcs.n	80069c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800698c:	4b2b      	ldr	r3, [pc, #172]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f023 020f 	bic.w	r2, r3, #15
 8006994:	4929      	ldr	r1, [pc, #164]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	4313      	orrs	r3, r2
 800699a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800699c:	f7fc fdd0 	bl	8003540 <HAL_GetTick>
 80069a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a2:	e00a      	b.n	80069ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069a4:	f7fc fdcc 	bl	8003540 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e03b      	b.n	8006a32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ba:	4b20      	ldr	r3, [pc, #128]	@ (8006a3c <HAL_RCC_ClockConfig+0x260>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 030f 	and.w	r3, r3, #15
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d1ed      	bne.n	80069a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0304 	and.w	r3, r3, #4
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d008      	beq.n	80069e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	4917      	ldr	r1, [pc, #92]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0308 	and.w	r3, r3, #8
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d009      	beq.n	8006a06 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069f2:	4b13      	ldr	r3, [pc, #76]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	490f      	ldr	r1, [pc, #60]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a06:	f000 f825 	bl	8006a54 <HAL_RCC_GetSysClockFreq>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006a40 <HAL_RCC_ClockConfig+0x264>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	091b      	lsrs	r3, r3, #4
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	490c      	ldr	r1, [pc, #48]	@ (8006a48 <HAL_RCC_ClockConfig+0x26c>)
 8006a18:	5ccb      	ldrb	r3, [r1, r3]
 8006a1a:	f003 031f 	and.w	r3, r3, #31
 8006a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a22:	4a0a      	ldr	r2, [pc, #40]	@ (8006a4c <HAL_RCC_ClockConfig+0x270>)
 8006a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006a26:	4b0a      	ldr	r3, [pc, #40]	@ (8006a50 <HAL_RCC_ClockConfig+0x274>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fc fd3c 	bl	80034a8 <HAL_InitTick>
 8006a30:	4603      	mov	r3, r0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3718      	adds	r7, #24
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	40022000 	.word	0x40022000
 8006a40:	40021000 	.word	0x40021000
 8006a44:	04c4b400 	.word	0x04c4b400
 8006a48:	0800a448 	.word	0x0800a448
 8006a4c:	200000ac 	.word	0x200000ac
 8006a50:	200000b0 	.word	0x200000b0

08006a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f003 030c 	and.w	r3, r3, #12
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d102      	bne.n	8006a6c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a66:	4b2a      	ldr	r3, [pc, #168]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006a68:	613b      	str	r3, [r7, #16]
 8006a6a:	e047      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006a6c:	4b27      	ldr	r3, [pc, #156]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f003 030c 	and.w	r3, r3, #12
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d102      	bne.n	8006a7e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a78:	4b26      	ldr	r3, [pc, #152]	@ (8006b14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006a7a:	613b      	str	r3, [r7, #16]
 8006a7c:	e03e      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006a7e:	4b23      	ldr	r3, [pc, #140]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f003 030c 	and.w	r3, r3, #12
 8006a86:	2b0c      	cmp	r3, #12
 8006a88:	d136      	bne.n	8006af8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a8a:	4b20      	ldr	r3, [pc, #128]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f003 0303 	and.w	r3, r3, #3
 8006a92:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a94:	4b1d      	ldr	r3, [pc, #116]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	091b      	lsrs	r3, r3, #4
 8006a9a:	f003 030f 	and.w	r3, r3, #15
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b03      	cmp	r3, #3
 8006aa6:	d10c      	bne.n	8006ac2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006aa8:	4a1a      	ldr	r2, [pc, #104]	@ (8006b14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab0:	4a16      	ldr	r2, [pc, #88]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ab2:	68d2      	ldr	r2, [r2, #12]
 8006ab4:	0a12      	lsrs	r2, r2, #8
 8006ab6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006aba:	fb02 f303 	mul.w	r3, r2, r3
 8006abe:	617b      	str	r3, [r7, #20]
      break;
 8006ac0:	e00c      	b.n	8006adc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ac2:	4a13      	ldr	r2, [pc, #76]	@ (8006b10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aca:	4a10      	ldr	r2, [pc, #64]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006acc:	68d2      	ldr	r2, [r2, #12]
 8006ace:	0a12      	lsrs	r2, r2, #8
 8006ad0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ad4:	fb02 f303 	mul.w	r3, r2, r3
 8006ad8:	617b      	str	r3, [r7, #20]
      break;
 8006ada:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006adc:	4b0b      	ldr	r3, [pc, #44]	@ (8006b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	0e5b      	lsrs	r3, r3, #25
 8006ae2:	f003 0303 	and.w	r3, r3, #3
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	005b      	lsls	r3, r3, #1
 8006aea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af4:	613b      	str	r3, [r7, #16]
 8006af6:	e001      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006af8:	2300      	movs	r3, #0
 8006afa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006afc:	693b      	ldr	r3, [r7, #16]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40021000 	.word	0x40021000
 8006b10:	00f42400 	.word	0x00f42400
 8006b14:	007a1200 	.word	0x007a1200

08006b18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b087      	sub	sp, #28
 8006b1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006b98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	f003 0303 	and.w	r3, r3, #3
 8006b26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b28:	4b1b      	ldr	r3, [pc, #108]	@ (8006b98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	091b      	lsrs	r3, r3, #4
 8006b2e:	f003 030f 	and.w	r3, r3, #15
 8006b32:	3301      	adds	r3, #1
 8006b34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	2b03      	cmp	r3, #3
 8006b3a:	d10c      	bne.n	8006b56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b3c:	4a17      	ldr	r2, [pc, #92]	@ (8006b9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b44:	4a14      	ldr	r2, [pc, #80]	@ (8006b98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006b46:	68d2      	ldr	r2, [r2, #12]
 8006b48:	0a12      	lsrs	r2, r2, #8
 8006b4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006b4e:	fb02 f303 	mul.w	r3, r2, r3
 8006b52:	617b      	str	r3, [r7, #20]
    break;
 8006b54:	e00c      	b.n	8006b70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b56:	4a12      	ldr	r2, [pc, #72]	@ (8006ba0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8006b98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006b60:	68d2      	ldr	r2, [r2, #12]
 8006b62:	0a12      	lsrs	r2, r2, #8
 8006b64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006b68:	fb02 f303 	mul.w	r3, r2, r3
 8006b6c:	617b      	str	r3, [r7, #20]
    break;
 8006b6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b70:	4b09      	ldr	r3, [pc, #36]	@ (8006b98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	0e5b      	lsrs	r3, r3, #25
 8006b76:	f003 0303 	and.w	r3, r3, #3
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006b8a:	687b      	ldr	r3, [r7, #4]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	371c      	adds	r7, #28
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	40021000 	.word	0x40021000
 8006b9c:	007a1200 	.word	0x007a1200
 8006ba0:	00f42400 	.word	0x00f42400

08006ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006bac:	2300      	movs	r3, #0
 8006bae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 8098 	beq.w	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bc6:	4b43      	ldr	r3, [pc, #268]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10d      	bne.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bd2:	4b40      	ldr	r3, [pc, #256]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd6:	4a3f      	ldr	r2, [pc, #252]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bde:	4b3d      	ldr	r3, [pc, #244]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006be6:	60bb      	str	r3, [r7, #8]
 8006be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bea:	2301      	movs	r3, #1
 8006bec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bee:	4b3a      	ldr	r3, [pc, #232]	@ (8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a39      	ldr	r2, [pc, #228]	@ (8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bf8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bfa:	f7fc fca1 	bl	8003540 <HAL_GetTick>
 8006bfe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c00:	e009      	b.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c02:	f7fc fc9d 	bl	8003540 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d902      	bls.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	74fb      	strb	r3, [r7, #19]
        break;
 8006c14:	e005      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c16:	4b30      	ldr	r3, [pc, #192]	@ (8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0ef      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006c22:	7cfb      	ldrb	r3, [r7, #19]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d159      	bne.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006c28:	4b2a      	ldr	r3, [pc, #168]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c32:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d01e      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d019      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c44:	4b23      	ldr	r3, [pc, #140]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c50:	4b20      	ldr	r3, [pc, #128]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c56:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c60:	4b1c      	ldr	r3, [pc, #112]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c66:	4a1b      	ldr	r2, [pc, #108]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c70:	4a18      	ldr	r2, [pc, #96]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d016      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c82:	f7fc fc5d 	bl	8003540 <HAL_GetTick>
 8006c86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c88:	e00b      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c8a:	f7fc fc59 	bl	8003540 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d902      	bls.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	74fb      	strb	r3, [r7, #19]
            break;
 8006ca0:	e006      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d0ec      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006cb0:	7cfb      	ldrb	r3, [r7, #19]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10b      	bne.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cb6:	4b07      	ldr	r3, [pc, #28]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cc4:	4903      	ldr	r1, [pc, #12]	@ (8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006ccc:	e008      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006cce:	7cfb      	ldrb	r3, [r7, #19]
 8006cd0:	74bb      	strb	r3, [r7, #18]
 8006cd2:	e005      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006cd4:	40021000 	.word	0x40021000
 8006cd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cdc:	7cfb      	ldrb	r3, [r7, #19]
 8006cde:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ce0:	7c7b      	ldrb	r3, [r7, #17]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d105      	bne.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ce6:	4ba7      	ldr	r3, [pc, #668]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cea:	4aa6      	ldr	r2, [pc, #664]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cf0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cfe:	4ba1      	ldr	r3, [pc, #644]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d04:	f023 0203 	bic.w	r2, r3, #3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	499d      	ldr	r1, [pc, #628]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d20:	4b98      	ldr	r3, [pc, #608]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d26:	f023 020c 	bic.w	r2, r3, #12
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	4995      	ldr	r1, [pc, #596]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0304 	and.w	r3, r3, #4
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006d42:	4b90      	ldr	r3, [pc, #576]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	498c      	ldr	r1, [pc, #560]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0308 	and.w	r3, r3, #8
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00a      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d64:	4b87      	ldr	r3, [pc, #540]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	4984      	ldr	r1, [pc, #528]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0310 	and.w	r3, r3, #16
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d86:	4b7f      	ldr	r3, [pc, #508]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	695b      	ldr	r3, [r3, #20]
 8006d94:	497b      	ldr	r1, [pc, #492]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0320 	and.w	r3, r3, #32
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00a      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006da8:	4b76      	ldr	r3, [pc, #472]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	4973      	ldr	r1, [pc, #460]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00a      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dca:	4b6e      	ldr	r3, [pc, #440]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	496a      	ldr	r1, [pc, #424]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00a      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006dec:	4b65      	ldr	r3, [pc, #404]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	4962      	ldr	r1, [pc, #392]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00a      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1c:	4959      	ldr	r1, [pc, #356]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00a      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e30:	4b54      	ldr	r3, [pc, #336]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e36:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	4951      	ldr	r1, [pc, #324]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d015      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e52:	4b4c      	ldr	r3, [pc, #304]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e58:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e60:	4948      	ldr	r1, [pc, #288]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e62:	4313      	orrs	r3, r2
 8006e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e70:	d105      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e72:	4b44      	ldr	r3, [pc, #272]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	4a43      	ldr	r2, [pc, #268]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e7c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d015      	beq.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e90:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e98:	493a      	ldr	r1, [pc, #232]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ea8:	d105      	bne.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eaa:	4b36      	ldr	r3, [pc, #216]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	4a35      	ldr	r2, [pc, #212]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006eb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006eb4:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d015      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006ec2:	4b30      	ldr	r3, [pc, #192]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed0:	492c      	ldr	r1, [pc, #176]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ee0:	d105      	bne.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ee2:	4b28      	ldr	r3, [pc, #160]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	4a27      	ldr	r2, [pc, #156]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ee8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006eec:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d015      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006efa:	4b22      	ldr	r3, [pc, #136]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f08:	491e      	ldr	r1, [pc, #120]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f18:	d105      	bne.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	4a19      	ldr	r2, [pc, #100]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f24:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d015      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f32:	4b14      	ldr	r3, [pc, #80]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f38:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f40:	4910      	ldr	r1, [pc, #64]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f50:	d105      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f52:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	4a0b      	ldr	r2, [pc, #44]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f5c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d018      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006f6a:	4b06      	ldr	r3, [pc, #24]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f70:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f78:	4902      	ldr	r1, [pc, #8]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	e001      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006f84:	40021000 	.word	0x40021000
 8006f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f8e:	d105      	bne.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006f90:	4b21      	ldr	r3, [pc, #132]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	4a20      	ldr	r2, [pc, #128]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f9a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d015      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fae:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb6:	4918      	ldr	r1, [pc, #96]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc6:	d105      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006fc8:	4b13      	ldr	r3, [pc, #76]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	4a12      	ldr	r2, [pc, #72]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006fce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fd2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d015      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fe6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fee:	490a      	ldr	r1, [pc, #40]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ffa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ffe:	d105      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007000:	4b05      	ldr	r3, [pc, #20]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	4a04      	ldr	r2, [pc, #16]	@ (8007018 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800700a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800700c:	7cbb      	ldrb	r3, [r7, #18]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	40021000 	.word	0x40021000

0800701c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e09d      	b.n	800716a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007032:	2b00      	cmp	r3, #0
 8007034:	d108      	bne.n	8007048 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800703e:	d009      	beq.n	8007054 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	61da      	str	r2, [r3, #28]
 8007046:	e005      	b.n	8007054 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d106      	bne.n	8007074 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7fc f8ce 	bl	8003210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2202      	movs	r2, #2
 8007078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800708a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007094:	d902      	bls.n	800709c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007096:	2300      	movs	r3, #0
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	e002      	b.n	80070a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800709c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80070a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80070aa:	d007      	beq.n	80070bc <HAL_SPI_Init+0xa0>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070b4:	d002      	beq.n	80070bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80070cc:	431a      	orrs	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	f003 0302 	and.w	r3, r3, #2
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	f003 0301 	and.w	r3, r3, #1
 80070e0:	431a      	orrs	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070ea:	431a      	orrs	r2, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070f4:	431a      	orrs	r2, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070fe:	ea42 0103 	orr.w	r1, r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007106:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	0c1b      	lsrs	r3, r3, #16
 8007118:	f003 0204 	and.w	r2, r3, #4
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007120:	f003 0310 	and.w	r3, r3, #16
 8007124:	431a      	orrs	r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	431a      	orrs	r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007138:	ea42 0103 	orr.w	r1, r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	430a      	orrs	r2, r1
 8007148:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	69da      	ldr	r2, [r3, #28]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007158:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b08a      	sub	sp, #40	@ 0x28
 8007176:	af00      	add	r7, sp, #0
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
 800717e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007180:	2301      	movs	r3, #1
 8007182:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007190:	2b01      	cmp	r3, #1
 8007192:	d101      	bne.n	8007198 <HAL_SPI_TransmitReceive+0x26>
 8007194:	2302      	movs	r3, #2
 8007196:	e20a      	b.n	80075ae <HAL_SPI_TransmitReceive+0x43c>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071a0:	f7fc f9ce 	bl	8003540 <HAL_GetTick>
 80071a4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071ac:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80071b4:	887b      	ldrh	r3, [r7, #2]
 80071b6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80071b8:	887b      	ldrh	r3, [r7, #2]
 80071ba:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071bc:	7efb      	ldrb	r3, [r7, #27]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d00e      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x6e>
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071c8:	d106      	bne.n	80071d8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d102      	bne.n	80071d8 <HAL_SPI_TransmitReceive+0x66>
 80071d2:	7efb      	ldrb	r3, [r7, #27]
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d003      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80071d8:	2302      	movs	r3, #2
 80071da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071de:	e1e0      	b.n	80075a2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d005      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x80>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x80>
 80071ec:	887b      	ldrh	r3, [r7, #2]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071f8:	e1d3      	b.n	80075a2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b04      	cmp	r3, #4
 8007204:	d003      	beq.n	800720e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2205      	movs	r2, #5
 800720a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	887a      	ldrh	r2, [r7, #2]
 800721e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	887a      	ldrh	r2, [r7, #2]
 8007226:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	887a      	ldrh	r2, [r7, #2]
 8007234:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	887a      	ldrh	r2, [r7, #2]
 800723a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007250:	d802      	bhi.n	8007258 <HAL_SPI_TransmitReceive+0xe6>
 8007252:	8a3b      	ldrh	r3, [r7, #16]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d908      	bls.n	800726a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007266:	605a      	str	r2, [r3, #4]
 8007268:	e007      	b.n	800727a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007278:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007284:	2b40      	cmp	r3, #64	@ 0x40
 8007286:	d007      	beq.n	8007298 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007296:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80072a0:	f240 8081 	bls.w	80073a6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <HAL_SPI_TransmitReceive+0x140>
 80072ac:	8a7b      	ldrh	r3, [r7, #18]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d16d      	bne.n	800738e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b6:	881a      	ldrh	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c2:	1c9a      	adds	r2, r3, #2
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	3b01      	subs	r3, #1
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072d6:	e05a      	b.n	800738e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0302 	and.w	r3, r3, #2
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d11b      	bne.n	800731e <HAL_SPI_TransmitReceive+0x1ac>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d016      	beq.n	800731e <HAL_SPI_TransmitReceive+0x1ac>
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d113      	bne.n	800731e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fa:	881a      	ldrh	r2, [r3, #0]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007306:	1c9a      	adds	r2, r3, #2
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007310:	b29b      	uxth	r3, r3
 8007312:	3b01      	subs	r3, #1
 8007314:	b29a      	uxth	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f003 0301 	and.w	r3, r3, #1
 8007328:	2b01      	cmp	r3, #1
 800732a:	d11c      	bne.n	8007366 <HAL_SPI_TransmitReceive+0x1f4>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007332:	b29b      	uxth	r3, r3
 8007334:	2b00      	cmp	r3, #0
 8007336:	d016      	beq.n	8007366 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68da      	ldr	r2, [r3, #12]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007342:	b292      	uxth	r2, r2
 8007344:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800734a:	1c9a      	adds	r2, r3, #2
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007356:	b29b      	uxth	r3, r3
 8007358:	3b01      	subs	r3, #1
 800735a:	b29a      	uxth	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007362:	2301      	movs	r3, #1
 8007364:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007366:	f7fc f8eb 	bl	8003540 <HAL_GetTick>
 800736a:	4602      	mov	r2, r0
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007372:	429a      	cmp	r2, r3
 8007374:	d80b      	bhi.n	800738e <HAL_SPI_TransmitReceive+0x21c>
 8007376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737c:	d007      	beq.n	800738e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800738c:	e109      	b.n	80075a2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007392:	b29b      	uxth	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d19f      	bne.n	80072d8 <HAL_SPI_TransmitReceive+0x166>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800739e:	b29b      	uxth	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d199      	bne.n	80072d8 <HAL_SPI_TransmitReceive+0x166>
 80073a4:	e0e3      	b.n	800756e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_SPI_TransmitReceive+0x244>
 80073ae:	8a7b      	ldrh	r3, [r7, #18]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	f040 80cf 	bne.w	8007554 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d912      	bls.n	80073e6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c4:	881a      	ldrh	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	1c9a      	adds	r2, r3, #2
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b02      	subs	r3, #2
 80073de:	b29a      	uxth	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073e4:	e0b6      	b.n	8007554 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	330c      	adds	r3, #12
 80073f0:	7812      	ldrb	r2, [r2, #0]
 80073f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f8:	1c5a      	adds	r2, r3, #1
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007402:	b29b      	uxth	r3, r3
 8007404:	3b01      	subs	r3, #1
 8007406:	b29a      	uxth	r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800740c:	e0a2      	b.n	8007554 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f003 0302 	and.w	r3, r3, #2
 8007418:	2b02      	cmp	r3, #2
 800741a:	d134      	bne.n	8007486 <HAL_SPI_TransmitReceive+0x314>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007420:	b29b      	uxth	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d02f      	beq.n	8007486 <HAL_SPI_TransmitReceive+0x314>
 8007426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007428:	2b01      	cmp	r3, #1
 800742a:	d12c      	bne.n	8007486 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007430:	b29b      	uxth	r3, r3
 8007432:	2b01      	cmp	r3, #1
 8007434:	d912      	bls.n	800745c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743a:	881a      	ldrh	r2, [r3, #0]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007446:	1c9a      	adds	r2, r3, #2
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007450:	b29b      	uxth	r3, r3
 8007452:	3b02      	subs	r3, #2
 8007454:	b29a      	uxth	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800745a:	e012      	b.n	8007482 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	330c      	adds	r3, #12
 8007466:	7812      	ldrb	r2, [r2, #0]
 8007468:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746e:	1c5a      	adds	r2, r3, #1
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007478:	b29b      	uxth	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007482:	2300      	movs	r3, #0
 8007484:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0301 	and.w	r3, r3, #1
 8007490:	2b01      	cmp	r3, #1
 8007492:	d148      	bne.n	8007526 <HAL_SPI_TransmitReceive+0x3b4>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800749a:	b29b      	uxth	r3, r3
 800749c:	2b00      	cmp	r3, #0
 800749e:	d042      	beq.n	8007526 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d923      	bls.n	80074f4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68da      	ldr	r2, [r3, #12]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b6:	b292      	uxth	r2, r2
 80074b8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074be:	1c9a      	adds	r2, r3, #2
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	3b02      	subs	r3, #2
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074dc:	b29b      	uxth	r3, r3
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d81f      	bhi.n	8007522 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80074f0:	605a      	str	r2, [r3, #4]
 80074f2:	e016      	b.n	8007522 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f103 020c 	add.w	r2, r3, #12
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007500:	7812      	ldrb	r2, [r2, #0]
 8007502:	b2d2      	uxtb	r2, r2
 8007504:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800750a:	1c5a      	adds	r2, r3, #1
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007516:	b29b      	uxth	r3, r3
 8007518:	3b01      	subs	r3, #1
 800751a:	b29a      	uxth	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007522:	2301      	movs	r3, #1
 8007524:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007526:	f7fc f80b 	bl	8003540 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007532:	429a      	cmp	r2, r3
 8007534:	d803      	bhi.n	800753e <HAL_SPI_TransmitReceive+0x3cc>
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800753c:	d102      	bne.n	8007544 <HAL_SPI_TransmitReceive+0x3d2>
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	2b00      	cmp	r3, #0
 8007542:	d107      	bne.n	8007554 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007552:	e026      	b.n	80075a2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007558:	b29b      	uxth	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	f47f af57 	bne.w	800740e <HAL_SPI_TransmitReceive+0x29c>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007566:	b29b      	uxth	r3, r3
 8007568:	2b00      	cmp	r3, #0
 800756a:	f47f af50 	bne.w	800740e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 f93e 	bl	80077f4 <SPI_EndRxTxTransaction>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d005      	beq.n	800758a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2220      	movs	r2, #32
 8007588:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007598:	e003      	b.n	80075a2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80075aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3728      	adds	r7, #40	@ 0x28
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b088      	sub	sp, #32
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	603b      	str	r3, [r7, #0]
 80075c4:	4613      	mov	r3, r2
 80075c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80075c8:	f7fb ffba 	bl	8003540 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d0:	1a9b      	subs	r3, r3, r2
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	4413      	add	r3, r2
 80075d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80075d8:	f7fb ffb2 	bl	8003540 <HAL_GetTick>
 80075dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075de:	4b39      	ldr	r3, [pc, #228]	@ (80076c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	015b      	lsls	r3, r3, #5
 80075e4:	0d1b      	lsrs	r3, r3, #20
 80075e6:	69fa      	ldr	r2, [r7, #28]
 80075e8:	fb02 f303 	mul.w	r3, r2, r3
 80075ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075ee:	e054      	b.n	800769a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f6:	d050      	beq.n	800769a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075f8:	f7fb ffa2 	bl	8003540 <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	69fa      	ldr	r2, [r7, #28]
 8007604:	429a      	cmp	r2, r3
 8007606:	d902      	bls.n	800760e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d13d      	bne.n	800768a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800761c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007626:	d111      	bne.n	800764c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007630:	d004      	beq.n	800763c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800763a:	d107      	bne.n	800764c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800764a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007654:	d10f      	bne.n	8007676 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007664:	601a      	str	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007674:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2201      	movs	r2, #1
 800767a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007686:	2303      	movs	r3, #3
 8007688:	e017      	b.n	80076ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007690:	2300      	movs	r3, #0
 8007692:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	3b01      	subs	r3, #1
 8007698:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	4013      	ands	r3, r2
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	bf0c      	ite	eq
 80076aa:	2301      	moveq	r3, #1
 80076ac:	2300      	movne	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	79fb      	ldrb	r3, [r7, #7]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d19b      	bne.n	80075f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3720      	adds	r7, #32
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	200000ac 	.word	0x200000ac

080076c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08a      	sub	sp, #40	@ 0x28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
 80076d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80076d6:	2300      	movs	r3, #0
 80076d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076da:	f7fb ff31 	bl	8003540 <HAL_GetTick>
 80076de:	4602      	mov	r2, r0
 80076e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e2:	1a9b      	subs	r3, r3, r2
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	4413      	add	r3, r2
 80076e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80076ea:	f7fb ff29 	bl	8003540 <HAL_GetTick>
 80076ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	330c      	adds	r3, #12
 80076f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076f8:	4b3d      	ldr	r3, [pc, #244]	@ (80077f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	4613      	mov	r3, r2
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4413      	add	r3, r2
 8007702:	00da      	lsls	r2, r3, #3
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	0d1b      	lsrs	r3, r3, #20
 8007708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800770a:	fb02 f303 	mul.w	r3, r2, r3
 800770e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007710:	e060      	b.n	80077d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007718:	d107      	bne.n	800772a <SPI_WaitFifoStateUntilTimeout+0x62>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d104      	bne.n	800772a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	b2db      	uxtb	r3, r3
 8007726:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007728:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007730:	d050      	beq.n	80077d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007732:	f7fb ff05 	bl	8003540 <HAL_GetTick>
 8007736:	4602      	mov	r2, r0
 8007738:	6a3b      	ldr	r3, [r7, #32]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800773e:	429a      	cmp	r2, r3
 8007740:	d902      	bls.n	8007748 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007744:	2b00      	cmp	r3, #0
 8007746:	d13d      	bne.n	80077c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007756:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007760:	d111      	bne.n	8007786 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800776a:	d004      	beq.n	8007776 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007774:	d107      	bne.n	8007786 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007784:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800778e:	d10f      	bne.n	80077b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800779e:	601a      	str	r2, [r3, #0]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e010      	b.n	80077e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	3b01      	subs	r3, #1
 80077d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689a      	ldr	r2, [r3, #8]
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	4013      	ands	r3, r2
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d196      	bne.n	8007712 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3728      	adds	r7, #40	@ 0x28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	200000ac 	.word	0x200000ac

080077f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af02      	add	r7, sp, #8
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2200      	movs	r2, #0
 8007808:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f7ff ff5b 	bl	80076c8 <SPI_WaitFifoStateUntilTimeout>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d007      	beq.n	8007828 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800781c:	f043 0220 	orr.w	r2, r3, #32
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e027      	b.n	8007878 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	2200      	movs	r2, #0
 8007830:	2180      	movs	r1, #128	@ 0x80
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	f7ff fec0 	bl	80075b8 <SPI_WaitFlagStateUntilTimeout>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d007      	beq.n	800784e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007842:	f043 0220 	orr.w	r2, r3, #32
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e014      	b.n	8007878 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	2200      	movs	r2, #0
 8007856:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f7ff ff34 	bl	80076c8 <SPI_WaitFifoStateUntilTimeout>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d007      	beq.n	8007876 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800786a:	f043 0220 	orr.w	r2, r3, #32
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e000      	b.n	8007878 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b082      	sub	sp, #8
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d101      	bne.n	8007892 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	e049      	b.n	8007926 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	d106      	bne.n	80078ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f7fb fcf4 	bl	8003294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2202      	movs	r2, #2
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3304      	adds	r3, #4
 80078bc:	4619      	mov	r1, r3
 80078be:	4610      	mov	r0, r2
 80078c0:	f000 fd3c 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3708      	adds	r7, #8
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b082      	sub	sp, #8
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e049      	b.n	80079d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b00      	cmp	r3, #0
 800794a:	d106      	bne.n	800795a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f841 	bl	80079dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2202      	movs	r2, #2
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3304      	adds	r3, #4
 800796a:	4619      	mov	r1, r3
 800796c:	4610      	mov	r0, r2
 800796e:	f000 fce5 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3708      	adds	r7, #8
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d109      	bne.n	8007a14 <HAL_TIM_PWM_Start+0x24>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	bf14      	ite	ne
 8007a0c:	2301      	movne	r3, #1
 8007a0e:	2300      	moveq	r3, #0
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	e03c      	b.n	8007a8e <HAL_TIM_PWM_Start+0x9e>
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	2b04      	cmp	r3, #4
 8007a18:	d109      	bne.n	8007a2e <HAL_TIM_PWM_Start+0x3e>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	bf14      	ite	ne
 8007a26:	2301      	movne	r3, #1
 8007a28:	2300      	moveq	r3, #0
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	e02f      	b.n	8007a8e <HAL_TIM_PWM_Start+0x9e>
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d109      	bne.n	8007a48 <HAL_TIM_PWM_Start+0x58>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	bf14      	ite	ne
 8007a40:	2301      	movne	r3, #1
 8007a42:	2300      	moveq	r3, #0
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	e022      	b.n	8007a8e <HAL_TIM_PWM_Start+0x9e>
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b0c      	cmp	r3, #12
 8007a4c:	d109      	bne.n	8007a62 <HAL_TIM_PWM_Start+0x72>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	bf14      	ite	ne
 8007a5a:	2301      	movne	r3, #1
 8007a5c:	2300      	moveq	r3, #0
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	e015      	b.n	8007a8e <HAL_TIM_PWM_Start+0x9e>
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b10      	cmp	r3, #16
 8007a66:	d109      	bne.n	8007a7c <HAL_TIM_PWM_Start+0x8c>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	bf14      	ite	ne
 8007a74:	2301      	movne	r3, #1
 8007a76:	2300      	moveq	r3, #0
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	e008      	b.n	8007a8e <HAL_TIM_PWM_Start+0x9e>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	bf14      	ite	ne
 8007a88:	2301      	movne	r3, #1
 8007a8a:	2300      	moveq	r3, #0
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d001      	beq.n	8007a96 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e0a1      	b.n	8007bda <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d104      	bne.n	8007aa6 <HAL_TIM_PWM_Start+0xb6>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007aa4:	e023      	b.n	8007aee <HAL_TIM_PWM_Start+0xfe>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	d104      	bne.n	8007ab6 <HAL_TIM_PWM_Start+0xc6>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2202      	movs	r2, #2
 8007ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ab4:	e01b      	b.n	8007aee <HAL_TIM_PWM_Start+0xfe>
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b08      	cmp	r3, #8
 8007aba:	d104      	bne.n	8007ac6 <HAL_TIM_PWM_Start+0xd6>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ac4:	e013      	b.n	8007aee <HAL_TIM_PWM_Start+0xfe>
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	2b0c      	cmp	r3, #12
 8007aca:	d104      	bne.n	8007ad6 <HAL_TIM_PWM_Start+0xe6>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2202      	movs	r2, #2
 8007ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ad4:	e00b      	b.n	8007aee <HAL_TIM_PWM_Start+0xfe>
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	2b10      	cmp	r3, #16
 8007ada:	d104      	bne.n	8007ae6 <HAL_TIM_PWM_Start+0xf6>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2202      	movs	r2, #2
 8007ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ae4:	e003      	b.n	8007aee <HAL_TIM_PWM_Start+0xfe>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2202      	movs	r2, #2
 8007aea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2201      	movs	r2, #1
 8007af4:	6839      	ldr	r1, [r7, #0]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f001 f890 	bl	8008c1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a38      	ldr	r2, [pc, #224]	@ (8007be4 <HAL_TIM_PWM_Start+0x1f4>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d018      	beq.n	8007b38 <HAL_TIM_PWM_Start+0x148>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a37      	ldr	r2, [pc, #220]	@ (8007be8 <HAL_TIM_PWM_Start+0x1f8>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d013      	beq.n	8007b38 <HAL_TIM_PWM_Start+0x148>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a35      	ldr	r2, [pc, #212]	@ (8007bec <HAL_TIM_PWM_Start+0x1fc>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d00e      	beq.n	8007b38 <HAL_TIM_PWM_Start+0x148>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a34      	ldr	r2, [pc, #208]	@ (8007bf0 <HAL_TIM_PWM_Start+0x200>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d009      	beq.n	8007b38 <HAL_TIM_PWM_Start+0x148>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a32      	ldr	r2, [pc, #200]	@ (8007bf4 <HAL_TIM_PWM_Start+0x204>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d004      	beq.n	8007b38 <HAL_TIM_PWM_Start+0x148>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a31      	ldr	r2, [pc, #196]	@ (8007bf8 <HAL_TIM_PWM_Start+0x208>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d101      	bne.n	8007b3c <HAL_TIM_PWM_Start+0x14c>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e000      	b.n	8007b3e <HAL_TIM_PWM_Start+0x14e>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d007      	beq.n	8007b52 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a23      	ldr	r2, [pc, #140]	@ (8007be4 <HAL_TIM_PWM_Start+0x1f4>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d01d      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b64:	d018      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a24      	ldr	r2, [pc, #144]	@ (8007bfc <HAL_TIM_PWM_Start+0x20c>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d013      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a22      	ldr	r2, [pc, #136]	@ (8007c00 <HAL_TIM_PWM_Start+0x210>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00e      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8007be8 <HAL_TIM_PWM_Start+0x1f8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d009      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a18      	ldr	r2, [pc, #96]	@ (8007bec <HAL_TIM_PWM_Start+0x1fc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d004      	beq.n	8007b98 <HAL_TIM_PWM_Start+0x1a8>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a19      	ldr	r2, [pc, #100]	@ (8007bf8 <HAL_TIM_PWM_Start+0x208>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d115      	bne.n	8007bc4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	689a      	ldr	r2, [r3, #8]
 8007b9e:	4b19      	ldr	r3, [pc, #100]	@ (8007c04 <HAL_TIM_PWM_Start+0x214>)
 8007ba0:	4013      	ands	r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2b06      	cmp	r3, #6
 8007ba8:	d015      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x1e6>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bb0:	d011      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f042 0201 	orr.w	r2, r2, #1
 8007bc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc2:	e008      	b.n	8007bd6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f042 0201 	orr.w	r2, r2, #1
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	e000      	b.n	8007bd8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
 8007be2:	bf00      	nop
 8007be4:	40012c00 	.word	0x40012c00
 8007be8:	40013400 	.word	0x40013400
 8007bec:	40014000 	.word	0x40014000
 8007bf0:	40014400 	.word	0x40014400
 8007bf4:	40014800 	.word	0x40014800
 8007bf8:	40015000 	.word	0x40015000
 8007bfc:	40000400 	.word	0x40000400
 8007c00:	40000800 	.word	0x40000800
 8007c04:	00010007 	.word	0x00010007

08007c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d020      	beq.n	8007c6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f003 0302 	and.w	r3, r3, #2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d01b      	beq.n	8007c6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f06f 0202 	mvn.w	r2, #2
 8007c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	f003 0303 	and.w	r3, r3, #3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d003      	beq.n	8007c5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 fb54 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007c58:	e005      	b.n	8007c66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 fb46 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fb57 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f003 0304 	and.w	r3, r3, #4
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d020      	beq.n	8007cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d01b      	beq.n	8007cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f06f 0204 	mvn.w	r2, #4
 8007c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2202      	movs	r2, #2
 8007c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	699b      	ldr	r3, [r3, #24]
 8007c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d003      	beq.n	8007ca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fb2e 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007ca4:	e005      	b.n	8007cb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fb20 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 fb31 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f003 0308 	and.w	r3, r3, #8
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d020      	beq.n	8007d04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f003 0308 	and.w	r3, r3, #8
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d01b      	beq.n	8007d04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f06f 0208 	mvn.w	r2, #8
 8007cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2204      	movs	r2, #4
 8007cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	69db      	ldr	r3, [r3, #28]
 8007ce2:	f003 0303 	and.w	r3, r3, #3
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d003      	beq.n	8007cf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fb08 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007cf0:	e005      	b.n	8007cfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fafa 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 fb0b 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	f003 0310 	and.w	r3, r3, #16
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d020      	beq.n	8007d50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f003 0310 	and.w	r3, r3, #16
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d01b      	beq.n	8007d50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f06f 0210 	mvn.w	r2, #16
 8007d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2208      	movs	r2, #8
 8007d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	69db      	ldr	r3, [r3, #28]
 8007d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d003      	beq.n	8007d3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 fae2 	bl	8008300 <HAL_TIM_IC_CaptureCallback>
 8007d3c:	e005      	b.n	8007d4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fad4 	bl	80082ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 fae5 	bl	8008314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	f003 0301 	and.w	r3, r3, #1
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00c      	beq.n	8007d74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f003 0301 	and.w	r3, r3, #1
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d007      	beq.n	8007d74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f06f 0201 	mvn.w	r2, #1
 8007d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 fab2 	bl	80082d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d104      	bne.n	8007d88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00c      	beq.n	8007da2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d007      	beq.n	8007da2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007d9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f001 f88f 	bl	8008ec0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00c      	beq.n	8007dc6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d007      	beq.n	8007dc6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f001 f887 	bl	8008ed4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00c      	beq.n	8007dea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d007      	beq.n	8007dea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 fa9f 	bl	8008328 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	f003 0320 	and.w	r3, r3, #32
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00c      	beq.n	8007e0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f003 0320 	and.w	r3, r3, #32
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d007      	beq.n	8007e0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f06f 0220 	mvn.w	r2, #32
 8007e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 f84f 	bl	8008eac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00c      	beq.n	8007e32 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d007      	beq.n	8007e32 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f001 f85b 	bl	8008ee8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00c      	beq.n	8007e56 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d007      	beq.n	8007e56 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f001 f853 	bl	8008efc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00c      	beq.n	8007e7a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d007      	beq.n	8007e7a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f001 f84b 	bl	8008f10 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00c      	beq.n	8007e9e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d007      	beq.n	8007e9e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f001 f843 	bl	8008f24 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e9e:	bf00      	nop
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d101      	bne.n	8007ec6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ec2:	2302      	movs	r3, #2
 8007ec4:	e0ff      	b.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b14      	cmp	r3, #20
 8007ed2:	f200 80f0 	bhi.w	80080b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8007edc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007edc:	08007f31 	.word	0x08007f31
 8007ee0:	080080b7 	.word	0x080080b7
 8007ee4:	080080b7 	.word	0x080080b7
 8007ee8:	080080b7 	.word	0x080080b7
 8007eec:	08007f71 	.word	0x08007f71
 8007ef0:	080080b7 	.word	0x080080b7
 8007ef4:	080080b7 	.word	0x080080b7
 8007ef8:	080080b7 	.word	0x080080b7
 8007efc:	08007fb3 	.word	0x08007fb3
 8007f00:	080080b7 	.word	0x080080b7
 8007f04:	080080b7 	.word	0x080080b7
 8007f08:	080080b7 	.word	0x080080b7
 8007f0c:	08007ff3 	.word	0x08007ff3
 8007f10:	080080b7 	.word	0x080080b7
 8007f14:	080080b7 	.word	0x080080b7
 8007f18:	080080b7 	.word	0x080080b7
 8007f1c:	08008035 	.word	0x08008035
 8007f20:	080080b7 	.word	0x080080b7
 8007f24:	080080b7 	.word	0x080080b7
 8007f28:	080080b7 	.word	0x080080b7
 8007f2c:	08008075 	.word	0x08008075
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68b9      	ldr	r1, [r7, #8]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 faaa 	bl	8008490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	699a      	ldr	r2, [r3, #24]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f042 0208 	orr.w	r2, r2, #8
 8007f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	699a      	ldr	r2, [r3, #24]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f022 0204 	bic.w	r2, r2, #4
 8007f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6999      	ldr	r1, [r3, #24]
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	691a      	ldr	r2, [r3, #16]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	430a      	orrs	r2, r1
 8007f6c:	619a      	str	r2, [r3, #24]
      break;
 8007f6e:	e0a5      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68b9      	ldr	r1, [r7, #8]
 8007f76:	4618      	mov	r0, r3
 8007f78:	f000 fb24 	bl	80085c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	699a      	ldr	r2, [r3, #24]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	699a      	ldr	r2, [r3, #24]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6999      	ldr	r1, [r3, #24]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	021a      	lsls	r2, r3, #8
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	430a      	orrs	r2, r1
 8007fae:	619a      	str	r2, [r3, #24]
      break;
 8007fb0:	e084      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68b9      	ldr	r1, [r7, #8]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 fb97 	bl	80086ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	69da      	ldr	r2, [r3, #28]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f042 0208 	orr.w	r2, r2, #8
 8007fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69da      	ldr	r2, [r3, #28]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 0204 	bic.w	r2, r2, #4
 8007fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69d9      	ldr	r1, [r3, #28]
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	691a      	ldr	r2, [r3, #16]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	430a      	orrs	r2, r1
 8007fee:	61da      	str	r2, [r3, #28]
      break;
 8007ff0:	e064      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68b9      	ldr	r1, [r7, #8]
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 fc09 	bl	8008810 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69da      	ldr	r2, [r3, #28]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800800c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	69da      	ldr	r2, [r3, #28]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800801c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69d9      	ldr	r1, [r3, #28]
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	021a      	lsls	r2, r3, #8
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	430a      	orrs	r2, r1
 8008030:	61da      	str	r2, [r3, #28]
      break;
 8008032:	e043      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68b9      	ldr	r1, [r7, #8]
 800803a:	4618      	mov	r0, r3
 800803c:	f000 fc7c 	bl	8008938 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0208 	orr.w	r2, r2, #8
 800804e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f022 0204 	bic.w	r2, r2, #4
 800805e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	691a      	ldr	r2, [r3, #16]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008072:	e023      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68b9      	ldr	r1, [r7, #8]
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fcc6 	bl	8008a0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800808e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800809e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	021a      	lsls	r2, r3, #8
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	430a      	orrs	r2, r1
 80080b2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80080b4:	e002      	b.n	80080bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	75fb      	strb	r3, [r7, #23]
      break;
 80080ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80080c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3718      	adds	r7, #24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop

080080d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080da:	2300      	movs	r3, #0
 80080dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d101      	bne.n	80080ec <HAL_TIM_ConfigClockSource+0x1c>
 80080e8:	2302      	movs	r3, #2
 80080ea:	e0e6      	b.n	80082ba <HAL_TIM_ConfigClockSource+0x1ea>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2202      	movs	r2, #2
 80080f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800810a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800810e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008116:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a67      	ldr	r2, [pc, #412]	@ (80082c4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008126:	4293      	cmp	r3, r2
 8008128:	f000 80b1 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800812c:	4a65      	ldr	r2, [pc, #404]	@ (80082c4 <HAL_TIM_ConfigClockSource+0x1f4>)
 800812e:	4293      	cmp	r3, r2
 8008130:	f200 80b6 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008134:	4a64      	ldr	r2, [pc, #400]	@ (80082c8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8008136:	4293      	cmp	r3, r2
 8008138:	f000 80a9 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800813c:	4a62      	ldr	r2, [pc, #392]	@ (80082c8 <HAL_TIM_ConfigClockSource+0x1f8>)
 800813e:	4293      	cmp	r3, r2
 8008140:	f200 80ae 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008144:	4a61      	ldr	r2, [pc, #388]	@ (80082cc <HAL_TIM_ConfigClockSource+0x1fc>)
 8008146:	4293      	cmp	r3, r2
 8008148:	f000 80a1 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800814c:	4a5f      	ldr	r2, [pc, #380]	@ (80082cc <HAL_TIM_ConfigClockSource+0x1fc>)
 800814e:	4293      	cmp	r3, r2
 8008150:	f200 80a6 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008154:	4a5e      	ldr	r2, [pc, #376]	@ (80082d0 <HAL_TIM_ConfigClockSource+0x200>)
 8008156:	4293      	cmp	r3, r2
 8008158:	f000 8099 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800815c:	4a5c      	ldr	r2, [pc, #368]	@ (80082d0 <HAL_TIM_ConfigClockSource+0x200>)
 800815e:	4293      	cmp	r3, r2
 8008160:	f200 809e 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008164:	4a5b      	ldr	r2, [pc, #364]	@ (80082d4 <HAL_TIM_ConfigClockSource+0x204>)
 8008166:	4293      	cmp	r3, r2
 8008168:	f000 8091 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800816c:	4a59      	ldr	r2, [pc, #356]	@ (80082d4 <HAL_TIM_ConfigClockSource+0x204>)
 800816e:	4293      	cmp	r3, r2
 8008170:	f200 8096 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008174:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008178:	f000 8089 	beq.w	800828e <HAL_TIM_ConfigClockSource+0x1be>
 800817c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008180:	f200 808e 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008184:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008188:	d03e      	beq.n	8008208 <HAL_TIM_ConfigClockSource+0x138>
 800818a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800818e:	f200 8087 	bhi.w	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008196:	f000 8086 	beq.w	80082a6 <HAL_TIM_ConfigClockSource+0x1d6>
 800819a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800819e:	d87f      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081a0:	2b70      	cmp	r3, #112	@ 0x70
 80081a2:	d01a      	beq.n	80081da <HAL_TIM_ConfigClockSource+0x10a>
 80081a4:	2b70      	cmp	r3, #112	@ 0x70
 80081a6:	d87b      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081a8:	2b60      	cmp	r3, #96	@ 0x60
 80081aa:	d050      	beq.n	800824e <HAL_TIM_ConfigClockSource+0x17e>
 80081ac:	2b60      	cmp	r3, #96	@ 0x60
 80081ae:	d877      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081b0:	2b50      	cmp	r3, #80	@ 0x50
 80081b2:	d03c      	beq.n	800822e <HAL_TIM_ConfigClockSource+0x15e>
 80081b4:	2b50      	cmp	r3, #80	@ 0x50
 80081b6:	d873      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081b8:	2b40      	cmp	r3, #64	@ 0x40
 80081ba:	d058      	beq.n	800826e <HAL_TIM_ConfigClockSource+0x19e>
 80081bc:	2b40      	cmp	r3, #64	@ 0x40
 80081be:	d86f      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081c0:	2b30      	cmp	r3, #48	@ 0x30
 80081c2:	d064      	beq.n	800828e <HAL_TIM_ConfigClockSource+0x1be>
 80081c4:	2b30      	cmp	r3, #48	@ 0x30
 80081c6:	d86b      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081c8:	2b20      	cmp	r3, #32
 80081ca:	d060      	beq.n	800828e <HAL_TIM_ConfigClockSource+0x1be>
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d867      	bhi.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d05c      	beq.n	800828e <HAL_TIM_ConfigClockSource+0x1be>
 80081d4:	2b10      	cmp	r3, #16
 80081d6:	d05a      	beq.n	800828e <HAL_TIM_ConfigClockSource+0x1be>
 80081d8:	e062      	b.n	80082a0 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081ea:	f000 fcf7 	bl	8008bdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80081fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68ba      	ldr	r2, [r7, #8]
 8008204:	609a      	str	r2, [r3, #8]
      break;
 8008206:	e04f      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008218:	f000 fce0 	bl	8008bdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	689a      	ldr	r2, [r3, #8]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800822a:	609a      	str	r2, [r3, #8]
      break;
 800822c:	e03c      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800823a:	461a      	mov	r2, r3
 800823c:	f000 fc52 	bl	8008ae4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2150      	movs	r1, #80	@ 0x50
 8008246:	4618      	mov	r0, r3
 8008248:	f000 fcab 	bl	8008ba2 <TIM_ITRx_SetConfig>
      break;
 800824c:	e02c      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800825a:	461a      	mov	r2, r3
 800825c:	f000 fc71 	bl	8008b42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2160      	movs	r1, #96	@ 0x60
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fc9b 	bl	8008ba2 <TIM_ITRx_SetConfig>
      break;
 800826c:	e01c      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800827a:	461a      	mov	r2, r3
 800827c:	f000 fc32 	bl	8008ae4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2140      	movs	r1, #64	@ 0x40
 8008286:	4618      	mov	r0, r3
 8008288:	f000 fc8b 	bl	8008ba2 <TIM_ITRx_SetConfig>
      break;
 800828c:	e00c      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4619      	mov	r1, r3
 8008298:	4610      	mov	r0, r2
 800829a:	f000 fc82 	bl	8008ba2 <TIM_ITRx_SetConfig>
      break;
 800829e:	e003      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	73fb      	strb	r3, [r7, #15]
      break;
 80082a4:	e000      	b.n	80082a8 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 80082a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	00100070 	.word	0x00100070
 80082c8:	00100050 	.word	0x00100050
 80082cc:	00100040 	.word	0x00100040
 80082d0:	00100030 	.word	0x00100030
 80082d4:	00100020 	.word	0x00100020

080082d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800831c:	bf00      	nop
 800831e:	370c      	adds	r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a48      	ldr	r2, [pc, #288]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d013      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835a:	d00f      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a45      	ldr	r2, [pc, #276]	@ (8008474 <TIM_Base_SetConfig+0x138>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00b      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a44      	ldr	r2, [pc, #272]	@ (8008478 <TIM_Base_SetConfig+0x13c>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d007      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a43      	ldr	r2, [pc, #268]	@ (800847c <TIM_Base_SetConfig+0x140>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d003      	beq.n	800837c <TIM_Base_SetConfig+0x40>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a42      	ldr	r2, [pc, #264]	@ (8008480 <TIM_Base_SetConfig+0x144>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d108      	bne.n	800838e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a37      	ldr	r2, [pc, #220]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d01f      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839c:	d01b      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a34      	ldr	r2, [pc, #208]	@ (8008474 <TIM_Base_SetConfig+0x138>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d017      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a33      	ldr	r2, [pc, #204]	@ (8008478 <TIM_Base_SetConfig+0x13c>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d013      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a32      	ldr	r2, [pc, #200]	@ (800847c <TIM_Base_SetConfig+0x140>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d00f      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a32      	ldr	r2, [pc, #200]	@ (8008484 <TIM_Base_SetConfig+0x148>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00b      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a31      	ldr	r2, [pc, #196]	@ (8008488 <TIM_Base_SetConfig+0x14c>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d007      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a30      	ldr	r2, [pc, #192]	@ (800848c <TIM_Base_SetConfig+0x150>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d003      	beq.n	80083d6 <TIM_Base_SetConfig+0x9a>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a2b      	ldr	r2, [pc, #172]	@ (8008480 <TIM_Base_SetConfig+0x144>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d108      	bne.n	80083e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a18      	ldr	r2, [pc, #96]	@ (8008470 <TIM_Base_SetConfig+0x134>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d013      	beq.n	800843c <TIM_Base_SetConfig+0x100>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a19      	ldr	r2, [pc, #100]	@ (800847c <TIM_Base_SetConfig+0x140>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d00f      	beq.n	800843c <TIM_Base_SetConfig+0x100>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a19      	ldr	r2, [pc, #100]	@ (8008484 <TIM_Base_SetConfig+0x148>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d00b      	beq.n	800843c <TIM_Base_SetConfig+0x100>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a18      	ldr	r2, [pc, #96]	@ (8008488 <TIM_Base_SetConfig+0x14c>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d007      	beq.n	800843c <TIM_Base_SetConfig+0x100>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a17      	ldr	r2, [pc, #92]	@ (800848c <TIM_Base_SetConfig+0x150>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d003      	beq.n	800843c <TIM_Base_SetConfig+0x100>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a12      	ldr	r2, [pc, #72]	@ (8008480 <TIM_Base_SetConfig+0x144>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d103      	bne.n	8008444 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	691a      	ldr	r2, [r3, #16]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b01      	cmp	r3, #1
 8008454:	d105      	bne.n	8008462 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	f023 0201 	bic.w	r2, r3, #1
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	611a      	str	r2, [r3, #16]
  }
}
 8008462:	bf00      	nop
 8008464:	3714      	adds	r7, #20
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr
 800846e:	bf00      	nop
 8008470:	40012c00 	.word	0x40012c00
 8008474:	40000400 	.word	0x40000400
 8008478:	40000800 	.word	0x40000800
 800847c:	40013400 	.word	0x40013400
 8008480:	40015000 	.word	0x40015000
 8008484:	40014000 	.word	0x40014000
 8008488:	40014400 	.word	0x40014400
 800848c:	40014800 	.word	0x40014800

08008490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008490:	b480      	push	{r7}
 8008492:	b087      	sub	sp, #28
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6a1b      	ldr	r3, [r3, #32]
 80084a4:	f023 0201 	bic.w	r2, r3, #1
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	699b      	ldr	r3, [r3, #24]
 80084b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f023 0303 	bic.w	r3, r3, #3
 80084ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f023 0302 	bic.w	r3, r3, #2
 80084dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a30      	ldr	r2, [pc, #192]	@ (80085ac <TIM_OC1_SetConfig+0x11c>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d013      	beq.n	8008518 <TIM_OC1_SetConfig+0x88>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a2f      	ldr	r2, [pc, #188]	@ (80085b0 <TIM_OC1_SetConfig+0x120>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d00f      	beq.n	8008518 <TIM_OC1_SetConfig+0x88>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a2e      	ldr	r2, [pc, #184]	@ (80085b4 <TIM_OC1_SetConfig+0x124>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d00b      	beq.n	8008518 <TIM_OC1_SetConfig+0x88>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a2d      	ldr	r2, [pc, #180]	@ (80085b8 <TIM_OC1_SetConfig+0x128>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d007      	beq.n	8008518 <TIM_OC1_SetConfig+0x88>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a2c      	ldr	r2, [pc, #176]	@ (80085bc <TIM_OC1_SetConfig+0x12c>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d003      	beq.n	8008518 <TIM_OC1_SetConfig+0x88>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a2b      	ldr	r2, [pc, #172]	@ (80085c0 <TIM_OC1_SetConfig+0x130>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d10c      	bne.n	8008532 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f023 0308 	bic.w	r3, r3, #8
 800851e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	4313      	orrs	r3, r2
 8008528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f023 0304 	bic.w	r3, r3, #4
 8008530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a1d      	ldr	r2, [pc, #116]	@ (80085ac <TIM_OC1_SetConfig+0x11c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d013      	beq.n	8008562 <TIM_OC1_SetConfig+0xd2>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a1c      	ldr	r2, [pc, #112]	@ (80085b0 <TIM_OC1_SetConfig+0x120>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d00f      	beq.n	8008562 <TIM_OC1_SetConfig+0xd2>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a1b      	ldr	r2, [pc, #108]	@ (80085b4 <TIM_OC1_SetConfig+0x124>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d00b      	beq.n	8008562 <TIM_OC1_SetConfig+0xd2>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a1a      	ldr	r2, [pc, #104]	@ (80085b8 <TIM_OC1_SetConfig+0x128>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d007      	beq.n	8008562 <TIM_OC1_SetConfig+0xd2>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a19      	ldr	r2, [pc, #100]	@ (80085bc <TIM_OC1_SetConfig+0x12c>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d003      	beq.n	8008562 <TIM_OC1_SetConfig+0xd2>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a18      	ldr	r2, [pc, #96]	@ (80085c0 <TIM_OC1_SetConfig+0x130>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d111      	bne.n	8008586 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008568:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008570:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	4313      	orrs	r3, r2
 800857a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	693a      	ldr	r2, [r7, #16]
 8008582:	4313      	orrs	r3, r2
 8008584:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	685a      	ldr	r2, [r3, #4]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	621a      	str	r2, [r3, #32]
}
 80085a0:	bf00      	nop
 80085a2:	371c      	adds	r7, #28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr
 80085ac:	40012c00 	.word	0x40012c00
 80085b0:	40013400 	.word	0x40013400
 80085b4:	40014000 	.word	0x40014000
 80085b8:	40014400 	.word	0x40014400
 80085bc:	40014800 	.word	0x40014800
 80085c0:	40015000 	.word	0x40015000

080085c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b087      	sub	sp, #28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a1b      	ldr	r3, [r3, #32]
 80085d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	f023 0210 	bic.w	r2, r3, #16
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	699b      	ldr	r3, [r3, #24]
 80085ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	021b      	lsls	r3, r3, #8
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	4313      	orrs	r3, r2
 800860a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	f023 0320 	bic.w	r3, r3, #32
 8008612:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	697a      	ldr	r2, [r7, #20]
 800861c:	4313      	orrs	r3, r2
 800861e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a2c      	ldr	r2, [pc, #176]	@ (80086d4 <TIM_OC2_SetConfig+0x110>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d007      	beq.n	8008638 <TIM_OC2_SetConfig+0x74>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a2b      	ldr	r2, [pc, #172]	@ (80086d8 <TIM_OC2_SetConfig+0x114>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d003      	beq.n	8008638 <TIM_OC2_SetConfig+0x74>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a2a      	ldr	r2, [pc, #168]	@ (80086dc <TIM_OC2_SetConfig+0x118>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d10d      	bne.n	8008654 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800863e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008652:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4a1f      	ldr	r2, [pc, #124]	@ (80086d4 <TIM_OC2_SetConfig+0x110>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d013      	beq.n	8008684 <TIM_OC2_SetConfig+0xc0>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4a1e      	ldr	r2, [pc, #120]	@ (80086d8 <TIM_OC2_SetConfig+0x114>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d00f      	beq.n	8008684 <TIM_OC2_SetConfig+0xc0>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a1e      	ldr	r2, [pc, #120]	@ (80086e0 <TIM_OC2_SetConfig+0x11c>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d00b      	beq.n	8008684 <TIM_OC2_SetConfig+0xc0>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	4a1d      	ldr	r2, [pc, #116]	@ (80086e4 <TIM_OC2_SetConfig+0x120>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d007      	beq.n	8008684 <TIM_OC2_SetConfig+0xc0>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a1c      	ldr	r2, [pc, #112]	@ (80086e8 <TIM_OC2_SetConfig+0x124>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d003      	beq.n	8008684 <TIM_OC2_SetConfig+0xc0>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4a17      	ldr	r2, [pc, #92]	@ (80086dc <TIM_OC2_SetConfig+0x118>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d113      	bne.n	80086ac <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800868a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008692:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	695b      	ldr	r3, [r3, #20]
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	4313      	orrs	r3, r2
 800869e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	693a      	ldr	r2, [r7, #16]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	693a      	ldr	r2, [r7, #16]
 80086b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	697a      	ldr	r2, [r7, #20]
 80086c4:	621a      	str	r2, [r3, #32]
}
 80086c6:	bf00      	nop
 80086c8:	371c      	adds	r7, #28
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	40012c00 	.word	0x40012c00
 80086d8:	40013400 	.word	0x40013400
 80086dc:	40015000 	.word	0x40015000
 80086e0:	40014000 	.word	0x40014000
 80086e4:	40014400 	.word	0x40014400
 80086e8:	40014800 	.word	0x40014800

080086ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b087      	sub	sp, #28
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a1b      	ldr	r3, [r3, #32]
 8008700:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	69db      	ldr	r3, [r3, #28]
 8008712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800871a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800871e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f023 0303 	bic.w	r3, r3, #3
 8008726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68fa      	ldr	r2, [r7, #12]
 800872e:	4313      	orrs	r3, r2
 8008730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008738:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	021b      	lsls	r3, r3, #8
 8008740:	697a      	ldr	r2, [r7, #20]
 8008742:	4313      	orrs	r3, r2
 8008744:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a2b      	ldr	r2, [pc, #172]	@ (80087f8 <TIM_OC3_SetConfig+0x10c>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d007      	beq.n	800875e <TIM_OC3_SetConfig+0x72>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a2a      	ldr	r2, [pc, #168]	@ (80087fc <TIM_OC3_SetConfig+0x110>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d003      	beq.n	800875e <TIM_OC3_SetConfig+0x72>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a29      	ldr	r2, [pc, #164]	@ (8008800 <TIM_OC3_SetConfig+0x114>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d10d      	bne.n	800877a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008764:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	021b      	lsls	r3, r3, #8
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a1e      	ldr	r2, [pc, #120]	@ (80087f8 <TIM_OC3_SetConfig+0x10c>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d013      	beq.n	80087aa <TIM_OC3_SetConfig+0xbe>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a1d      	ldr	r2, [pc, #116]	@ (80087fc <TIM_OC3_SetConfig+0x110>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d00f      	beq.n	80087aa <TIM_OC3_SetConfig+0xbe>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a1d      	ldr	r2, [pc, #116]	@ (8008804 <TIM_OC3_SetConfig+0x118>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d00b      	beq.n	80087aa <TIM_OC3_SetConfig+0xbe>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a1c      	ldr	r2, [pc, #112]	@ (8008808 <TIM_OC3_SetConfig+0x11c>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d007      	beq.n	80087aa <TIM_OC3_SetConfig+0xbe>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a1b      	ldr	r2, [pc, #108]	@ (800880c <TIM_OC3_SetConfig+0x120>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d003      	beq.n	80087aa <TIM_OC3_SetConfig+0xbe>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a16      	ldr	r2, [pc, #88]	@ (8008800 <TIM_OC3_SetConfig+0x114>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d113      	bne.n	80087d2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	011b      	lsls	r3, r3, #4
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	4313      	orrs	r3, r2
 80087d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	685a      	ldr	r2, [r3, #4]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	621a      	str	r2, [r3, #32]
}
 80087ec:	bf00      	nop
 80087ee:	371c      	adds	r7, #28
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr
 80087f8:	40012c00 	.word	0x40012c00
 80087fc:	40013400 	.word	0x40013400
 8008800:	40015000 	.word	0x40015000
 8008804:	40014000 	.word	0x40014000
 8008808:	40014400 	.word	0x40014400
 800880c:	40014800 	.word	0x40014800

08008810 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008810:	b480      	push	{r7}
 8008812:	b087      	sub	sp, #28
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a1b      	ldr	r3, [r3, #32]
 800881e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a1b      	ldr	r3, [r3, #32]
 8008824:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800883e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800884a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	021b      	lsls	r3, r3, #8
 8008852:	68fa      	ldr	r2, [r7, #12]
 8008854:	4313      	orrs	r3, r2
 8008856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800885e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	031b      	lsls	r3, r3, #12
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	4313      	orrs	r3, r2
 800886a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a2c      	ldr	r2, [pc, #176]	@ (8008920 <TIM_OC4_SetConfig+0x110>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d007      	beq.n	8008884 <TIM_OC4_SetConfig+0x74>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a2b      	ldr	r2, [pc, #172]	@ (8008924 <TIM_OC4_SetConfig+0x114>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d003      	beq.n	8008884 <TIM_OC4_SetConfig+0x74>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a2a      	ldr	r2, [pc, #168]	@ (8008928 <TIM_OC4_SetConfig+0x118>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d10d      	bne.n	80088a0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800888a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	031b      	lsls	r3, r3, #12
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	4313      	orrs	r3, r2
 8008896:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800889e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a1f      	ldr	r2, [pc, #124]	@ (8008920 <TIM_OC4_SetConfig+0x110>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d013      	beq.n	80088d0 <TIM_OC4_SetConfig+0xc0>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a1e      	ldr	r2, [pc, #120]	@ (8008924 <TIM_OC4_SetConfig+0x114>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d00f      	beq.n	80088d0 <TIM_OC4_SetConfig+0xc0>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a1e      	ldr	r2, [pc, #120]	@ (800892c <TIM_OC4_SetConfig+0x11c>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d00b      	beq.n	80088d0 <TIM_OC4_SetConfig+0xc0>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a1d      	ldr	r2, [pc, #116]	@ (8008930 <TIM_OC4_SetConfig+0x120>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d007      	beq.n	80088d0 <TIM_OC4_SetConfig+0xc0>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	4a1c      	ldr	r2, [pc, #112]	@ (8008934 <TIM_OC4_SetConfig+0x124>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d003      	beq.n	80088d0 <TIM_OC4_SetConfig+0xc0>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	4a17      	ldr	r2, [pc, #92]	@ (8008928 <TIM_OC4_SetConfig+0x118>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d113      	bne.n	80088f8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80088de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	695b      	ldr	r3, [r3, #20]
 80088e4:	019b      	lsls	r3, r3, #6
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	4313      	orrs	r3, r2
 80088ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	699b      	ldr	r3, [r3, #24]
 80088f0:	019b      	lsls	r3, r3, #6
 80088f2:	693a      	ldr	r2, [r7, #16]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	693a      	ldr	r2, [r7, #16]
 80088fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	697a      	ldr	r2, [r7, #20]
 8008910:	621a      	str	r2, [r3, #32]
}
 8008912:	bf00      	nop
 8008914:	371c      	adds	r7, #28
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	40012c00 	.word	0x40012c00
 8008924:	40013400 	.word	0x40013400
 8008928:	40015000 	.word	0x40015000
 800892c:	40014000 	.word	0x40014000
 8008930:	40014400 	.word	0x40014400
 8008934:	40014800 	.word	0x40014800

08008938 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008938:	b480      	push	{r7}
 800893a:	b087      	sub	sp, #28
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a1b      	ldr	r3, [r3, #32]
 800894c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800896a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	4313      	orrs	r3, r2
 8008974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800897c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	041b      	lsls	r3, r3, #16
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	4313      	orrs	r3, r2
 8008988:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a19      	ldr	r2, [pc, #100]	@ (80089f4 <TIM_OC5_SetConfig+0xbc>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d013      	beq.n	80089ba <TIM_OC5_SetConfig+0x82>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a18      	ldr	r2, [pc, #96]	@ (80089f8 <TIM_OC5_SetConfig+0xc0>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d00f      	beq.n	80089ba <TIM_OC5_SetConfig+0x82>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a17      	ldr	r2, [pc, #92]	@ (80089fc <TIM_OC5_SetConfig+0xc4>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d00b      	beq.n	80089ba <TIM_OC5_SetConfig+0x82>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a16      	ldr	r2, [pc, #88]	@ (8008a00 <TIM_OC5_SetConfig+0xc8>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d007      	beq.n	80089ba <TIM_OC5_SetConfig+0x82>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a15      	ldr	r2, [pc, #84]	@ (8008a04 <TIM_OC5_SetConfig+0xcc>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d003      	beq.n	80089ba <TIM_OC5_SetConfig+0x82>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a14      	ldr	r2, [pc, #80]	@ (8008a08 <TIM_OC5_SetConfig+0xd0>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d109      	bne.n	80089ce <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	695b      	ldr	r3, [r3, #20]
 80089c6:	021b      	lsls	r3, r3, #8
 80089c8:	697a      	ldr	r2, [r7, #20]
 80089ca:	4313      	orrs	r3, r2
 80089cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	621a      	str	r2, [r3, #32]
}
 80089e8:	bf00      	nop
 80089ea:	371c      	adds	r7, #28
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr
 80089f4:	40012c00 	.word	0x40012c00
 80089f8:	40013400 	.word	0x40013400
 80089fc:	40014000 	.word	0x40014000
 8008a00:	40014400 	.word	0x40014400
 8008a04:	40014800 	.word	0x40014800
 8008a08:	40015000 	.word	0x40015000

08008a0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6a1b      	ldr	r3, [r3, #32]
 8008a1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a1b      	ldr	r3, [r3, #32]
 8008a20:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	021b      	lsls	r3, r3, #8
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	051b      	lsls	r3, r3, #20
 8008a5a:	693a      	ldr	r2, [r7, #16]
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4a1a      	ldr	r2, [pc, #104]	@ (8008acc <TIM_OC6_SetConfig+0xc0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d013      	beq.n	8008a90 <TIM_OC6_SetConfig+0x84>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	4a19      	ldr	r2, [pc, #100]	@ (8008ad0 <TIM_OC6_SetConfig+0xc4>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d00f      	beq.n	8008a90 <TIM_OC6_SetConfig+0x84>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a18      	ldr	r2, [pc, #96]	@ (8008ad4 <TIM_OC6_SetConfig+0xc8>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d00b      	beq.n	8008a90 <TIM_OC6_SetConfig+0x84>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4a17      	ldr	r2, [pc, #92]	@ (8008ad8 <TIM_OC6_SetConfig+0xcc>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d007      	beq.n	8008a90 <TIM_OC6_SetConfig+0x84>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a16      	ldr	r2, [pc, #88]	@ (8008adc <TIM_OC6_SetConfig+0xd0>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d003      	beq.n	8008a90 <TIM_OC6_SetConfig+0x84>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a15      	ldr	r2, [pc, #84]	@ (8008ae0 <TIM_OC6_SetConfig+0xd4>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d109      	bne.n	8008aa4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	695b      	ldr	r3, [r3, #20]
 8008a9c:	029b      	lsls	r3, r3, #10
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	685a      	ldr	r2, [r3, #4]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	621a      	str	r2, [r3, #32]
}
 8008abe:	bf00      	nop
 8008ac0:	371c      	adds	r7, #28
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
 8008aca:	bf00      	nop
 8008acc:	40012c00 	.word	0x40012c00
 8008ad0:	40013400 	.word	0x40013400
 8008ad4:	40014000 	.word	0x40014000
 8008ad8:	40014400 	.word	0x40014400
 8008adc:	40014800 	.word	0x40014800
 8008ae0:	40015000 	.word	0x40015000

08008ae4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b087      	sub	sp, #28
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6a1b      	ldr	r3, [r3, #32]
 8008af4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	f023 0201 	bic.w	r2, r3, #1
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	011b      	lsls	r3, r3, #4
 8008b14:	693a      	ldr	r2, [r7, #16]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f023 030a 	bic.w	r3, r3, #10
 8008b20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b22:	697a      	ldr	r2, [r7, #20]
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	693a      	ldr	r2, [r7, #16]
 8008b2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	697a      	ldr	r2, [r7, #20]
 8008b34:	621a      	str	r2, [r3, #32]
}
 8008b36:	bf00      	nop
 8008b38:	371c      	adds	r7, #28
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b087      	sub	sp, #28
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6a1b      	ldr	r3, [r3, #32]
 8008b58:	f023 0210 	bic.w	r2, r3, #16
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	699b      	ldr	r3, [r3, #24]
 8008b64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	031b      	lsls	r3, r3, #12
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	011b      	lsls	r3, r3, #4
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	693a      	ldr	r2, [r7, #16]
 8008b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	621a      	str	r2, [r3, #32]
}
 8008b96:	bf00      	nop
 8008b98:	371c      	adds	r7, #28
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b085      	sub	sp, #20
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008bb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	f043 0307 	orr.w	r3, r3, #7
 8008bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	609a      	str	r2, [r3, #8]
}
 8008bd0:	bf00      	nop
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b087      	sub	sp, #28
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	607a      	str	r2, [r7, #4]
 8008be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	021a      	lsls	r2, r3, #8
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	431a      	orrs	r2, r3
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	697a      	ldr	r2, [r7, #20]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	609a      	str	r2, [r3, #8]
}
 8008c10:	bf00      	nop
 8008c12:	371c      	adds	r7, #28
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f003 031f 	and.w	r3, r3, #31
 8008c2e:	2201      	movs	r2, #1
 8008c30:	fa02 f303 	lsl.w	r3, r2, r3
 8008c34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6a1a      	ldr	r2, [r3, #32]
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	43db      	mvns	r3, r3
 8008c3e:	401a      	ands	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6a1a      	ldr	r2, [r3, #32]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	f003 031f 	and.w	r3, r3, #31
 8008c4e:	6879      	ldr	r1, [r7, #4]
 8008c50:	fa01 f303 	lsl.w	r3, r1, r3
 8008c54:	431a      	orrs	r2, r3
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	621a      	str	r2, [r3, #32]
}
 8008c5a:	bf00      	nop
 8008c5c:	371c      	adds	r7, #28
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
	...

08008c68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d101      	bne.n	8008c80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	e06f      	b.n	8008d60 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a31      	ldr	r2, [pc, #196]	@ (8008d6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d009      	beq.n	8008cbe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a30      	ldr	r2, [pc, #192]	@ (8008d70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d004      	beq.n	8008cbe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8008d74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d108      	bne.n	8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008cc4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	68fa      	ldr	r2, [r7, #12]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8008d6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d01d      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d00:	d018      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a1c      	ldr	r2, [pc, #112]	@ (8008d78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d013      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a1a      	ldr	r2, [pc, #104]	@ (8008d7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d00e      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a15      	ldr	r2, [pc, #84]	@ (8008d70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d009      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a16      	ldr	r2, [pc, #88]	@ (8008d80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d004      	beq.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a11      	ldr	r2, [pc, #68]	@ (8008d74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d10c      	bne.n	8008d4e <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3714      	adds	r7, #20
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr
 8008d6c:	40012c00 	.word	0x40012c00
 8008d70:	40013400 	.word	0x40013400
 8008d74:	40015000 	.word	0x40015000
 8008d78:	40000400 	.word	0x40000400
 8008d7c:	40000800 	.word	0x40000800
 8008d80:	40014000 	.word	0x40014000

08008d84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d101      	bne.n	8008da0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	e078      	b.n	8008e92 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	695b      	ldr	r3, [r3, #20]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e06:	4313      	orrs	r3, r2
 8008e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	041b      	lsls	r3, r3, #16
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ea0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d009      	beq.n	8008e46 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a1b      	ldr	r2, [pc, #108]	@ (8008ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d004      	beq.n	8008e46 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a19      	ldr	r2, [pc, #100]	@ (8008ea8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d11c      	bne.n	8008e80 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e50:	051b      	lsls	r3, r3, #20
 8008e52:	4313      	orrs	r3, r2
 8008e54:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	4313      	orrs	r3, r2
 8008e62:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr
 8008e9e:	bf00      	nop
 8008ea0:	40012c00 	.word	0x40012c00
 8008ea4:	40013400 	.word	0x40013400
 8008ea8:	40015000 	.word	0x40015000

08008eac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008eb4:	bf00      	nop
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008edc:	bf00      	nop
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008f04:	bf00      	nop
 8008f06:	370c      	adds	r7, #12
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr

08008f10 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008f18:	bf00      	nop
 8008f1a:	370c      	adds	r7, #12
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008f2c:	bf00      	nop
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <_ZdlPvj>:
 8008f38:	f000 b800 	b.w	8008f3c <_ZdlPv>

08008f3c <_ZdlPv>:
 8008f3c:	f001 b9c6 	b.w	800a2cc <free>

08008f40 <pow>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	ed2d 8b02 	vpush	{d8}
 8008f46:	eeb0 8a40 	vmov.f32	s16, s0
 8008f4a:	eef0 8a60 	vmov.f32	s17, s1
 8008f4e:	ec55 4b11 	vmov	r4, r5, d1
 8008f52:	f000 f8d9 	bl	8009108 <__ieee754_pow>
 8008f56:	4622      	mov	r2, r4
 8008f58:	462b      	mov	r3, r5
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	ec57 6b10 	vmov	r6, r7, d0
 8008f62:	f7f7 fdaf 	bl	8000ac4 <__aeabi_dcmpun>
 8008f66:	2800      	cmp	r0, #0
 8008f68:	d13b      	bne.n	8008fe2 <pow+0xa2>
 8008f6a:	ec51 0b18 	vmov	r0, r1, d8
 8008f6e:	2200      	movs	r2, #0
 8008f70:	2300      	movs	r3, #0
 8008f72:	f7f7 fd75 	bl	8000a60 <__aeabi_dcmpeq>
 8008f76:	b1b8      	cbz	r0, 8008fa8 <pow+0x68>
 8008f78:	2200      	movs	r2, #0
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	4629      	mov	r1, r5
 8008f80:	f7f7 fd6e 	bl	8000a60 <__aeabi_dcmpeq>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	d146      	bne.n	8009016 <pow+0xd6>
 8008f88:	ec45 4b10 	vmov	d0, r4, r5
 8008f8c:	f000 f86a 	bl	8009064 <finite>
 8008f90:	b338      	cbz	r0, 8008fe2 <pow+0xa2>
 8008f92:	2200      	movs	r2, #0
 8008f94:	2300      	movs	r3, #0
 8008f96:	4620      	mov	r0, r4
 8008f98:	4629      	mov	r1, r5
 8008f9a:	f7f7 fd6b 	bl	8000a74 <__aeabi_dcmplt>
 8008f9e:	b300      	cbz	r0, 8008fe2 <pow+0xa2>
 8008fa0:	f001 f9b0 	bl	800a304 <__errno>
 8008fa4:	2322      	movs	r3, #34	@ 0x22
 8008fa6:	e01b      	b.n	8008fe0 <pow+0xa0>
 8008fa8:	ec47 6b10 	vmov	d0, r6, r7
 8008fac:	f000 f85a 	bl	8009064 <finite>
 8008fb0:	b9e0      	cbnz	r0, 8008fec <pow+0xac>
 8008fb2:	eeb0 0a48 	vmov.f32	s0, s16
 8008fb6:	eef0 0a68 	vmov.f32	s1, s17
 8008fba:	f000 f853 	bl	8009064 <finite>
 8008fbe:	b1a8      	cbz	r0, 8008fec <pow+0xac>
 8008fc0:	ec45 4b10 	vmov	d0, r4, r5
 8008fc4:	f000 f84e 	bl	8009064 <finite>
 8008fc8:	b180      	cbz	r0, 8008fec <pow+0xac>
 8008fca:	4632      	mov	r2, r6
 8008fcc:	463b      	mov	r3, r7
 8008fce:	4630      	mov	r0, r6
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	f7f7 fd77 	bl	8000ac4 <__aeabi_dcmpun>
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d0e2      	beq.n	8008fa0 <pow+0x60>
 8008fda:	f001 f993 	bl	800a304 <__errno>
 8008fde:	2321      	movs	r3, #33	@ 0x21
 8008fe0:	6003      	str	r3, [r0, #0]
 8008fe2:	ecbd 8b02 	vpop	{d8}
 8008fe6:	ec47 6b10 	vmov	d0, r6, r7
 8008fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fec:	2200      	movs	r2, #0
 8008fee:	2300      	movs	r3, #0
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	4639      	mov	r1, r7
 8008ff4:	f7f7 fd34 	bl	8000a60 <__aeabi_dcmpeq>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	d0f2      	beq.n	8008fe2 <pow+0xa2>
 8008ffc:	eeb0 0a48 	vmov.f32	s0, s16
 8009000:	eef0 0a68 	vmov.f32	s1, s17
 8009004:	f000 f82e 	bl	8009064 <finite>
 8009008:	2800      	cmp	r0, #0
 800900a:	d0ea      	beq.n	8008fe2 <pow+0xa2>
 800900c:	ec45 4b10 	vmov	d0, r4, r5
 8009010:	f000 f828 	bl	8009064 <finite>
 8009014:	e7c3      	b.n	8008f9e <pow+0x5e>
 8009016:	4f01      	ldr	r7, [pc, #4]	@ (800901c <pow+0xdc>)
 8009018:	2600      	movs	r6, #0
 800901a:	e7e2      	b.n	8008fe2 <pow+0xa2>
 800901c:	3ff00000 	.word	0x3ff00000

08009020 <atan2f>:
 8009020:	f000 bdbe 	b.w	8009ba0 <__ieee754_atan2f>

08009024 <fmodf>:
 8009024:	b508      	push	{r3, lr}
 8009026:	ed2d 8b02 	vpush	{d8}
 800902a:	eef0 8a40 	vmov.f32	s17, s0
 800902e:	eeb0 8a60 	vmov.f32	s16, s1
 8009032:	f000 fe55 	bl	8009ce0 <__ieee754_fmodf>
 8009036:	eef4 8a48 	vcmp.f32	s17, s16
 800903a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800903e:	d60c      	bvs.n	800905a <fmodf+0x36>
 8009040:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009060 <fmodf+0x3c>
 8009044:	eeb4 8a68 	vcmp.f32	s16, s17
 8009048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800904c:	d105      	bne.n	800905a <fmodf+0x36>
 800904e:	f001 f959 	bl	800a304 <__errno>
 8009052:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009056:	2321      	movs	r3, #33	@ 0x21
 8009058:	6003      	str	r3, [r0, #0]
 800905a:	ecbd 8b02 	vpop	{d8}
 800905e:	bd08      	pop	{r3, pc}
 8009060:	00000000 	.word	0x00000000

08009064 <finite>:
 8009064:	b082      	sub	sp, #8
 8009066:	ed8d 0b00 	vstr	d0, [sp]
 800906a:	9801      	ldr	r0, [sp, #4]
 800906c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009070:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009074:	0fc0      	lsrs	r0, r0, #31
 8009076:	b002      	add	sp, #8
 8009078:	4770      	bx	lr
	...

0800907c <floorf>:
 800907c:	ee10 3a10 	vmov	r3, s0
 8009080:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009084:	3a7f      	subs	r2, #127	@ 0x7f
 8009086:	2a16      	cmp	r2, #22
 8009088:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800908c:	dc2b      	bgt.n	80090e6 <floorf+0x6a>
 800908e:	2a00      	cmp	r2, #0
 8009090:	da12      	bge.n	80090b8 <floorf+0x3c>
 8009092:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80090f8 <floorf+0x7c>
 8009096:	ee30 0a27 	vadd.f32	s0, s0, s15
 800909a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800909e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a2:	dd06      	ble.n	80090b2 <floorf+0x36>
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	da24      	bge.n	80090f2 <floorf+0x76>
 80090a8:	2900      	cmp	r1, #0
 80090aa:	4b14      	ldr	r3, [pc, #80]	@ (80090fc <floorf+0x80>)
 80090ac:	bf08      	it	eq
 80090ae:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80090b2:	ee00 3a10 	vmov	s0, r3
 80090b6:	4770      	bx	lr
 80090b8:	4911      	ldr	r1, [pc, #68]	@ (8009100 <floorf+0x84>)
 80090ba:	4111      	asrs	r1, r2
 80090bc:	420b      	tst	r3, r1
 80090be:	d0fa      	beq.n	80090b6 <floorf+0x3a>
 80090c0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80090f8 <floorf+0x7c>
 80090c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80090c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80090cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d0:	ddef      	ble.n	80090b2 <floorf+0x36>
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bfbe      	ittt	lt
 80090d6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80090da:	fa40 f202 	asrlt.w	r2, r0, r2
 80090de:	189b      	addlt	r3, r3, r2
 80090e0:	ea23 0301 	bic.w	r3, r3, r1
 80090e4:	e7e5      	b.n	80090b2 <floorf+0x36>
 80090e6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80090ea:	d3e4      	bcc.n	80090b6 <floorf+0x3a>
 80090ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80090f0:	4770      	bx	lr
 80090f2:	2300      	movs	r3, #0
 80090f4:	e7dd      	b.n	80090b2 <floorf+0x36>
 80090f6:	bf00      	nop
 80090f8:	7149f2ca 	.word	0x7149f2ca
 80090fc:	bf800000 	.word	0xbf800000
 8009100:	007fffff 	.word	0x007fffff
 8009104:	00000000 	.word	0x00000000

08009108 <__ieee754_pow>:
 8009108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	b091      	sub	sp, #68	@ 0x44
 800910e:	ed8d 1b00 	vstr	d1, [sp]
 8009112:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009116:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800911a:	ea5a 0001 	orrs.w	r0, sl, r1
 800911e:	ec57 6b10 	vmov	r6, r7, d0
 8009122:	d113      	bne.n	800914c <__ieee754_pow+0x44>
 8009124:	19b3      	adds	r3, r6, r6
 8009126:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800912a:	4152      	adcs	r2, r2
 800912c:	4298      	cmp	r0, r3
 800912e:	4b98      	ldr	r3, [pc, #608]	@ (8009390 <__ieee754_pow+0x288>)
 8009130:	4193      	sbcs	r3, r2
 8009132:	f080 84ea 	bcs.w	8009b0a <__ieee754_pow+0xa02>
 8009136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800913a:	4630      	mov	r0, r6
 800913c:	4639      	mov	r1, r7
 800913e:	f7f7 f871 	bl	8000224 <__adddf3>
 8009142:	ec41 0b10 	vmov	d0, r0, r1
 8009146:	b011      	add	sp, #68	@ 0x44
 8009148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800914c:	4a91      	ldr	r2, [pc, #580]	@ (8009394 <__ieee754_pow+0x28c>)
 800914e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009152:	4590      	cmp	r8, r2
 8009154:	463d      	mov	r5, r7
 8009156:	4633      	mov	r3, r6
 8009158:	d806      	bhi.n	8009168 <__ieee754_pow+0x60>
 800915a:	d101      	bne.n	8009160 <__ieee754_pow+0x58>
 800915c:	2e00      	cmp	r6, #0
 800915e:	d1ea      	bne.n	8009136 <__ieee754_pow+0x2e>
 8009160:	4592      	cmp	sl, r2
 8009162:	d801      	bhi.n	8009168 <__ieee754_pow+0x60>
 8009164:	d10e      	bne.n	8009184 <__ieee754_pow+0x7c>
 8009166:	b169      	cbz	r1, 8009184 <__ieee754_pow+0x7c>
 8009168:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800916c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009170:	431d      	orrs	r5, r3
 8009172:	d1e0      	bne.n	8009136 <__ieee754_pow+0x2e>
 8009174:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009178:	18db      	adds	r3, r3, r3
 800917a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800917e:	4152      	adcs	r2, r2
 8009180:	429d      	cmp	r5, r3
 8009182:	e7d4      	b.n	800912e <__ieee754_pow+0x26>
 8009184:	2d00      	cmp	r5, #0
 8009186:	46c3      	mov	fp, r8
 8009188:	da3a      	bge.n	8009200 <__ieee754_pow+0xf8>
 800918a:	4a83      	ldr	r2, [pc, #524]	@ (8009398 <__ieee754_pow+0x290>)
 800918c:	4592      	cmp	sl, r2
 800918e:	d84d      	bhi.n	800922c <__ieee754_pow+0x124>
 8009190:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009194:	4592      	cmp	sl, r2
 8009196:	f240 84c7 	bls.w	8009b28 <__ieee754_pow+0xa20>
 800919a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800919e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80091a2:	2a14      	cmp	r2, #20
 80091a4:	dd0f      	ble.n	80091c6 <__ieee754_pow+0xbe>
 80091a6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80091aa:	fa21 f402 	lsr.w	r4, r1, r2
 80091ae:	fa04 f202 	lsl.w	r2, r4, r2
 80091b2:	428a      	cmp	r2, r1
 80091b4:	f040 84b8 	bne.w	8009b28 <__ieee754_pow+0xa20>
 80091b8:	f004 0401 	and.w	r4, r4, #1
 80091bc:	f1c4 0402 	rsb	r4, r4, #2
 80091c0:	2900      	cmp	r1, #0
 80091c2:	d158      	bne.n	8009276 <__ieee754_pow+0x16e>
 80091c4:	e00e      	b.n	80091e4 <__ieee754_pow+0xdc>
 80091c6:	2900      	cmp	r1, #0
 80091c8:	d154      	bne.n	8009274 <__ieee754_pow+0x16c>
 80091ca:	f1c2 0214 	rsb	r2, r2, #20
 80091ce:	fa4a f402 	asr.w	r4, sl, r2
 80091d2:	fa04 f202 	lsl.w	r2, r4, r2
 80091d6:	4552      	cmp	r2, sl
 80091d8:	f040 84a3 	bne.w	8009b22 <__ieee754_pow+0xa1a>
 80091dc:	f004 0401 	and.w	r4, r4, #1
 80091e0:	f1c4 0402 	rsb	r4, r4, #2
 80091e4:	4a6d      	ldr	r2, [pc, #436]	@ (800939c <__ieee754_pow+0x294>)
 80091e6:	4592      	cmp	sl, r2
 80091e8:	d12e      	bne.n	8009248 <__ieee754_pow+0x140>
 80091ea:	f1b9 0f00 	cmp.w	r9, #0
 80091ee:	f280 8494 	bge.w	8009b1a <__ieee754_pow+0xa12>
 80091f2:	496a      	ldr	r1, [pc, #424]	@ (800939c <__ieee754_pow+0x294>)
 80091f4:	4632      	mov	r2, r6
 80091f6:	463b      	mov	r3, r7
 80091f8:	2000      	movs	r0, #0
 80091fa:	f7f7 faf3 	bl	80007e4 <__aeabi_ddiv>
 80091fe:	e7a0      	b.n	8009142 <__ieee754_pow+0x3a>
 8009200:	2400      	movs	r4, #0
 8009202:	bbc1      	cbnz	r1, 8009276 <__ieee754_pow+0x16e>
 8009204:	4a63      	ldr	r2, [pc, #396]	@ (8009394 <__ieee754_pow+0x28c>)
 8009206:	4592      	cmp	sl, r2
 8009208:	d1ec      	bne.n	80091e4 <__ieee754_pow+0xdc>
 800920a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800920e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009212:	431a      	orrs	r2, r3
 8009214:	f000 8479 	beq.w	8009b0a <__ieee754_pow+0xa02>
 8009218:	4b61      	ldr	r3, [pc, #388]	@ (80093a0 <__ieee754_pow+0x298>)
 800921a:	4598      	cmp	r8, r3
 800921c:	d908      	bls.n	8009230 <__ieee754_pow+0x128>
 800921e:	f1b9 0f00 	cmp.w	r9, #0
 8009222:	f2c0 8476 	blt.w	8009b12 <__ieee754_pow+0xa0a>
 8009226:	e9dd 0100 	ldrd	r0, r1, [sp]
 800922a:	e78a      	b.n	8009142 <__ieee754_pow+0x3a>
 800922c:	2402      	movs	r4, #2
 800922e:	e7e8      	b.n	8009202 <__ieee754_pow+0xfa>
 8009230:	f1b9 0f00 	cmp.w	r9, #0
 8009234:	f04f 0000 	mov.w	r0, #0
 8009238:	f04f 0100 	mov.w	r1, #0
 800923c:	da81      	bge.n	8009142 <__ieee754_pow+0x3a>
 800923e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009242:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009246:	e77c      	b.n	8009142 <__ieee754_pow+0x3a>
 8009248:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800924c:	d106      	bne.n	800925c <__ieee754_pow+0x154>
 800924e:	4632      	mov	r2, r6
 8009250:	463b      	mov	r3, r7
 8009252:	4630      	mov	r0, r6
 8009254:	4639      	mov	r1, r7
 8009256:	f7f7 f99b 	bl	8000590 <__aeabi_dmul>
 800925a:	e772      	b.n	8009142 <__ieee754_pow+0x3a>
 800925c:	4a51      	ldr	r2, [pc, #324]	@ (80093a4 <__ieee754_pow+0x29c>)
 800925e:	4591      	cmp	r9, r2
 8009260:	d109      	bne.n	8009276 <__ieee754_pow+0x16e>
 8009262:	2d00      	cmp	r5, #0
 8009264:	db07      	blt.n	8009276 <__ieee754_pow+0x16e>
 8009266:	ec47 6b10 	vmov	d0, r6, r7
 800926a:	b011      	add	sp, #68	@ 0x44
 800926c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009270:	f000 bf52 	b.w	800a118 <__ieee754_sqrt>
 8009274:	2400      	movs	r4, #0
 8009276:	ec47 6b10 	vmov	d0, r6, r7
 800927a:	9302      	str	r3, [sp, #8]
 800927c:	f000 fc88 	bl	8009b90 <fabs>
 8009280:	9b02      	ldr	r3, [sp, #8]
 8009282:	ec51 0b10 	vmov	r0, r1, d0
 8009286:	bb53      	cbnz	r3, 80092de <__ieee754_pow+0x1d6>
 8009288:	4b44      	ldr	r3, [pc, #272]	@ (800939c <__ieee754_pow+0x294>)
 800928a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800928e:	429a      	cmp	r2, r3
 8009290:	d002      	beq.n	8009298 <__ieee754_pow+0x190>
 8009292:	f1b8 0f00 	cmp.w	r8, #0
 8009296:	d122      	bne.n	80092de <__ieee754_pow+0x1d6>
 8009298:	f1b9 0f00 	cmp.w	r9, #0
 800929c:	da05      	bge.n	80092aa <__ieee754_pow+0x1a2>
 800929e:	4602      	mov	r2, r0
 80092a0:	460b      	mov	r3, r1
 80092a2:	2000      	movs	r0, #0
 80092a4:	493d      	ldr	r1, [pc, #244]	@ (800939c <__ieee754_pow+0x294>)
 80092a6:	f7f7 fa9d 	bl	80007e4 <__aeabi_ddiv>
 80092aa:	2d00      	cmp	r5, #0
 80092ac:	f6bf af49 	bge.w	8009142 <__ieee754_pow+0x3a>
 80092b0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80092b4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80092b8:	ea58 0804 	orrs.w	r8, r8, r4
 80092bc:	d108      	bne.n	80092d0 <__ieee754_pow+0x1c8>
 80092be:	4602      	mov	r2, r0
 80092c0:	460b      	mov	r3, r1
 80092c2:	4610      	mov	r0, r2
 80092c4:	4619      	mov	r1, r3
 80092c6:	f7f6 ffab 	bl	8000220 <__aeabi_dsub>
 80092ca:	4602      	mov	r2, r0
 80092cc:	460b      	mov	r3, r1
 80092ce:	e794      	b.n	80091fa <__ieee754_pow+0xf2>
 80092d0:	2c01      	cmp	r4, #1
 80092d2:	f47f af36 	bne.w	8009142 <__ieee754_pow+0x3a>
 80092d6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80092da:	4619      	mov	r1, r3
 80092dc:	e731      	b.n	8009142 <__ieee754_pow+0x3a>
 80092de:	0feb      	lsrs	r3, r5, #31
 80092e0:	3b01      	subs	r3, #1
 80092e2:	ea53 0204 	orrs.w	r2, r3, r4
 80092e6:	d102      	bne.n	80092ee <__ieee754_pow+0x1e6>
 80092e8:	4632      	mov	r2, r6
 80092ea:	463b      	mov	r3, r7
 80092ec:	e7e9      	b.n	80092c2 <__ieee754_pow+0x1ba>
 80092ee:	3c01      	subs	r4, #1
 80092f0:	431c      	orrs	r4, r3
 80092f2:	d016      	beq.n	8009322 <__ieee754_pow+0x21a>
 80092f4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8009380 <__ieee754_pow+0x278>
 80092f8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80092fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009300:	f240 8112 	bls.w	8009528 <__ieee754_pow+0x420>
 8009304:	4b28      	ldr	r3, [pc, #160]	@ (80093a8 <__ieee754_pow+0x2a0>)
 8009306:	459a      	cmp	sl, r3
 8009308:	4b25      	ldr	r3, [pc, #148]	@ (80093a0 <__ieee754_pow+0x298>)
 800930a:	d916      	bls.n	800933a <__ieee754_pow+0x232>
 800930c:	4598      	cmp	r8, r3
 800930e:	d80b      	bhi.n	8009328 <__ieee754_pow+0x220>
 8009310:	f1b9 0f00 	cmp.w	r9, #0
 8009314:	da0b      	bge.n	800932e <__ieee754_pow+0x226>
 8009316:	2000      	movs	r0, #0
 8009318:	b011      	add	sp, #68	@ 0x44
 800931a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931e:	f000 bef3 	b.w	800a108 <__math_oflow>
 8009322:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8009388 <__ieee754_pow+0x280>
 8009326:	e7e7      	b.n	80092f8 <__ieee754_pow+0x1f0>
 8009328:	f1b9 0f00 	cmp.w	r9, #0
 800932c:	dcf3      	bgt.n	8009316 <__ieee754_pow+0x20e>
 800932e:	2000      	movs	r0, #0
 8009330:	b011      	add	sp, #68	@ 0x44
 8009332:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009336:	f000 bedf 	b.w	800a0f8 <__math_uflow>
 800933a:	4598      	cmp	r8, r3
 800933c:	d20c      	bcs.n	8009358 <__ieee754_pow+0x250>
 800933e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009342:	2200      	movs	r2, #0
 8009344:	2300      	movs	r3, #0
 8009346:	f7f7 fb95 	bl	8000a74 <__aeabi_dcmplt>
 800934a:	3800      	subs	r0, #0
 800934c:	bf18      	it	ne
 800934e:	2001      	movne	r0, #1
 8009350:	f1b9 0f00 	cmp.w	r9, #0
 8009354:	daec      	bge.n	8009330 <__ieee754_pow+0x228>
 8009356:	e7df      	b.n	8009318 <__ieee754_pow+0x210>
 8009358:	4b10      	ldr	r3, [pc, #64]	@ (800939c <__ieee754_pow+0x294>)
 800935a:	4598      	cmp	r8, r3
 800935c:	f04f 0200 	mov.w	r2, #0
 8009360:	d924      	bls.n	80093ac <__ieee754_pow+0x2a4>
 8009362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009366:	2300      	movs	r3, #0
 8009368:	f7f7 fb84 	bl	8000a74 <__aeabi_dcmplt>
 800936c:	3800      	subs	r0, #0
 800936e:	bf18      	it	ne
 8009370:	2001      	movne	r0, #1
 8009372:	f1b9 0f00 	cmp.w	r9, #0
 8009376:	dccf      	bgt.n	8009318 <__ieee754_pow+0x210>
 8009378:	e7da      	b.n	8009330 <__ieee754_pow+0x228>
 800937a:	bf00      	nop
 800937c:	f3af 8000 	nop.w
 8009380:	00000000 	.word	0x00000000
 8009384:	3ff00000 	.word	0x3ff00000
 8009388:	00000000 	.word	0x00000000
 800938c:	bff00000 	.word	0xbff00000
 8009390:	fff00000 	.word	0xfff00000
 8009394:	7ff00000 	.word	0x7ff00000
 8009398:	433fffff 	.word	0x433fffff
 800939c:	3ff00000 	.word	0x3ff00000
 80093a0:	3fefffff 	.word	0x3fefffff
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	43f00000 	.word	0x43f00000
 80093ac:	4b5a      	ldr	r3, [pc, #360]	@ (8009518 <__ieee754_pow+0x410>)
 80093ae:	f7f6 ff37 	bl	8000220 <__aeabi_dsub>
 80093b2:	a351      	add	r3, pc, #324	@ (adr r3, 80094f8 <__ieee754_pow+0x3f0>)
 80093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b8:	4604      	mov	r4, r0
 80093ba:	460d      	mov	r5, r1
 80093bc:	f7f7 f8e8 	bl	8000590 <__aeabi_dmul>
 80093c0:	a34f      	add	r3, pc, #316	@ (adr r3, 8009500 <__ieee754_pow+0x3f8>)
 80093c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c6:	4606      	mov	r6, r0
 80093c8:	460f      	mov	r7, r1
 80093ca:	4620      	mov	r0, r4
 80093cc:	4629      	mov	r1, r5
 80093ce:	f7f7 f8df 	bl	8000590 <__aeabi_dmul>
 80093d2:	4b52      	ldr	r3, [pc, #328]	@ (800951c <__ieee754_pow+0x414>)
 80093d4:	4682      	mov	sl, r0
 80093d6:	468b      	mov	fp, r1
 80093d8:	2200      	movs	r2, #0
 80093da:	4620      	mov	r0, r4
 80093dc:	4629      	mov	r1, r5
 80093de:	f7f7 f8d7 	bl	8000590 <__aeabi_dmul>
 80093e2:	4602      	mov	r2, r0
 80093e4:	460b      	mov	r3, r1
 80093e6:	a148      	add	r1, pc, #288	@ (adr r1, 8009508 <__ieee754_pow+0x400>)
 80093e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093ec:	f7f6 ff18 	bl	8000220 <__aeabi_dsub>
 80093f0:	4622      	mov	r2, r4
 80093f2:	462b      	mov	r3, r5
 80093f4:	f7f7 f8cc 	bl	8000590 <__aeabi_dmul>
 80093f8:	4602      	mov	r2, r0
 80093fa:	460b      	mov	r3, r1
 80093fc:	2000      	movs	r0, #0
 80093fe:	4948      	ldr	r1, [pc, #288]	@ (8009520 <__ieee754_pow+0x418>)
 8009400:	f7f6 ff0e 	bl	8000220 <__aeabi_dsub>
 8009404:	4622      	mov	r2, r4
 8009406:	4680      	mov	r8, r0
 8009408:	4689      	mov	r9, r1
 800940a:	462b      	mov	r3, r5
 800940c:	4620      	mov	r0, r4
 800940e:	4629      	mov	r1, r5
 8009410:	f7f7 f8be 	bl	8000590 <__aeabi_dmul>
 8009414:	4602      	mov	r2, r0
 8009416:	460b      	mov	r3, r1
 8009418:	4640      	mov	r0, r8
 800941a:	4649      	mov	r1, r9
 800941c:	f7f7 f8b8 	bl	8000590 <__aeabi_dmul>
 8009420:	a33b      	add	r3, pc, #236	@ (adr r3, 8009510 <__ieee754_pow+0x408>)
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	f7f7 f8b3 	bl	8000590 <__aeabi_dmul>
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4650      	mov	r0, sl
 8009430:	4659      	mov	r1, fp
 8009432:	f7f6 fef5 	bl	8000220 <__aeabi_dsub>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	4680      	mov	r8, r0
 800943c:	4689      	mov	r9, r1
 800943e:	4630      	mov	r0, r6
 8009440:	4639      	mov	r1, r7
 8009442:	f7f6 feef 	bl	8000224 <__adddf3>
 8009446:	2400      	movs	r4, #0
 8009448:	4632      	mov	r2, r6
 800944a:	463b      	mov	r3, r7
 800944c:	4620      	mov	r0, r4
 800944e:	460d      	mov	r5, r1
 8009450:	f7f6 fee6 	bl	8000220 <__aeabi_dsub>
 8009454:	4602      	mov	r2, r0
 8009456:	460b      	mov	r3, r1
 8009458:	4640      	mov	r0, r8
 800945a:	4649      	mov	r1, r9
 800945c:	f7f6 fee0 	bl	8000220 <__aeabi_dsub>
 8009460:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009464:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009468:	2300      	movs	r3, #0
 800946a:	9304      	str	r3, [sp, #16]
 800946c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009470:	4606      	mov	r6, r0
 8009472:	460f      	mov	r7, r1
 8009474:	4652      	mov	r2, sl
 8009476:	465b      	mov	r3, fp
 8009478:	e9dd 0100 	ldrd	r0, r1, [sp]
 800947c:	f7f6 fed0 	bl	8000220 <__aeabi_dsub>
 8009480:	4622      	mov	r2, r4
 8009482:	462b      	mov	r3, r5
 8009484:	f7f7 f884 	bl	8000590 <__aeabi_dmul>
 8009488:	e9dd 2300 	ldrd	r2, r3, [sp]
 800948c:	4680      	mov	r8, r0
 800948e:	4689      	mov	r9, r1
 8009490:	4630      	mov	r0, r6
 8009492:	4639      	mov	r1, r7
 8009494:	f7f7 f87c 	bl	8000590 <__aeabi_dmul>
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	4640      	mov	r0, r8
 800949e:	4649      	mov	r1, r9
 80094a0:	f7f6 fec0 	bl	8000224 <__adddf3>
 80094a4:	4652      	mov	r2, sl
 80094a6:	465b      	mov	r3, fp
 80094a8:	4606      	mov	r6, r0
 80094aa:	460f      	mov	r7, r1
 80094ac:	4620      	mov	r0, r4
 80094ae:	4629      	mov	r1, r5
 80094b0:	f7f7 f86e 	bl	8000590 <__aeabi_dmul>
 80094b4:	460b      	mov	r3, r1
 80094b6:	4602      	mov	r2, r0
 80094b8:	4680      	mov	r8, r0
 80094ba:	4689      	mov	r9, r1
 80094bc:	4630      	mov	r0, r6
 80094be:	4639      	mov	r1, r7
 80094c0:	f7f6 feb0 	bl	8000224 <__adddf3>
 80094c4:	4b17      	ldr	r3, [pc, #92]	@ (8009524 <__ieee754_pow+0x41c>)
 80094c6:	4299      	cmp	r1, r3
 80094c8:	4604      	mov	r4, r0
 80094ca:	460d      	mov	r5, r1
 80094cc:	468a      	mov	sl, r1
 80094ce:	468b      	mov	fp, r1
 80094d0:	f340 82ef 	ble.w	8009ab2 <__ieee754_pow+0x9aa>
 80094d4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80094d8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80094dc:	4303      	orrs	r3, r0
 80094de:	f000 81e8 	beq.w	80098b2 <__ieee754_pow+0x7aa>
 80094e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094e6:	2200      	movs	r2, #0
 80094e8:	2300      	movs	r3, #0
 80094ea:	f7f7 fac3 	bl	8000a74 <__aeabi_dcmplt>
 80094ee:	3800      	subs	r0, #0
 80094f0:	bf18      	it	ne
 80094f2:	2001      	movne	r0, #1
 80094f4:	e710      	b.n	8009318 <__ieee754_pow+0x210>
 80094f6:	bf00      	nop
 80094f8:	60000000 	.word	0x60000000
 80094fc:	3ff71547 	.word	0x3ff71547
 8009500:	f85ddf44 	.word	0xf85ddf44
 8009504:	3e54ae0b 	.word	0x3e54ae0b
 8009508:	55555555 	.word	0x55555555
 800950c:	3fd55555 	.word	0x3fd55555
 8009510:	652b82fe 	.word	0x652b82fe
 8009514:	3ff71547 	.word	0x3ff71547
 8009518:	3ff00000 	.word	0x3ff00000
 800951c:	3fd00000 	.word	0x3fd00000
 8009520:	3fe00000 	.word	0x3fe00000
 8009524:	408fffff 	.word	0x408fffff
 8009528:	4bd5      	ldr	r3, [pc, #852]	@ (8009880 <__ieee754_pow+0x778>)
 800952a:	402b      	ands	r3, r5
 800952c:	2200      	movs	r2, #0
 800952e:	b92b      	cbnz	r3, 800953c <__ieee754_pow+0x434>
 8009530:	4bd4      	ldr	r3, [pc, #848]	@ (8009884 <__ieee754_pow+0x77c>)
 8009532:	f7f7 f82d 	bl	8000590 <__aeabi_dmul>
 8009536:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800953a:	468b      	mov	fp, r1
 800953c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009540:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009544:	4413      	add	r3, r2
 8009546:	930a      	str	r3, [sp, #40]	@ 0x28
 8009548:	4bcf      	ldr	r3, [pc, #828]	@ (8009888 <__ieee754_pow+0x780>)
 800954a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800954e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009552:	459b      	cmp	fp, r3
 8009554:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009558:	dd08      	ble.n	800956c <__ieee754_pow+0x464>
 800955a:	4bcc      	ldr	r3, [pc, #816]	@ (800988c <__ieee754_pow+0x784>)
 800955c:	459b      	cmp	fp, r3
 800955e:	f340 81a5 	ble.w	80098ac <__ieee754_pow+0x7a4>
 8009562:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009564:	3301      	adds	r3, #1
 8009566:	930a      	str	r3, [sp, #40]	@ 0x28
 8009568:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800956c:	f04f 0a00 	mov.w	sl, #0
 8009570:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009574:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009576:	4bc6      	ldr	r3, [pc, #792]	@ (8009890 <__ieee754_pow+0x788>)
 8009578:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800957c:	ed93 7b00 	vldr	d7, [r3]
 8009580:	4629      	mov	r1, r5
 8009582:	ec53 2b17 	vmov	r2, r3, d7
 8009586:	ed8d 7b06 	vstr	d7, [sp, #24]
 800958a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800958e:	f7f6 fe47 	bl	8000220 <__aeabi_dsub>
 8009592:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009596:	4606      	mov	r6, r0
 8009598:	460f      	mov	r7, r1
 800959a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800959e:	f7f6 fe41 	bl	8000224 <__adddf3>
 80095a2:	4602      	mov	r2, r0
 80095a4:	460b      	mov	r3, r1
 80095a6:	2000      	movs	r0, #0
 80095a8:	49ba      	ldr	r1, [pc, #744]	@ (8009894 <__ieee754_pow+0x78c>)
 80095aa:	f7f7 f91b 	bl	80007e4 <__aeabi_ddiv>
 80095ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80095b2:	4602      	mov	r2, r0
 80095b4:	460b      	mov	r3, r1
 80095b6:	4630      	mov	r0, r6
 80095b8:	4639      	mov	r1, r7
 80095ba:	f7f6 ffe9 	bl	8000590 <__aeabi_dmul>
 80095be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095c2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80095c6:	106d      	asrs	r5, r5, #1
 80095c8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80095cc:	f04f 0b00 	mov.w	fp, #0
 80095d0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80095d4:	4661      	mov	r1, ip
 80095d6:	2200      	movs	r2, #0
 80095d8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80095dc:	4658      	mov	r0, fp
 80095de:	46e1      	mov	r9, ip
 80095e0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80095e4:	4614      	mov	r4, r2
 80095e6:	461d      	mov	r5, r3
 80095e8:	f7f6 ffd2 	bl	8000590 <__aeabi_dmul>
 80095ec:	4602      	mov	r2, r0
 80095ee:	460b      	mov	r3, r1
 80095f0:	4630      	mov	r0, r6
 80095f2:	4639      	mov	r1, r7
 80095f4:	f7f6 fe14 	bl	8000220 <__aeabi_dsub>
 80095f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095fc:	4606      	mov	r6, r0
 80095fe:	460f      	mov	r7, r1
 8009600:	4620      	mov	r0, r4
 8009602:	4629      	mov	r1, r5
 8009604:	f7f6 fe0c 	bl	8000220 <__aeabi_dsub>
 8009608:	4602      	mov	r2, r0
 800960a:	460b      	mov	r3, r1
 800960c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009610:	f7f6 fe06 	bl	8000220 <__aeabi_dsub>
 8009614:	465a      	mov	r2, fp
 8009616:	464b      	mov	r3, r9
 8009618:	f7f6 ffba 	bl	8000590 <__aeabi_dmul>
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	4630      	mov	r0, r6
 8009622:	4639      	mov	r1, r7
 8009624:	f7f6 fdfc 	bl	8000220 <__aeabi_dsub>
 8009628:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800962c:	f7f6 ffb0 	bl	8000590 <__aeabi_dmul>
 8009630:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009634:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009638:	4610      	mov	r0, r2
 800963a:	4619      	mov	r1, r3
 800963c:	f7f6 ffa8 	bl	8000590 <__aeabi_dmul>
 8009640:	a37d      	add	r3, pc, #500	@ (adr r3, 8009838 <__ieee754_pow+0x730>)
 8009642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009646:	4604      	mov	r4, r0
 8009648:	460d      	mov	r5, r1
 800964a:	f7f6 ffa1 	bl	8000590 <__aeabi_dmul>
 800964e:	a37c      	add	r3, pc, #496	@ (adr r3, 8009840 <__ieee754_pow+0x738>)
 8009650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009654:	f7f6 fde6 	bl	8000224 <__adddf3>
 8009658:	4622      	mov	r2, r4
 800965a:	462b      	mov	r3, r5
 800965c:	f7f6 ff98 	bl	8000590 <__aeabi_dmul>
 8009660:	a379      	add	r3, pc, #484	@ (adr r3, 8009848 <__ieee754_pow+0x740>)
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	f7f6 fddd 	bl	8000224 <__adddf3>
 800966a:	4622      	mov	r2, r4
 800966c:	462b      	mov	r3, r5
 800966e:	f7f6 ff8f 	bl	8000590 <__aeabi_dmul>
 8009672:	a377      	add	r3, pc, #476	@ (adr r3, 8009850 <__ieee754_pow+0x748>)
 8009674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009678:	f7f6 fdd4 	bl	8000224 <__adddf3>
 800967c:	4622      	mov	r2, r4
 800967e:	462b      	mov	r3, r5
 8009680:	f7f6 ff86 	bl	8000590 <__aeabi_dmul>
 8009684:	a374      	add	r3, pc, #464	@ (adr r3, 8009858 <__ieee754_pow+0x750>)
 8009686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968a:	f7f6 fdcb 	bl	8000224 <__adddf3>
 800968e:	4622      	mov	r2, r4
 8009690:	462b      	mov	r3, r5
 8009692:	f7f6 ff7d 	bl	8000590 <__aeabi_dmul>
 8009696:	a372      	add	r3, pc, #456	@ (adr r3, 8009860 <__ieee754_pow+0x758>)
 8009698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969c:	f7f6 fdc2 	bl	8000224 <__adddf3>
 80096a0:	4622      	mov	r2, r4
 80096a2:	4606      	mov	r6, r0
 80096a4:	460f      	mov	r7, r1
 80096a6:	462b      	mov	r3, r5
 80096a8:	4620      	mov	r0, r4
 80096aa:	4629      	mov	r1, r5
 80096ac:	f7f6 ff70 	bl	8000590 <__aeabi_dmul>
 80096b0:	4602      	mov	r2, r0
 80096b2:	460b      	mov	r3, r1
 80096b4:	4630      	mov	r0, r6
 80096b6:	4639      	mov	r1, r7
 80096b8:	f7f6 ff6a 	bl	8000590 <__aeabi_dmul>
 80096bc:	465a      	mov	r2, fp
 80096be:	4604      	mov	r4, r0
 80096c0:	460d      	mov	r5, r1
 80096c2:	464b      	mov	r3, r9
 80096c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096c8:	f7f6 fdac 	bl	8000224 <__adddf3>
 80096cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096d0:	f7f6 ff5e 	bl	8000590 <__aeabi_dmul>
 80096d4:	4622      	mov	r2, r4
 80096d6:	462b      	mov	r3, r5
 80096d8:	f7f6 fda4 	bl	8000224 <__adddf3>
 80096dc:	465a      	mov	r2, fp
 80096de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80096e2:	464b      	mov	r3, r9
 80096e4:	4658      	mov	r0, fp
 80096e6:	4649      	mov	r1, r9
 80096e8:	f7f6 ff52 	bl	8000590 <__aeabi_dmul>
 80096ec:	4b6a      	ldr	r3, [pc, #424]	@ (8009898 <__ieee754_pow+0x790>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	4606      	mov	r6, r0
 80096f2:	460f      	mov	r7, r1
 80096f4:	f7f6 fd96 	bl	8000224 <__adddf3>
 80096f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80096fc:	f7f6 fd92 	bl	8000224 <__adddf3>
 8009700:	46d8      	mov	r8, fp
 8009702:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009706:	460d      	mov	r5, r1
 8009708:	465a      	mov	r2, fp
 800970a:	460b      	mov	r3, r1
 800970c:	4640      	mov	r0, r8
 800970e:	4649      	mov	r1, r9
 8009710:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009714:	f7f6 ff3c 	bl	8000590 <__aeabi_dmul>
 8009718:	465c      	mov	r4, fp
 800971a:	4680      	mov	r8, r0
 800971c:	4689      	mov	r9, r1
 800971e:	4b5e      	ldr	r3, [pc, #376]	@ (8009898 <__ieee754_pow+0x790>)
 8009720:	2200      	movs	r2, #0
 8009722:	4620      	mov	r0, r4
 8009724:	4629      	mov	r1, r5
 8009726:	f7f6 fd7b 	bl	8000220 <__aeabi_dsub>
 800972a:	4632      	mov	r2, r6
 800972c:	463b      	mov	r3, r7
 800972e:	f7f6 fd77 	bl	8000220 <__aeabi_dsub>
 8009732:	4602      	mov	r2, r0
 8009734:	460b      	mov	r3, r1
 8009736:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800973a:	f7f6 fd71 	bl	8000220 <__aeabi_dsub>
 800973e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009742:	f7f6 ff25 	bl	8000590 <__aeabi_dmul>
 8009746:	4622      	mov	r2, r4
 8009748:	4606      	mov	r6, r0
 800974a:	460f      	mov	r7, r1
 800974c:	462b      	mov	r3, r5
 800974e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009752:	f7f6 ff1d 	bl	8000590 <__aeabi_dmul>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4630      	mov	r0, r6
 800975c:	4639      	mov	r1, r7
 800975e:	f7f6 fd61 	bl	8000224 <__adddf3>
 8009762:	4606      	mov	r6, r0
 8009764:	460f      	mov	r7, r1
 8009766:	4602      	mov	r2, r0
 8009768:	460b      	mov	r3, r1
 800976a:	4640      	mov	r0, r8
 800976c:	4649      	mov	r1, r9
 800976e:	f7f6 fd59 	bl	8000224 <__adddf3>
 8009772:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8009776:	a33c      	add	r3, pc, #240	@ (adr r3, 8009868 <__ieee754_pow+0x760>)
 8009778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800977c:	4658      	mov	r0, fp
 800977e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009782:	460d      	mov	r5, r1
 8009784:	f7f6 ff04 	bl	8000590 <__aeabi_dmul>
 8009788:	465c      	mov	r4, fp
 800978a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800978e:	4642      	mov	r2, r8
 8009790:	464b      	mov	r3, r9
 8009792:	4620      	mov	r0, r4
 8009794:	4629      	mov	r1, r5
 8009796:	f7f6 fd43 	bl	8000220 <__aeabi_dsub>
 800979a:	4602      	mov	r2, r0
 800979c:	460b      	mov	r3, r1
 800979e:	4630      	mov	r0, r6
 80097a0:	4639      	mov	r1, r7
 80097a2:	f7f6 fd3d 	bl	8000220 <__aeabi_dsub>
 80097a6:	a332      	add	r3, pc, #200	@ (adr r3, 8009870 <__ieee754_pow+0x768>)
 80097a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ac:	f7f6 fef0 	bl	8000590 <__aeabi_dmul>
 80097b0:	a331      	add	r3, pc, #196	@ (adr r3, 8009878 <__ieee754_pow+0x770>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	4606      	mov	r6, r0
 80097b8:	460f      	mov	r7, r1
 80097ba:	4620      	mov	r0, r4
 80097bc:	4629      	mov	r1, r5
 80097be:	f7f6 fee7 	bl	8000590 <__aeabi_dmul>
 80097c2:	4602      	mov	r2, r0
 80097c4:	460b      	mov	r3, r1
 80097c6:	4630      	mov	r0, r6
 80097c8:	4639      	mov	r1, r7
 80097ca:	f7f6 fd2b 	bl	8000224 <__adddf3>
 80097ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80097d0:	4b32      	ldr	r3, [pc, #200]	@ (800989c <__ieee754_pow+0x794>)
 80097d2:	4413      	add	r3, r2
 80097d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d8:	f7f6 fd24 	bl	8000224 <__adddf3>
 80097dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097e2:	f7f6 fe6b 	bl	80004bc <__aeabi_i2d>
 80097e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80097e8:	4b2d      	ldr	r3, [pc, #180]	@ (80098a0 <__ieee754_pow+0x798>)
 80097ea:	4413      	add	r3, r2
 80097ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097f0:	4606      	mov	r6, r0
 80097f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097f6:	460f      	mov	r7, r1
 80097f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097fc:	f7f6 fd12 	bl	8000224 <__adddf3>
 8009800:	4642      	mov	r2, r8
 8009802:	464b      	mov	r3, r9
 8009804:	f7f6 fd0e 	bl	8000224 <__adddf3>
 8009808:	4632      	mov	r2, r6
 800980a:	463b      	mov	r3, r7
 800980c:	f7f6 fd0a 	bl	8000224 <__adddf3>
 8009810:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009814:	4632      	mov	r2, r6
 8009816:	463b      	mov	r3, r7
 8009818:	4658      	mov	r0, fp
 800981a:	460d      	mov	r5, r1
 800981c:	f7f6 fd00 	bl	8000220 <__aeabi_dsub>
 8009820:	4642      	mov	r2, r8
 8009822:	464b      	mov	r3, r9
 8009824:	f7f6 fcfc 	bl	8000220 <__aeabi_dsub>
 8009828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800982c:	f7f6 fcf8 	bl	8000220 <__aeabi_dsub>
 8009830:	465c      	mov	r4, fp
 8009832:	4602      	mov	r2, r0
 8009834:	e036      	b.n	80098a4 <__ieee754_pow+0x79c>
 8009836:	bf00      	nop
 8009838:	4a454eef 	.word	0x4a454eef
 800983c:	3fca7e28 	.word	0x3fca7e28
 8009840:	93c9db65 	.word	0x93c9db65
 8009844:	3fcd864a 	.word	0x3fcd864a
 8009848:	a91d4101 	.word	0xa91d4101
 800984c:	3fd17460 	.word	0x3fd17460
 8009850:	518f264d 	.word	0x518f264d
 8009854:	3fd55555 	.word	0x3fd55555
 8009858:	db6fabff 	.word	0xdb6fabff
 800985c:	3fdb6db6 	.word	0x3fdb6db6
 8009860:	33333303 	.word	0x33333303
 8009864:	3fe33333 	.word	0x3fe33333
 8009868:	e0000000 	.word	0xe0000000
 800986c:	3feec709 	.word	0x3feec709
 8009870:	dc3a03fd 	.word	0xdc3a03fd
 8009874:	3feec709 	.word	0x3feec709
 8009878:	145b01f5 	.word	0x145b01f5
 800987c:	be3e2fe0 	.word	0xbe3e2fe0
 8009880:	7ff00000 	.word	0x7ff00000
 8009884:	43400000 	.word	0x43400000
 8009888:	0003988e 	.word	0x0003988e
 800988c:	000bb679 	.word	0x000bb679
 8009890:	0800a478 	.word	0x0800a478
 8009894:	3ff00000 	.word	0x3ff00000
 8009898:	40080000 	.word	0x40080000
 800989c:	0800a458 	.word	0x0800a458
 80098a0:	0800a468 	.word	0x0800a468
 80098a4:	460b      	mov	r3, r1
 80098a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098aa:	e5d7      	b.n	800945c <__ieee754_pow+0x354>
 80098ac:	f04f 0a01 	mov.w	sl, #1
 80098b0:	e65e      	b.n	8009570 <__ieee754_pow+0x468>
 80098b2:	a3b4      	add	r3, pc, #720	@ (adr r3, 8009b84 <__ieee754_pow+0xa7c>)
 80098b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f6 fcb2 	bl	8000224 <__adddf3>
 80098c0:	4642      	mov	r2, r8
 80098c2:	e9cd 0100 	strd	r0, r1, [sp]
 80098c6:	464b      	mov	r3, r9
 80098c8:	4620      	mov	r0, r4
 80098ca:	4629      	mov	r1, r5
 80098cc:	f7f6 fca8 	bl	8000220 <__aeabi_dsub>
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098d8:	f7f7 f8ea 	bl	8000ab0 <__aeabi_dcmpgt>
 80098dc:	2800      	cmp	r0, #0
 80098de:	f47f ae00 	bne.w	80094e2 <__ieee754_pow+0x3da>
 80098e2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80098e6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80098ea:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80098ee:	fa43 fa0a 	asr.w	sl, r3, sl
 80098f2:	44da      	add	sl, fp
 80098f4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80098f8:	489d      	ldr	r0, [pc, #628]	@ (8009b70 <__ieee754_pow+0xa68>)
 80098fa:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80098fe:	4108      	asrs	r0, r1
 8009900:	ea00 030a 	and.w	r3, r0, sl
 8009904:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009908:	f1c1 0114 	rsb	r1, r1, #20
 800990c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009910:	fa4a fa01 	asr.w	sl, sl, r1
 8009914:	f1bb 0f00 	cmp.w	fp, #0
 8009918:	4640      	mov	r0, r8
 800991a:	4649      	mov	r1, r9
 800991c:	f04f 0200 	mov.w	r2, #0
 8009920:	bfb8      	it	lt
 8009922:	f1ca 0a00 	rsblt	sl, sl, #0
 8009926:	f7f6 fc7b 	bl	8000220 <__aeabi_dsub>
 800992a:	4680      	mov	r8, r0
 800992c:	4689      	mov	r9, r1
 800992e:	4632      	mov	r2, r6
 8009930:	463b      	mov	r3, r7
 8009932:	4640      	mov	r0, r8
 8009934:	4649      	mov	r1, r9
 8009936:	f7f6 fc75 	bl	8000224 <__adddf3>
 800993a:	2400      	movs	r4, #0
 800993c:	a37c      	add	r3, pc, #496	@ (adr r3, 8009b30 <__ieee754_pow+0xa28>)
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	4620      	mov	r0, r4
 8009944:	460d      	mov	r5, r1
 8009946:	f7f6 fe23 	bl	8000590 <__aeabi_dmul>
 800994a:	4642      	mov	r2, r8
 800994c:	e9cd 0100 	strd	r0, r1, [sp]
 8009950:	464b      	mov	r3, r9
 8009952:	4620      	mov	r0, r4
 8009954:	4629      	mov	r1, r5
 8009956:	f7f6 fc63 	bl	8000220 <__aeabi_dsub>
 800995a:	4602      	mov	r2, r0
 800995c:	460b      	mov	r3, r1
 800995e:	4630      	mov	r0, r6
 8009960:	4639      	mov	r1, r7
 8009962:	f7f6 fc5d 	bl	8000220 <__aeabi_dsub>
 8009966:	a374      	add	r3, pc, #464	@ (adr r3, 8009b38 <__ieee754_pow+0xa30>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f7f6 fe10 	bl	8000590 <__aeabi_dmul>
 8009970:	a373      	add	r3, pc, #460	@ (adr r3, 8009b40 <__ieee754_pow+0xa38>)
 8009972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009976:	4680      	mov	r8, r0
 8009978:	4689      	mov	r9, r1
 800997a:	4620      	mov	r0, r4
 800997c:	4629      	mov	r1, r5
 800997e:	f7f6 fe07 	bl	8000590 <__aeabi_dmul>
 8009982:	4602      	mov	r2, r0
 8009984:	460b      	mov	r3, r1
 8009986:	4640      	mov	r0, r8
 8009988:	4649      	mov	r1, r9
 800998a:	f7f6 fc4b 	bl	8000224 <__adddf3>
 800998e:	4604      	mov	r4, r0
 8009990:	460d      	mov	r5, r1
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	e9dd 0100 	ldrd	r0, r1, [sp]
 800999a:	f7f6 fc43 	bl	8000224 <__adddf3>
 800999e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a2:	4680      	mov	r8, r0
 80099a4:	4689      	mov	r9, r1
 80099a6:	f7f6 fc3b 	bl	8000220 <__aeabi_dsub>
 80099aa:	4602      	mov	r2, r0
 80099ac:	460b      	mov	r3, r1
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f6 fc35 	bl	8000220 <__aeabi_dsub>
 80099b6:	4642      	mov	r2, r8
 80099b8:	4606      	mov	r6, r0
 80099ba:	460f      	mov	r7, r1
 80099bc:	464b      	mov	r3, r9
 80099be:	4640      	mov	r0, r8
 80099c0:	4649      	mov	r1, r9
 80099c2:	f7f6 fde5 	bl	8000590 <__aeabi_dmul>
 80099c6:	a360      	add	r3, pc, #384	@ (adr r3, 8009b48 <__ieee754_pow+0xa40>)
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	4604      	mov	r4, r0
 80099ce:	460d      	mov	r5, r1
 80099d0:	f7f6 fdde 	bl	8000590 <__aeabi_dmul>
 80099d4:	a35e      	add	r3, pc, #376	@ (adr r3, 8009b50 <__ieee754_pow+0xa48>)
 80099d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099da:	f7f6 fc21 	bl	8000220 <__aeabi_dsub>
 80099de:	4622      	mov	r2, r4
 80099e0:	462b      	mov	r3, r5
 80099e2:	f7f6 fdd5 	bl	8000590 <__aeabi_dmul>
 80099e6:	a35c      	add	r3, pc, #368	@ (adr r3, 8009b58 <__ieee754_pow+0xa50>)
 80099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ec:	f7f6 fc1a 	bl	8000224 <__adddf3>
 80099f0:	4622      	mov	r2, r4
 80099f2:	462b      	mov	r3, r5
 80099f4:	f7f6 fdcc 	bl	8000590 <__aeabi_dmul>
 80099f8:	a359      	add	r3, pc, #356	@ (adr r3, 8009b60 <__ieee754_pow+0xa58>)
 80099fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fe:	f7f6 fc0f 	bl	8000220 <__aeabi_dsub>
 8009a02:	4622      	mov	r2, r4
 8009a04:	462b      	mov	r3, r5
 8009a06:	f7f6 fdc3 	bl	8000590 <__aeabi_dmul>
 8009a0a:	a357      	add	r3, pc, #348	@ (adr r3, 8009b68 <__ieee754_pow+0xa60>)
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f7f6 fc08 	bl	8000224 <__adddf3>
 8009a14:	4622      	mov	r2, r4
 8009a16:	462b      	mov	r3, r5
 8009a18:	f7f6 fdba 	bl	8000590 <__aeabi_dmul>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	460b      	mov	r3, r1
 8009a20:	4640      	mov	r0, r8
 8009a22:	4649      	mov	r1, r9
 8009a24:	f7f6 fbfc 	bl	8000220 <__aeabi_dsub>
 8009a28:	4604      	mov	r4, r0
 8009a2a:	460d      	mov	r5, r1
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4640      	mov	r0, r8
 8009a32:	4649      	mov	r1, r9
 8009a34:	f7f6 fdac 	bl	8000590 <__aeabi_dmul>
 8009a38:	2200      	movs	r2, #0
 8009a3a:	e9cd 0100 	strd	r0, r1, [sp]
 8009a3e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009a42:	4620      	mov	r0, r4
 8009a44:	4629      	mov	r1, r5
 8009a46:	f7f6 fbeb 	bl	8000220 <__aeabi_dsub>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a52:	f7f6 fec7 	bl	80007e4 <__aeabi_ddiv>
 8009a56:	4632      	mov	r2, r6
 8009a58:	4604      	mov	r4, r0
 8009a5a:	460d      	mov	r5, r1
 8009a5c:	463b      	mov	r3, r7
 8009a5e:	4640      	mov	r0, r8
 8009a60:	4649      	mov	r1, r9
 8009a62:	f7f6 fd95 	bl	8000590 <__aeabi_dmul>
 8009a66:	4632      	mov	r2, r6
 8009a68:	463b      	mov	r3, r7
 8009a6a:	f7f6 fbdb 	bl	8000224 <__adddf3>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	4620      	mov	r0, r4
 8009a74:	4629      	mov	r1, r5
 8009a76:	f7f6 fbd3 	bl	8000220 <__aeabi_dsub>
 8009a7a:	4642      	mov	r2, r8
 8009a7c:	464b      	mov	r3, r9
 8009a7e:	f7f6 fbcf 	bl	8000220 <__aeabi_dsub>
 8009a82:	460b      	mov	r3, r1
 8009a84:	4602      	mov	r2, r0
 8009a86:	493b      	ldr	r1, [pc, #236]	@ (8009b74 <__ieee754_pow+0xa6c>)
 8009a88:	2000      	movs	r0, #0
 8009a8a:	f7f6 fbc9 	bl	8000220 <__aeabi_dsub>
 8009a8e:	ec41 0b10 	vmov	d0, r0, r1
 8009a92:	ee10 3a90 	vmov	r3, s1
 8009a96:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a9e:	da30      	bge.n	8009b02 <__ieee754_pow+0x9fa>
 8009aa0:	4650      	mov	r0, sl
 8009aa2:	f000 fa7d 	bl	8009fa0 <scalbn>
 8009aa6:	ec51 0b10 	vmov	r0, r1, d0
 8009aaa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009aae:	f7ff bbd2 	b.w	8009256 <__ieee754_pow+0x14e>
 8009ab2:	4c31      	ldr	r4, [pc, #196]	@ (8009b78 <__ieee754_pow+0xa70>)
 8009ab4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	d91a      	bls.n	8009af2 <__ieee754_pow+0x9ea>
 8009abc:	4b2f      	ldr	r3, [pc, #188]	@ (8009b7c <__ieee754_pow+0xa74>)
 8009abe:	440b      	add	r3, r1
 8009ac0:	4303      	orrs	r3, r0
 8009ac2:	d009      	beq.n	8009ad8 <__ieee754_pow+0x9d0>
 8009ac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	2300      	movs	r3, #0
 8009acc:	f7f6 ffd2 	bl	8000a74 <__aeabi_dcmplt>
 8009ad0:	3800      	subs	r0, #0
 8009ad2:	bf18      	it	ne
 8009ad4:	2001      	movne	r0, #1
 8009ad6:	e42b      	b.n	8009330 <__ieee754_pow+0x228>
 8009ad8:	4642      	mov	r2, r8
 8009ada:	464b      	mov	r3, r9
 8009adc:	f7f6 fba0 	bl	8000220 <__aeabi_dsub>
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	463b      	mov	r3, r7
 8009ae4:	f7f6 ffda 	bl	8000a9c <__aeabi_dcmpge>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	d1eb      	bne.n	8009ac4 <__ieee754_pow+0x9bc>
 8009aec:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009b8c <__ieee754_pow+0xa84>
 8009af0:	e6f7      	b.n	80098e2 <__ieee754_pow+0x7da>
 8009af2:	469a      	mov	sl, r3
 8009af4:	4b22      	ldr	r3, [pc, #136]	@ (8009b80 <__ieee754_pow+0xa78>)
 8009af6:	459a      	cmp	sl, r3
 8009af8:	f63f aef3 	bhi.w	80098e2 <__ieee754_pow+0x7da>
 8009afc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009b00:	e715      	b.n	800992e <__ieee754_pow+0x826>
 8009b02:	ec51 0b10 	vmov	r0, r1, d0
 8009b06:	4619      	mov	r1, r3
 8009b08:	e7cf      	b.n	8009aaa <__ieee754_pow+0x9a2>
 8009b0a:	491a      	ldr	r1, [pc, #104]	@ (8009b74 <__ieee754_pow+0xa6c>)
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	f7ff bb18 	b.w	8009142 <__ieee754_pow+0x3a>
 8009b12:	2000      	movs	r0, #0
 8009b14:	2100      	movs	r1, #0
 8009b16:	f7ff bb14 	b.w	8009142 <__ieee754_pow+0x3a>
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	4639      	mov	r1, r7
 8009b1e:	f7ff bb10 	b.w	8009142 <__ieee754_pow+0x3a>
 8009b22:	460c      	mov	r4, r1
 8009b24:	f7ff bb5e 	b.w	80091e4 <__ieee754_pow+0xdc>
 8009b28:	2400      	movs	r4, #0
 8009b2a:	f7ff bb49 	b.w	80091c0 <__ieee754_pow+0xb8>
 8009b2e:	bf00      	nop
 8009b30:	00000000 	.word	0x00000000
 8009b34:	3fe62e43 	.word	0x3fe62e43
 8009b38:	fefa39ef 	.word	0xfefa39ef
 8009b3c:	3fe62e42 	.word	0x3fe62e42
 8009b40:	0ca86c39 	.word	0x0ca86c39
 8009b44:	be205c61 	.word	0xbe205c61
 8009b48:	72bea4d0 	.word	0x72bea4d0
 8009b4c:	3e663769 	.word	0x3e663769
 8009b50:	c5d26bf1 	.word	0xc5d26bf1
 8009b54:	3ebbbd41 	.word	0x3ebbbd41
 8009b58:	af25de2c 	.word	0xaf25de2c
 8009b5c:	3f11566a 	.word	0x3f11566a
 8009b60:	16bebd93 	.word	0x16bebd93
 8009b64:	3f66c16c 	.word	0x3f66c16c
 8009b68:	5555553e 	.word	0x5555553e
 8009b6c:	3fc55555 	.word	0x3fc55555
 8009b70:	fff00000 	.word	0xfff00000
 8009b74:	3ff00000 	.word	0x3ff00000
 8009b78:	4090cbff 	.word	0x4090cbff
 8009b7c:	3f6f3400 	.word	0x3f6f3400
 8009b80:	3fe00000 	.word	0x3fe00000
 8009b84:	652b82fe 	.word	0x652b82fe
 8009b88:	3c971547 	.word	0x3c971547
 8009b8c:	4090cc00 	.word	0x4090cc00

08009b90 <fabs>:
 8009b90:	ec51 0b10 	vmov	r0, r1, d0
 8009b94:	4602      	mov	r2, r0
 8009b96:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009b9a:	ec43 2b10 	vmov	d0, r2, r3
 8009b9e:	4770      	bx	lr

08009ba0 <__ieee754_atan2f>:
 8009ba0:	ee10 2a90 	vmov	r2, s1
 8009ba4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8009ba8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009bac:	b510      	push	{r4, lr}
 8009bae:	eef0 7a40 	vmov.f32	s15, s0
 8009bb2:	d806      	bhi.n	8009bc2 <__ieee754_atan2f+0x22>
 8009bb4:	ee10 0a10 	vmov	r0, s0
 8009bb8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009bbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009bc0:	d904      	bls.n	8009bcc <__ieee754_atan2f+0x2c>
 8009bc2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8009bca:	bd10      	pop	{r4, pc}
 8009bcc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009bd0:	d103      	bne.n	8009bda <__ieee754_atan2f+0x3a>
 8009bd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bd6:	f000 b905 	b.w	8009de4 <atanf>
 8009bda:	1794      	asrs	r4, r2, #30
 8009bdc:	f004 0402 	and.w	r4, r4, #2
 8009be0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009be4:	b943      	cbnz	r3, 8009bf8 <__ieee754_atan2f+0x58>
 8009be6:	2c02      	cmp	r4, #2
 8009be8:	d05e      	beq.n	8009ca8 <__ieee754_atan2f+0x108>
 8009bea:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009cbc <__ieee754_atan2f+0x11c>
 8009bee:	2c03      	cmp	r4, #3
 8009bf0:	bf08      	it	eq
 8009bf2:	eef0 7a47 	vmoveq.f32	s15, s14
 8009bf6:	e7e6      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009bf8:	b941      	cbnz	r1, 8009c0c <__ieee754_atan2f+0x6c>
 8009bfa:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009cc0 <__ieee754_atan2f+0x120>
 8009bfe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009cc4 <__ieee754_atan2f+0x124>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	bfb8      	it	lt
 8009c06:	eef0 7a47 	vmovlt.f32	s15, s14
 8009c0a:	e7dc      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009c0c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009c10:	d110      	bne.n	8009c34 <__ieee754_atan2f+0x94>
 8009c12:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009c16:	f104 34ff 	add.w	r4, r4, #4294967295
 8009c1a:	d107      	bne.n	8009c2c <__ieee754_atan2f+0x8c>
 8009c1c:	2c02      	cmp	r4, #2
 8009c1e:	d846      	bhi.n	8009cae <__ieee754_atan2f+0x10e>
 8009c20:	4b29      	ldr	r3, [pc, #164]	@ (8009cc8 <__ieee754_atan2f+0x128>)
 8009c22:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009c26:	edd3 7a00 	vldr	s15, [r3]
 8009c2a:	e7cc      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009c2c:	2c02      	cmp	r4, #2
 8009c2e:	d841      	bhi.n	8009cb4 <__ieee754_atan2f+0x114>
 8009c30:	4b26      	ldr	r3, [pc, #152]	@ (8009ccc <__ieee754_atan2f+0x12c>)
 8009c32:	e7f6      	b.n	8009c22 <__ieee754_atan2f+0x82>
 8009c34:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009c38:	d0df      	beq.n	8009bfa <__ieee754_atan2f+0x5a>
 8009c3a:	1a5b      	subs	r3, r3, r1
 8009c3c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8009c40:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8009c44:	da1a      	bge.n	8009c7c <__ieee754_atan2f+0xdc>
 8009c46:	2a00      	cmp	r2, #0
 8009c48:	da01      	bge.n	8009c4e <__ieee754_atan2f+0xae>
 8009c4a:	313c      	adds	r1, #60	@ 0x3c
 8009c4c:	db19      	blt.n	8009c82 <__ieee754_atan2f+0xe2>
 8009c4e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8009c52:	f000 f99b 	bl	8009f8c <fabsf>
 8009c56:	f000 f8c5 	bl	8009de4 <atanf>
 8009c5a:	eef0 7a40 	vmov.f32	s15, s0
 8009c5e:	2c01      	cmp	r4, #1
 8009c60:	d012      	beq.n	8009c88 <__ieee754_atan2f+0xe8>
 8009c62:	2c02      	cmp	r4, #2
 8009c64:	d017      	beq.n	8009c96 <__ieee754_atan2f+0xf6>
 8009c66:	2c00      	cmp	r4, #0
 8009c68:	d0ad      	beq.n	8009bc6 <__ieee754_atan2f+0x26>
 8009c6a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009cd0 <__ieee754_atan2f+0x130>
 8009c6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009c72:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009cd4 <__ieee754_atan2f+0x134>
 8009c76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c7a:	e7a4      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009c7c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8009cc0 <__ieee754_atan2f+0x120>
 8009c80:	e7ed      	b.n	8009c5e <__ieee754_atan2f+0xbe>
 8009c82:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009cd8 <__ieee754_atan2f+0x138>
 8009c86:	e7ea      	b.n	8009c5e <__ieee754_atan2f+0xbe>
 8009c88:	ee17 3a90 	vmov	r3, s15
 8009c8c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009c90:	ee07 3a90 	vmov	s15, r3
 8009c94:	e797      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009c96:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009cd0 <__ieee754_atan2f+0x130>
 8009c9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009c9e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8009cd4 <__ieee754_atan2f+0x134>
 8009ca2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ca6:	e78e      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009ca8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8009cd4 <__ieee754_atan2f+0x134>
 8009cac:	e78b      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009cae:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8009cdc <__ieee754_atan2f+0x13c>
 8009cb2:	e788      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009cb4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009cd8 <__ieee754_atan2f+0x138>
 8009cb8:	e785      	b.n	8009bc6 <__ieee754_atan2f+0x26>
 8009cba:	bf00      	nop
 8009cbc:	c0490fdb 	.word	0xc0490fdb
 8009cc0:	3fc90fdb 	.word	0x3fc90fdb
 8009cc4:	bfc90fdb 	.word	0xbfc90fdb
 8009cc8:	0800a494 	.word	0x0800a494
 8009ccc:	0800a488 	.word	0x0800a488
 8009cd0:	33bbbd2e 	.word	0x33bbbd2e
 8009cd4:	40490fdb 	.word	0x40490fdb
 8009cd8:	00000000 	.word	0x00000000
 8009cdc:	3f490fdb 	.word	0x3f490fdb

08009ce0 <__ieee754_fmodf>:
 8009ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ce2:	ee10 5a90 	vmov	r5, s1
 8009ce6:	f025 4000 	bic.w	r0, r5, #2147483648	@ 0x80000000
 8009cea:	1e43      	subs	r3, r0, #1
 8009cec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009cf0:	d206      	bcs.n	8009d00 <__ieee754_fmodf+0x20>
 8009cf2:	ee10 3a10 	vmov	r3, s0
 8009cf6:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 8009cfa:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009cfe:	d304      	bcc.n	8009d0a <__ieee754_fmodf+0x2a>
 8009d00:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009d04:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8009d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d0a:	4286      	cmp	r6, r0
 8009d0c:	dbfc      	blt.n	8009d08 <__ieee754_fmodf+0x28>
 8009d0e:	f003 4400 	and.w	r4, r3, #2147483648	@ 0x80000000
 8009d12:	d105      	bne.n	8009d20 <__ieee754_fmodf+0x40>
 8009d14:	4b32      	ldr	r3, [pc, #200]	@ (8009de0 <__ieee754_fmodf+0x100>)
 8009d16:	eb03 7354 	add.w	r3, r3, r4, lsr #29
 8009d1a:	ed93 0a00 	vldr	s0, [r3]
 8009d1e:	e7f3      	b.n	8009d08 <__ieee754_fmodf+0x28>
 8009d20:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8009d24:	d140      	bne.n	8009da8 <__ieee754_fmodf+0xc8>
 8009d26:	0232      	lsls	r2, r6, #8
 8009d28:	f06f 017d 	mvn.w	r1, #125	@ 0x7d
 8009d2c:	2a00      	cmp	r2, #0
 8009d2e:	dc38      	bgt.n	8009da2 <__ieee754_fmodf+0xc2>
 8009d30:	f015 4fff 	tst.w	r5, #2139095040	@ 0x7f800000
 8009d34:	d13e      	bne.n	8009db4 <__ieee754_fmodf+0xd4>
 8009d36:	0207      	lsls	r7, r0, #8
 8009d38:	f06f 027d 	mvn.w	r2, #125	@ 0x7d
 8009d3c:	2f00      	cmp	r7, #0
 8009d3e:	da36      	bge.n	8009dae <__ieee754_fmodf+0xce>
 8009d40:	f111 0f7e 	cmn.w	r1, #126	@ 0x7e
 8009d44:	bfb9      	ittee	lt
 8009d46:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 8009d4a:	1a5b      	sublt	r3, r3, r1
 8009d4c:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 8009d50:	f443 0300 	orrge.w	r3, r3, #8388608	@ 0x800000
 8009d54:	bfb8      	it	lt
 8009d56:	fa06 f303 	lsllt.w	r3, r6, r3
 8009d5a:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8009d5e:	bfb5      	itete	lt
 8009d60:	f06f 057d 	mvnlt.w	r5, #125	@ 0x7d
 8009d64:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 8009d68:	1aad      	sublt	r5, r5, r2
 8009d6a:	f445 0000 	orrge.w	r0, r5, #8388608	@ 0x800000
 8009d6e:	bfb8      	it	lt
 8009d70:	40a8      	lsllt	r0, r5
 8009d72:	1a89      	subs	r1, r1, r2
 8009d74:	1a1d      	subs	r5, r3, r0
 8009d76:	bb01      	cbnz	r1, 8009dba <__ieee754_fmodf+0xda>
 8009d78:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 8009d7c:	bf38      	it	cc
 8009d7e:	462b      	movcc	r3, r5
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d0c7      	beq.n	8009d14 <__ieee754_fmodf+0x34>
 8009d84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009d88:	db1f      	blt.n	8009dca <__ieee754_fmodf+0xea>
 8009d8a:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8009d8e:	db1f      	blt.n	8009dd0 <__ieee754_fmodf+0xf0>
 8009d90:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8009d94:	327f      	adds	r2, #127	@ 0x7f
 8009d96:	4323      	orrs	r3, r4
 8009d98:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009d9c:	ee00 3a10 	vmov	s0, r3
 8009da0:	e7b2      	b.n	8009d08 <__ieee754_fmodf+0x28>
 8009da2:	3901      	subs	r1, #1
 8009da4:	0052      	lsls	r2, r2, #1
 8009da6:	e7c1      	b.n	8009d2c <__ieee754_fmodf+0x4c>
 8009da8:	15f1      	asrs	r1, r6, #23
 8009daa:	397f      	subs	r1, #127	@ 0x7f
 8009dac:	e7c0      	b.n	8009d30 <__ieee754_fmodf+0x50>
 8009dae:	3a01      	subs	r2, #1
 8009db0:	007f      	lsls	r7, r7, #1
 8009db2:	e7c3      	b.n	8009d3c <__ieee754_fmodf+0x5c>
 8009db4:	15c2      	asrs	r2, r0, #23
 8009db6:	3a7f      	subs	r2, #127	@ 0x7f
 8009db8:	e7c2      	b.n	8009d40 <__ieee754_fmodf+0x60>
 8009dba:	2d00      	cmp	r5, #0
 8009dbc:	da02      	bge.n	8009dc4 <__ieee754_fmodf+0xe4>
 8009dbe:	005b      	lsls	r3, r3, #1
 8009dc0:	3901      	subs	r1, #1
 8009dc2:	e7d7      	b.n	8009d74 <__ieee754_fmodf+0x94>
 8009dc4:	d0a6      	beq.n	8009d14 <__ieee754_fmodf+0x34>
 8009dc6:	006b      	lsls	r3, r5, #1
 8009dc8:	e7fa      	b.n	8009dc0 <__ieee754_fmodf+0xe0>
 8009dca:	005b      	lsls	r3, r3, #1
 8009dcc:	3a01      	subs	r2, #1
 8009dce:	e7d9      	b.n	8009d84 <__ieee754_fmodf+0xa4>
 8009dd0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8009dd4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8009dd8:	3282      	adds	r2, #130	@ 0x82
 8009dda:	4113      	asrs	r3, r2
 8009ddc:	4323      	orrs	r3, r4
 8009dde:	e7dd      	b.n	8009d9c <__ieee754_fmodf+0xbc>
 8009de0:	0800a4a0 	.word	0x0800a4a0

08009de4 <atanf>:
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	ee10 5a10 	vmov	r5, s0
 8009dea:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009dee:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009df2:	eef0 7a40 	vmov.f32	s15, s0
 8009df6:	d310      	bcc.n	8009e1a <atanf+0x36>
 8009df8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009dfc:	d904      	bls.n	8009e08 <atanf+0x24>
 8009dfe:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009e02:	eeb0 0a67 	vmov.f32	s0, s15
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009f40 <atanf+0x15c>
 8009e0c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009f44 <atanf+0x160>
 8009e10:	2d00      	cmp	r5, #0
 8009e12:	bfc8      	it	gt
 8009e14:	eef0 7a47 	vmovgt.f32	s15, s14
 8009e18:	e7f3      	b.n	8009e02 <atanf+0x1e>
 8009e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8009f48 <atanf+0x164>)
 8009e1c:	429c      	cmp	r4, r3
 8009e1e:	d810      	bhi.n	8009e42 <atanf+0x5e>
 8009e20:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8009e24:	d20a      	bcs.n	8009e3c <atanf+0x58>
 8009e26:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009f4c <atanf+0x168>
 8009e2a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e32:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e3a:	dce2      	bgt.n	8009e02 <atanf+0x1e>
 8009e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e40:	e013      	b.n	8009e6a <atanf+0x86>
 8009e42:	f000 f8a3 	bl	8009f8c <fabsf>
 8009e46:	4b42      	ldr	r3, [pc, #264]	@ (8009f50 <atanf+0x16c>)
 8009e48:	429c      	cmp	r4, r3
 8009e4a:	d84f      	bhi.n	8009eec <atanf+0x108>
 8009e4c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009e50:	429c      	cmp	r4, r3
 8009e52:	d841      	bhi.n	8009ed8 <atanf+0xf4>
 8009e54:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009e58:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009e5c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009e60:	2300      	movs	r3, #0
 8009e62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009e66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009e6a:	1c5a      	adds	r2, r3, #1
 8009e6c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009e70:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009f54 <atanf+0x170>
 8009e74:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8009f58 <atanf+0x174>
 8009e78:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009f5c <atanf+0x178>
 8009e7c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009e80:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009e84:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009f60 <atanf+0x17c>
 8009e88:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009e8c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009f64 <atanf+0x180>
 8009e90:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009e94:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009f68 <atanf+0x184>
 8009e98:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009e9c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009f6c <atanf+0x188>
 8009ea0:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009ea4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009f70 <atanf+0x18c>
 8009ea8:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009eac:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009f74 <atanf+0x190>
 8009eb0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009eb4:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8009f78 <atanf+0x194>
 8009eb8:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009ebc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009f7c <atanf+0x198>
 8009ec0:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009ec4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009ec8:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009ecc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ed0:	d121      	bne.n	8009f16 <atanf+0x132>
 8009ed2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ed6:	e794      	b.n	8009e02 <atanf+0x1e>
 8009ed8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009edc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009ee0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009eea:	e7be      	b.n	8009e6a <atanf+0x86>
 8009eec:	4b24      	ldr	r3, [pc, #144]	@ (8009f80 <atanf+0x19c>)
 8009eee:	429c      	cmp	r4, r3
 8009ef0:	d80b      	bhi.n	8009f0a <atanf+0x126>
 8009ef2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8009ef6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009efa:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009efe:	2302      	movs	r3, #2
 8009f00:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f08:	e7af      	b.n	8009e6a <atanf+0x86>
 8009f0a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009f0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009f12:	2303      	movs	r3, #3
 8009f14:	e7a9      	b.n	8009e6a <atanf+0x86>
 8009f16:	4a1b      	ldr	r2, [pc, #108]	@ (8009f84 <atanf+0x1a0>)
 8009f18:	491b      	ldr	r1, [pc, #108]	@ (8009f88 <atanf+0x1a4>)
 8009f1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009f1e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009f22:	edd3 6a00 	vldr	s13, [r3]
 8009f26:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009f2a:	2d00      	cmp	r5, #0
 8009f2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f30:	edd2 7a00 	vldr	s15, [r2]
 8009f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009f38:	bfb8      	it	lt
 8009f3a:	eef1 7a67 	vneglt.f32	s15, s15
 8009f3e:	e760      	b.n	8009e02 <atanf+0x1e>
 8009f40:	bfc90fdb 	.word	0xbfc90fdb
 8009f44:	3fc90fdb 	.word	0x3fc90fdb
 8009f48:	3edfffff 	.word	0x3edfffff
 8009f4c:	7149f2ca 	.word	0x7149f2ca
 8009f50:	3f97ffff 	.word	0x3f97ffff
 8009f54:	3c8569d7 	.word	0x3c8569d7
 8009f58:	3d4bda59 	.word	0x3d4bda59
 8009f5c:	bd6ef16b 	.word	0xbd6ef16b
 8009f60:	3d886b35 	.word	0x3d886b35
 8009f64:	3dba2e6e 	.word	0x3dba2e6e
 8009f68:	3e124925 	.word	0x3e124925
 8009f6c:	3eaaaaab 	.word	0x3eaaaaab
 8009f70:	bd15a221 	.word	0xbd15a221
 8009f74:	bd9d8795 	.word	0xbd9d8795
 8009f78:	bde38e38 	.word	0xbde38e38
 8009f7c:	be4ccccd 	.word	0xbe4ccccd
 8009f80:	401bffff 	.word	0x401bffff
 8009f84:	0800a4b8 	.word	0x0800a4b8
 8009f88:	0800a4a8 	.word	0x0800a4a8

08009f8c <fabsf>:
 8009f8c:	ee10 3a10 	vmov	r3, s0
 8009f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f94:	ee00 3a10 	vmov	s0, r3
 8009f98:	4770      	bx	lr
 8009f9a:	0000      	movs	r0, r0
 8009f9c:	0000      	movs	r0, r0
	...

08009fa0 <scalbn>:
 8009fa0:	b570      	push	{r4, r5, r6, lr}
 8009fa2:	ec55 4b10 	vmov	r4, r5, d0
 8009fa6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009faa:	4606      	mov	r6, r0
 8009fac:	462b      	mov	r3, r5
 8009fae:	b991      	cbnz	r1, 8009fd6 <scalbn+0x36>
 8009fb0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009fb4:	4323      	orrs	r3, r4
 8009fb6:	d03d      	beq.n	800a034 <scalbn+0x94>
 8009fb8:	4b35      	ldr	r3, [pc, #212]	@ (800a090 <scalbn+0xf0>)
 8009fba:	4620      	mov	r0, r4
 8009fbc:	4629      	mov	r1, r5
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f7f6 fae6 	bl	8000590 <__aeabi_dmul>
 8009fc4:	4b33      	ldr	r3, [pc, #204]	@ (800a094 <scalbn+0xf4>)
 8009fc6:	429e      	cmp	r6, r3
 8009fc8:	4604      	mov	r4, r0
 8009fca:	460d      	mov	r5, r1
 8009fcc:	da0f      	bge.n	8009fee <scalbn+0x4e>
 8009fce:	a328      	add	r3, pc, #160	@ (adr r3, 800a070 <scalbn+0xd0>)
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	e01e      	b.n	800a014 <scalbn+0x74>
 8009fd6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009fda:	4291      	cmp	r1, r2
 8009fdc:	d10b      	bne.n	8009ff6 <scalbn+0x56>
 8009fde:	4622      	mov	r2, r4
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	4629      	mov	r1, r5
 8009fe4:	f7f6 f91e 	bl	8000224 <__adddf3>
 8009fe8:	4604      	mov	r4, r0
 8009fea:	460d      	mov	r5, r1
 8009fec:	e022      	b.n	800a034 <scalbn+0x94>
 8009fee:	460b      	mov	r3, r1
 8009ff0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009ff4:	3936      	subs	r1, #54	@ 0x36
 8009ff6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009ffa:	4296      	cmp	r6, r2
 8009ffc:	dd0d      	ble.n	800a01a <scalbn+0x7a>
 8009ffe:	2d00      	cmp	r5, #0
 800a000:	a11d      	add	r1, pc, #116	@ (adr r1, 800a078 <scalbn+0xd8>)
 800a002:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a006:	da02      	bge.n	800a00e <scalbn+0x6e>
 800a008:	a11d      	add	r1, pc, #116	@ (adr r1, 800a080 <scalbn+0xe0>)
 800a00a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a00e:	a31a      	add	r3, pc, #104	@ (adr r3, 800a078 <scalbn+0xd8>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	f7f6 fabc 	bl	8000590 <__aeabi_dmul>
 800a018:	e7e6      	b.n	8009fe8 <scalbn+0x48>
 800a01a:	1872      	adds	r2, r6, r1
 800a01c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a020:	428a      	cmp	r2, r1
 800a022:	dcec      	bgt.n	8009ffe <scalbn+0x5e>
 800a024:	2a00      	cmp	r2, #0
 800a026:	dd08      	ble.n	800a03a <scalbn+0x9a>
 800a028:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a02c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a030:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a034:	ec45 4b10 	vmov	d0, r4, r5
 800a038:	bd70      	pop	{r4, r5, r6, pc}
 800a03a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a03e:	da08      	bge.n	800a052 <scalbn+0xb2>
 800a040:	2d00      	cmp	r5, #0
 800a042:	a10b      	add	r1, pc, #44	@ (adr r1, 800a070 <scalbn+0xd0>)
 800a044:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a048:	dac1      	bge.n	8009fce <scalbn+0x2e>
 800a04a:	a10f      	add	r1, pc, #60	@ (adr r1, 800a088 <scalbn+0xe8>)
 800a04c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a050:	e7bd      	b.n	8009fce <scalbn+0x2e>
 800a052:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a056:	3236      	adds	r2, #54	@ 0x36
 800a058:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a05c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a060:	4620      	mov	r0, r4
 800a062:	4b0d      	ldr	r3, [pc, #52]	@ (800a098 <scalbn+0xf8>)
 800a064:	4629      	mov	r1, r5
 800a066:	2200      	movs	r2, #0
 800a068:	e7d4      	b.n	800a014 <scalbn+0x74>
 800a06a:	bf00      	nop
 800a06c:	f3af 8000 	nop.w
 800a070:	c2f8f359 	.word	0xc2f8f359
 800a074:	01a56e1f 	.word	0x01a56e1f
 800a078:	8800759c 	.word	0x8800759c
 800a07c:	7e37e43c 	.word	0x7e37e43c
 800a080:	8800759c 	.word	0x8800759c
 800a084:	fe37e43c 	.word	0xfe37e43c
 800a088:	c2f8f359 	.word	0xc2f8f359
 800a08c:	81a56e1f 	.word	0x81a56e1f
 800a090:	43500000 	.word	0x43500000
 800a094:	ffff3cb0 	.word	0xffff3cb0
 800a098:	3c900000 	.word	0x3c900000

0800a09c <with_errno>:
 800a09c:	b510      	push	{r4, lr}
 800a09e:	ed2d 8b02 	vpush	{d8}
 800a0a2:	eeb0 8a40 	vmov.f32	s16, s0
 800a0a6:	eef0 8a60 	vmov.f32	s17, s1
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	f000 f92a 	bl	800a304 <__errno>
 800a0b0:	eeb0 0a48 	vmov.f32	s0, s16
 800a0b4:	eef0 0a68 	vmov.f32	s1, s17
 800a0b8:	ecbd 8b02 	vpop	{d8}
 800a0bc:	6004      	str	r4, [r0, #0]
 800a0be:	bd10      	pop	{r4, pc}

0800a0c0 <xflow>:
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	b507      	push	{r0, r1, r2, lr}
 800a0c4:	ec51 0b10 	vmov	r0, r1, d0
 800a0c8:	b183      	cbz	r3, 800a0ec <xflow+0x2c>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a0d0:	e9cd 2300 	strd	r2, r3, [sp]
 800a0d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0d8:	f7f6 fa5a 	bl	8000590 <__aeabi_dmul>
 800a0dc:	ec41 0b10 	vmov	d0, r0, r1
 800a0e0:	2022      	movs	r0, #34	@ 0x22
 800a0e2:	b003      	add	sp, #12
 800a0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0e8:	f7ff bfd8 	b.w	800a09c <with_errno>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	e7ee      	b.n	800a0d0 <xflow+0x10>
 800a0f2:	0000      	movs	r0, r0
 800a0f4:	0000      	movs	r0, r0
	...

0800a0f8 <__math_uflow>:
 800a0f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a100 <__math_uflow+0x8>
 800a0fc:	f7ff bfe0 	b.w	800a0c0 <xflow>
 800a100:	00000000 	.word	0x00000000
 800a104:	10000000 	.word	0x10000000

0800a108 <__math_oflow>:
 800a108:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a110 <__math_oflow+0x8>
 800a10c:	f7ff bfd8 	b.w	800a0c0 <xflow>
 800a110:	00000000 	.word	0x00000000
 800a114:	70000000 	.word	0x70000000

0800a118 <__ieee754_sqrt>:
 800a118:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a11c:	4a68      	ldr	r2, [pc, #416]	@ (800a2c0 <__ieee754_sqrt+0x1a8>)
 800a11e:	ec55 4b10 	vmov	r4, r5, d0
 800a122:	43aa      	bics	r2, r5
 800a124:	462b      	mov	r3, r5
 800a126:	4621      	mov	r1, r4
 800a128:	d110      	bne.n	800a14c <__ieee754_sqrt+0x34>
 800a12a:	4622      	mov	r2, r4
 800a12c:	4620      	mov	r0, r4
 800a12e:	4629      	mov	r1, r5
 800a130:	f7f6 fa2e 	bl	8000590 <__aeabi_dmul>
 800a134:	4602      	mov	r2, r0
 800a136:	460b      	mov	r3, r1
 800a138:	4620      	mov	r0, r4
 800a13a:	4629      	mov	r1, r5
 800a13c:	f7f6 f872 	bl	8000224 <__adddf3>
 800a140:	4604      	mov	r4, r0
 800a142:	460d      	mov	r5, r1
 800a144:	ec45 4b10 	vmov	d0, r4, r5
 800a148:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a14c:	2d00      	cmp	r5, #0
 800a14e:	dc0e      	bgt.n	800a16e <__ieee754_sqrt+0x56>
 800a150:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a154:	4322      	orrs	r2, r4
 800a156:	d0f5      	beq.n	800a144 <__ieee754_sqrt+0x2c>
 800a158:	b19d      	cbz	r5, 800a182 <__ieee754_sqrt+0x6a>
 800a15a:	4622      	mov	r2, r4
 800a15c:	4620      	mov	r0, r4
 800a15e:	4629      	mov	r1, r5
 800a160:	f7f6 f85e 	bl	8000220 <__aeabi_dsub>
 800a164:	4602      	mov	r2, r0
 800a166:	460b      	mov	r3, r1
 800a168:	f7f6 fb3c 	bl	80007e4 <__aeabi_ddiv>
 800a16c:	e7e8      	b.n	800a140 <__ieee754_sqrt+0x28>
 800a16e:	152a      	asrs	r2, r5, #20
 800a170:	d115      	bne.n	800a19e <__ieee754_sqrt+0x86>
 800a172:	2000      	movs	r0, #0
 800a174:	e009      	b.n	800a18a <__ieee754_sqrt+0x72>
 800a176:	0acb      	lsrs	r3, r1, #11
 800a178:	3a15      	subs	r2, #21
 800a17a:	0549      	lsls	r1, r1, #21
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d0fa      	beq.n	800a176 <__ieee754_sqrt+0x5e>
 800a180:	e7f7      	b.n	800a172 <__ieee754_sqrt+0x5a>
 800a182:	462a      	mov	r2, r5
 800a184:	e7fa      	b.n	800a17c <__ieee754_sqrt+0x64>
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	3001      	adds	r0, #1
 800a18a:	02dc      	lsls	r4, r3, #11
 800a18c:	d5fb      	bpl.n	800a186 <__ieee754_sqrt+0x6e>
 800a18e:	1e44      	subs	r4, r0, #1
 800a190:	1b12      	subs	r2, r2, r4
 800a192:	f1c0 0420 	rsb	r4, r0, #32
 800a196:	fa21 f404 	lsr.w	r4, r1, r4
 800a19a:	4323      	orrs	r3, r4
 800a19c:	4081      	lsls	r1, r0
 800a19e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1a2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a1a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1aa:	07d2      	lsls	r2, r2, #31
 800a1ac:	bf5c      	itt	pl
 800a1ae:	005b      	lslpl	r3, r3, #1
 800a1b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a1b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a1b8:	bf58      	it	pl
 800a1ba:	0049      	lslpl	r1, r1, #1
 800a1bc:	2600      	movs	r6, #0
 800a1be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a1c2:	106d      	asrs	r5, r5, #1
 800a1c4:	0049      	lsls	r1, r1, #1
 800a1c6:	2016      	movs	r0, #22
 800a1c8:	4632      	mov	r2, r6
 800a1ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a1ce:	1917      	adds	r7, r2, r4
 800a1d0:	429f      	cmp	r7, r3
 800a1d2:	bfde      	ittt	le
 800a1d4:	193a      	addle	r2, r7, r4
 800a1d6:	1bdb      	suble	r3, r3, r7
 800a1d8:	1936      	addle	r6, r6, r4
 800a1da:	0fcf      	lsrs	r7, r1, #31
 800a1dc:	3801      	subs	r0, #1
 800a1de:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a1e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a1e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a1ea:	d1f0      	bne.n	800a1ce <__ieee754_sqrt+0xb6>
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	2720      	movs	r7, #32
 800a1f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	eb00 0e0c 	add.w	lr, r0, ip
 800a1fa:	db02      	blt.n	800a202 <__ieee754_sqrt+0xea>
 800a1fc:	d113      	bne.n	800a226 <__ieee754_sqrt+0x10e>
 800a1fe:	458e      	cmp	lr, r1
 800a200:	d811      	bhi.n	800a226 <__ieee754_sqrt+0x10e>
 800a202:	f1be 0f00 	cmp.w	lr, #0
 800a206:	eb0e 000c 	add.w	r0, lr, ip
 800a20a:	da42      	bge.n	800a292 <__ieee754_sqrt+0x17a>
 800a20c:	2800      	cmp	r0, #0
 800a20e:	db40      	blt.n	800a292 <__ieee754_sqrt+0x17a>
 800a210:	f102 0801 	add.w	r8, r2, #1
 800a214:	1a9b      	subs	r3, r3, r2
 800a216:	458e      	cmp	lr, r1
 800a218:	bf88      	it	hi
 800a21a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a21e:	eba1 010e 	sub.w	r1, r1, lr
 800a222:	4464      	add	r4, ip
 800a224:	4642      	mov	r2, r8
 800a226:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a22a:	3f01      	subs	r7, #1
 800a22c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a230:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a234:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a238:	d1dc      	bne.n	800a1f4 <__ieee754_sqrt+0xdc>
 800a23a:	4319      	orrs	r1, r3
 800a23c:	d01b      	beq.n	800a276 <__ieee754_sqrt+0x15e>
 800a23e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a2c4 <__ieee754_sqrt+0x1ac>
 800a242:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a2c8 <__ieee754_sqrt+0x1b0>
 800a246:	e9da 0100 	ldrd	r0, r1, [sl]
 800a24a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a24e:	f7f5 ffe7 	bl	8000220 <__aeabi_dsub>
 800a252:	e9da 8900 	ldrd	r8, r9, [sl]
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	4640      	mov	r0, r8
 800a25c:	4649      	mov	r1, r9
 800a25e:	f7f6 fc13 	bl	8000a88 <__aeabi_dcmple>
 800a262:	b140      	cbz	r0, 800a276 <__ieee754_sqrt+0x15e>
 800a264:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a268:	e9da 0100 	ldrd	r0, r1, [sl]
 800a26c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a270:	d111      	bne.n	800a296 <__ieee754_sqrt+0x17e>
 800a272:	3601      	adds	r6, #1
 800a274:	463c      	mov	r4, r7
 800a276:	1072      	asrs	r2, r6, #1
 800a278:	0863      	lsrs	r3, r4, #1
 800a27a:	07f1      	lsls	r1, r6, #31
 800a27c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a280:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a284:	bf48      	it	mi
 800a286:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a28a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a28e:	4618      	mov	r0, r3
 800a290:	e756      	b.n	800a140 <__ieee754_sqrt+0x28>
 800a292:	4690      	mov	r8, r2
 800a294:	e7be      	b.n	800a214 <__ieee754_sqrt+0xfc>
 800a296:	f7f5 ffc5 	bl	8000224 <__adddf3>
 800a29a:	e9da 8900 	ldrd	r8, r9, [sl]
 800a29e:	4602      	mov	r2, r0
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	4640      	mov	r0, r8
 800a2a4:	4649      	mov	r1, r9
 800a2a6:	f7f6 fbe5 	bl	8000a74 <__aeabi_dcmplt>
 800a2aa:	b120      	cbz	r0, 800a2b6 <__ieee754_sqrt+0x19e>
 800a2ac:	1ca0      	adds	r0, r4, #2
 800a2ae:	bf08      	it	eq
 800a2b0:	3601      	addeq	r6, #1
 800a2b2:	3402      	adds	r4, #2
 800a2b4:	e7df      	b.n	800a276 <__ieee754_sqrt+0x15e>
 800a2b6:	1c63      	adds	r3, r4, #1
 800a2b8:	f023 0401 	bic.w	r4, r3, #1
 800a2bc:	e7db      	b.n	800a276 <__ieee754_sqrt+0x15e>
 800a2be:	bf00      	nop
 800a2c0:	7ff00000 	.word	0x7ff00000
 800a2c4:	200000c0 	.word	0x200000c0
 800a2c8:	200000b8 	.word	0x200000b8

0800a2cc <free>:
 800a2cc:	4b02      	ldr	r3, [pc, #8]	@ (800a2d8 <free+0xc>)
 800a2ce:	4601      	mov	r1, r0
 800a2d0:	6818      	ldr	r0, [r3, #0]
 800a2d2:	f000 b843 	b.w	800a35c <_free_r>
 800a2d6:	bf00      	nop
 800a2d8:	200000c8 	.word	0x200000c8

0800a2dc <__malloc_lock>:
 800a2dc:	4801      	ldr	r0, [pc, #4]	@ (800a2e4 <__malloc_lock+0x8>)
 800a2de:	f000 b83b 	b.w	800a358 <__retarget_lock_acquire_recursive>
 800a2e2:	bf00      	nop
 800a2e4:	20000750 	.word	0x20000750

0800a2e8 <__malloc_unlock>:
 800a2e8:	4801      	ldr	r0, [pc, #4]	@ (800a2f0 <__malloc_unlock+0x8>)
 800a2ea:	f000 b836 	b.w	800a35a <__retarget_lock_release_recursive>
 800a2ee:	bf00      	nop
 800a2f0:	20000750 	.word	0x20000750

0800a2f4 <memset>:
 800a2f4:	4402      	add	r2, r0
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d100      	bne.n	800a2fe <memset+0xa>
 800a2fc:	4770      	bx	lr
 800a2fe:	f803 1b01 	strb.w	r1, [r3], #1
 800a302:	e7f9      	b.n	800a2f8 <memset+0x4>

0800a304 <__errno>:
 800a304:	4b01      	ldr	r3, [pc, #4]	@ (800a30c <__errno+0x8>)
 800a306:	6818      	ldr	r0, [r3, #0]
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	200000c8 	.word	0x200000c8

0800a310 <__libc_init_array>:
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	4d0d      	ldr	r5, [pc, #52]	@ (800a348 <__libc_init_array+0x38>)
 800a314:	4c0d      	ldr	r4, [pc, #52]	@ (800a34c <__libc_init_array+0x3c>)
 800a316:	1b64      	subs	r4, r4, r5
 800a318:	10a4      	asrs	r4, r4, #2
 800a31a:	2600      	movs	r6, #0
 800a31c:	42a6      	cmp	r6, r4
 800a31e:	d109      	bne.n	800a334 <__libc_init_array+0x24>
 800a320:	4d0b      	ldr	r5, [pc, #44]	@ (800a350 <__libc_init_array+0x40>)
 800a322:	4c0c      	ldr	r4, [pc, #48]	@ (800a354 <__libc_init_array+0x44>)
 800a324:	f000 f864 	bl	800a3f0 <_init>
 800a328:	1b64      	subs	r4, r4, r5
 800a32a:	10a4      	asrs	r4, r4, #2
 800a32c:	2600      	movs	r6, #0
 800a32e:	42a6      	cmp	r6, r4
 800a330:	d105      	bne.n	800a33e <__libc_init_array+0x2e>
 800a332:	bd70      	pop	{r4, r5, r6, pc}
 800a334:	f855 3b04 	ldr.w	r3, [r5], #4
 800a338:	4798      	blx	r3
 800a33a:	3601      	adds	r6, #1
 800a33c:	e7ee      	b.n	800a31c <__libc_init_array+0xc>
 800a33e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a342:	4798      	blx	r3
 800a344:	3601      	adds	r6, #1
 800a346:	e7f2      	b.n	800a32e <__libc_init_array+0x1e>
 800a348:	0800a4c8 	.word	0x0800a4c8
 800a34c:	0800a4c8 	.word	0x0800a4c8
 800a350:	0800a4c8 	.word	0x0800a4c8
 800a354:	0800a4d4 	.word	0x0800a4d4

0800a358 <__retarget_lock_acquire_recursive>:
 800a358:	4770      	bx	lr

0800a35a <__retarget_lock_release_recursive>:
 800a35a:	4770      	bx	lr

0800a35c <_free_r>:
 800a35c:	b538      	push	{r3, r4, r5, lr}
 800a35e:	4605      	mov	r5, r0
 800a360:	2900      	cmp	r1, #0
 800a362:	d041      	beq.n	800a3e8 <_free_r+0x8c>
 800a364:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a368:	1f0c      	subs	r4, r1, #4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	bfb8      	it	lt
 800a36e:	18e4      	addlt	r4, r4, r3
 800a370:	f7ff ffb4 	bl	800a2dc <__malloc_lock>
 800a374:	4a1d      	ldr	r2, [pc, #116]	@ (800a3ec <_free_r+0x90>)
 800a376:	6813      	ldr	r3, [r2, #0]
 800a378:	b933      	cbnz	r3, 800a388 <_free_r+0x2c>
 800a37a:	6063      	str	r3, [r4, #4]
 800a37c:	6014      	str	r4, [r2, #0]
 800a37e:	4628      	mov	r0, r5
 800a380:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a384:	f7ff bfb0 	b.w	800a2e8 <__malloc_unlock>
 800a388:	42a3      	cmp	r3, r4
 800a38a:	d908      	bls.n	800a39e <_free_r+0x42>
 800a38c:	6820      	ldr	r0, [r4, #0]
 800a38e:	1821      	adds	r1, r4, r0
 800a390:	428b      	cmp	r3, r1
 800a392:	bf01      	itttt	eq
 800a394:	6819      	ldreq	r1, [r3, #0]
 800a396:	685b      	ldreq	r3, [r3, #4]
 800a398:	1809      	addeq	r1, r1, r0
 800a39a:	6021      	streq	r1, [r4, #0]
 800a39c:	e7ed      	b.n	800a37a <_free_r+0x1e>
 800a39e:	461a      	mov	r2, r3
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	b10b      	cbz	r3, 800a3a8 <_free_r+0x4c>
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	d9fa      	bls.n	800a39e <_free_r+0x42>
 800a3a8:	6811      	ldr	r1, [r2, #0]
 800a3aa:	1850      	adds	r0, r2, r1
 800a3ac:	42a0      	cmp	r0, r4
 800a3ae:	d10b      	bne.n	800a3c8 <_free_r+0x6c>
 800a3b0:	6820      	ldr	r0, [r4, #0]
 800a3b2:	4401      	add	r1, r0
 800a3b4:	1850      	adds	r0, r2, r1
 800a3b6:	4283      	cmp	r3, r0
 800a3b8:	6011      	str	r1, [r2, #0]
 800a3ba:	d1e0      	bne.n	800a37e <_free_r+0x22>
 800a3bc:	6818      	ldr	r0, [r3, #0]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	6053      	str	r3, [r2, #4]
 800a3c2:	4408      	add	r0, r1
 800a3c4:	6010      	str	r0, [r2, #0]
 800a3c6:	e7da      	b.n	800a37e <_free_r+0x22>
 800a3c8:	d902      	bls.n	800a3d0 <_free_r+0x74>
 800a3ca:	230c      	movs	r3, #12
 800a3cc:	602b      	str	r3, [r5, #0]
 800a3ce:	e7d6      	b.n	800a37e <_free_r+0x22>
 800a3d0:	6820      	ldr	r0, [r4, #0]
 800a3d2:	1821      	adds	r1, r4, r0
 800a3d4:	428b      	cmp	r3, r1
 800a3d6:	bf04      	itt	eq
 800a3d8:	6819      	ldreq	r1, [r3, #0]
 800a3da:	685b      	ldreq	r3, [r3, #4]
 800a3dc:	6063      	str	r3, [r4, #4]
 800a3de:	bf04      	itt	eq
 800a3e0:	1809      	addeq	r1, r1, r0
 800a3e2:	6021      	streq	r1, [r4, #0]
 800a3e4:	6054      	str	r4, [r2, #4]
 800a3e6:	e7ca      	b.n	800a37e <_free_r+0x22>
 800a3e8:	bd38      	pop	{r3, r4, r5, pc}
 800a3ea:	bf00      	nop
 800a3ec:	20000614 	.word	0x20000614

0800a3f0 <_init>:
 800a3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f2:	bf00      	nop
 800a3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3f6:	bc08      	pop	{r3}
 800a3f8:	469e      	mov	lr, r3
 800a3fa:	4770      	bx	lr

0800a3fc <_fini>:
 800a3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fe:	bf00      	nop
 800a400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a402:	bc08      	pop	{r3}
 800a404:	469e      	mov	lr, r3
 800a406:	4770      	bx	lr
