

================================================================
== Vitis HLS Report for 'Conv'
================================================================
* Date:           Wed Mar 30 16:10:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Conv_Pipeline_Input_Channel_fu_384  |Conv_Pipeline_Input_Channel  |        2|   196620|  20.000 ns|  1.966 ms|    2|  196620|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  |      Trip      |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3  |        ?|        ?|           ?|          -|          -|  0 ~ 4261413375|        no|
        | + VITIS_LOOP_50_4_VITIS_LOOP_52_5                 |        ?|        ?|  7 ~ 196631|          -|          -|               ?|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    11|       -|       -|    -|
|Expression       |        -|     -|       0|    1560|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|    15|    2208|    2598|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     568|    -|
|Register         |        -|     -|    1664|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|    26|    3872|    4726|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     2|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_Conv_Pipeline_Input_Channel_fu_384  |Conv_Pipeline_Input_Channel     |        0|   3|  543|  656|    0|
    |control_s_axi_U                         |control_s_axi                   |        0|   0|  474|  748|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U14      |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15         |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |gmem_m_axi_U                            |gmem_m_axi                      |        4|   0|  512|  580|    0|
    |mul_16ns_32ns_48_1_1_U19                |mul_16ns_32ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U20                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U21                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32ns_16ns_48_1_1_U24                |mul_32ns_16ns_48_1_1            |        0|   2|    0|   20|    0|
    |mul_32s_16ns_48_1_1_U23                 |mul_32s_16ns_48_1_1             |        0|   2|    0|   20|    0|
    |mul_8ns_8ns_16_1_1_U18                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|   40|    0|
    |mul_8ns_8ns_16_1_1_U22                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|   40|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U16           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|  110|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U17           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|  110|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                |        4|  15| 2208| 2598|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_mul_sub_16ns_8ns_8ns_16_4_1_U27   |mac_mul_sub_16ns_8ns_8ns_16_4_1   |  i0 * i1 - i2|
    |mac_muladd_16ns_16ns_48ns_48_4_1_U32  |mac_muladd_16ns_16ns_48ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_48s_48_4_1_U34    |mac_muladd_16s_16ns_48s_48_4_1    |  i0 + i1 * i2|
    |mul_mul_16ns_16ns_32_4_1_U25          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U26          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U30          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U33          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U28           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U29           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U31           |mul_mul_16s_16ns_32_4_1           |       i0 * i1|
    |mul_mul_8ns_16ns_24_4_1_U35           |mul_mul_8ns_16ns_24_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Hout_V_fu_675_p2            |         +|   0|  0|  23|          16|           1|
    |Wout_V_fu_665_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln1057_1_fu_810_p2      |         +|   0|  0|  55|          48|           1|
    |add_ln1057_2_fu_1007_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln1057_fu_1145_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1543_1_fu_474_p2      |         +|   0|  0|  16|           9|           2|
    |add_ln1543_2_fu_560_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1543_3_fu_606_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1543_fu_416_p2        |         +|   0|  0|  16|           9|           2|
    |add_ln225_2_fu_1205_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln43_fu_824_p2          |         +|   0|  0|  23|          16|           1|
    |add_ln50_fu_1026_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln573_2_fu_967_p2       |         +|   0|  0|  55|          48|          48|
    |add_ln573_fu_799_p2         |         +|   0|  0|  55|          48|          48|
    |add_ln76_fu_1260_p2         |         +|   0|  0|  71|          64|          64|
    |empty_fu_776_p2             |         +|   0|  0|  71|          64|          64|
    |h_V_fu_988_p2               |         +|   0|  0|  23|          16|          16|
    |h_V_mid1_fu_1036_p2         |         +|   0|  0|  23|          16|          16|
    |i_4_fu_907_p2               |         +|   0|  0|  23|          16|           1|
    |j_fu_1140_p2                |         +|   0|  0|  23|          16|           1|
    |jj_fu_1244_p2               |         +|   0|  0|  15|           8|           1|
    |p_mid130_fu_842_p2          |         +|   0|  0|  71|          64|          64|
    |tmp_fu_1226_p2              |         +|   0|  0|  39|          32|          32|
    |w_V_fu_1091_p2              |         +|   0|  0|  23|          16|          16|
    |grp_fu_584_p0               |         -|   0|  0|  25|          18|          18|
    |grp_fu_630_p0               |         -|   0|  0|  25|          18|          18|
    |sub_ln1543_1_fu_446_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1543_2_fu_488_p2      |         -|   0|  0|  16|           1|           9|
    |sub_ln1543_3_fu_504_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1543_fu_430_p2        |         -|   0|  0|  16|           1|           9|
    |sub_ln45_fu_954_p2          |         -|   0|  0|  23|          16|          16|
    |and_ln56_1_fu_1131_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_1125_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln73_1_fu_1320_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_1326_p2         |       and|   0|  0|   2|           1|           1|
    |cmp_i_i2831078_fu_719_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1057_1_fu_805_p2     |      icmp|   0|  0|  23|          48|          48|
    |icmp_ln1057_2_fu_819_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_3_fu_875_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_4_fu_1002_p2    |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_5_fu_1120_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1057_6_fu_1013_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_742_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln56_1_fu_1074_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln56_fu_997_p2         |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln73_1_fu_1308_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln73_fu_1302_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln45_fu_887_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_1100_p2          |        or|   0|  0|  16|          16|          16|
    |or_ln73_fu_1314_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_1352_p0              |    select|   0|  0|  16|           1|           1|
    |pad_x_V_1_fu_528_p3         |    select|   0|  0|   8|           1|           8|
    |pad_x_V_fu_462_p3           |    select|   0|  0|   8|           1|           8|
    |pad_y_V_1_fu_536_p3         |    select|   0|  0|   8|           1|           8|
    |pad_y_V_fu_520_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln1057_1_fu_924_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1057_2_fu_857_p3   |    select|   0|  0|  61|           1|          62|
    |select_ln1057_3_fu_936_p3   |    select|   0|  0|  16|           1|           1|
    |select_ln1057_4_fu_942_p3   |    select|   0|  0|  45|           1|          48|
    |select_ln1057_5_fu_880_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln1057_6_fu_917_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1057_7_fu_1151_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1057_fu_901_p3     |    select|   0|  0|  16|           1|           1|
    |select_ln45_1_fu_948_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln45_2_fu_973_p3     |    select|   0|  0|  45|           1|          48|
    |select_ln49_1_fu_1041_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln49_2_fu_1057_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln49_3_fu_1079_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln49_fu_1018_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln76_fu_1331_p3      |    select|   0|  0|  32|           1|           1|
    |xor_ln56_fu_1114_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1560|        1009|        1036|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  259|         60|    1|         60|
    |cout_fu_200              |    9|          2|   16|         32|
    |gmem_ARADDR              |   14|          3|   64|        192|
    |gmem_ARBURST             |    9|          2|    2|          4|
    |gmem_ARCACHE             |    9|          2|    4|          8|
    |gmem_ARID                |    9|          2|    1|          2|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_ARLOCK              |    9|          2|    2|          4|
    |gmem_ARPROT              |    9|          2|    3|          6|
    |gmem_ARQOS               |    9|          2|    4|          8|
    |gmem_ARREGION            |    9|          2|    4|          8|
    |gmem_ARSIZE              |    9|          2|    3|          6|
    |gmem_ARUSER              |    9|          2|    1|          2|
    |gmem_ARVALID             |   14|          3|    1|          3|
    |gmem_RREADY              |   14|          3|    1|          3|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_399_ce            |    9|          2|    1|          2|
    |grp_fu_399_p0            |   14|          3|   32|         96|
    |grp_fu_399_p1            |   14|          3|   32|         96|
    |i_fu_192                 |    9|          2|   16|         32|
    |ii_reg_335               |    9|          2|    8|         16|
    |indvar_flatten13_fu_196  |    9|          2|   32|         64|
    |indvar_flatten52_fu_204  |    9|          2|   48|         96|
    |indvar_flatten_reg_324   |    9|          2|   16|         32|
    |jj_1_reg_346             |    9|          2|    8|         16|
    |lhs_V_1_fu_188           |    9|          2|   16|         32|
    |sum_1_reg_357            |    9|          2|   32|         64|
    |sum_3_reg_369            |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  568|        128|  417|       1054|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |CHin_cast10_reg_1619                                 |  16|   0|   24|          8|
    |CHin_read_reg_1501                                   |  16|   0|   16|          0|
    |CHout_cast6_reg_1624                                 |  16|   0|   32|         16|
    |CHout_cast_reg_1612                                  |  16|   0|   48|         32|
    |CHout_read_reg_1489                                  |  16|   0|   16|          0|
    |Kx_cast7_reg_1607                                    |   8|   0|   16|          8|
    |Kx_read_reg_1483                                     |   8|   0|    8|          0|
    |Ky_read_reg_1478                                     |   8|   0|    8|          0|
    |Sx_read_reg_1473                                     |   8|   0|    8|          0|
    |Sy_read_reg_1468                                     |   8|   0|    8|          0|
    |W_read_reg_1453                                      |  64|   0|   64|          0|
    |Win_read_reg_1496                                    |  16|   0|   16|          0|
    |Wout_V_cast_reg_1562                                 |  16|   0|   32|         16|
    |Wout_V_reg_1556                                      |  16|   0|   16|          0|
    |add_ln1057_1_reg_1672                                |  48|   0|   48|          0|
    |add_ln1057_2_reg_1757                                |  16|   0|   16|          0|
    |add_ln225_2_reg_1817                                 |  64|   0|   64|          0|
    |add_ln43_reg_1686                                    |  16|   0|   16|          0|
    |add_ln573_reg_1664                                   |  48|   0|   48|          0|
    |and_ln56_1_reg_1788                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  59|   0|   59|          0|
    |bias_read_reg_1447                                   |  64|   0|   64|          0|
    |bitcast_ln1057_reg_1749                              |  32|   0|   32|          0|
    |bound10_reg_1638                                     |  32|   0|   32|          0|
    |bound19_reg_1643                                     |  48|   0|   48|          0|
    |bound_reg_1633                                       |  16|   0|   16|          0|
    |cmp_i_i2831078_reg_1629                              |   1|   0|    1|          0|
    |conv_i9_i381_reg_1580                                |   8|   0|   16|          8|
    |conv_i_i282_reg_1595                                 |  16|   0|   32|         16|
    |cout_fu_200                                          |  16|   0|   16|          0|
    |feature_in_read_reg_1458                             |  64|   0|   64|          0|
    |feature_out_read_reg_1442                            |  64|   0|   64|          0|
    |gmem_addr_1_reg_1851                                 |  64|   0|   64|          0|
    |gmem_addr_reg_1692                                   |  64|   0|   64|          0|
    |grp_Conv_Pipeline_Input_Channel_fu_384_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_192                                             |  16|   0|   16|          0|
    |icmp_ln1057_2_reg_1677                               |   1|   0|    1|          0|
    |icmp_ln1057_reg_1648                                 |   1|   0|    1|          0|
    |ii_reg_335                                           |   8|   0|    8|          0|
    |indvar_flatten13_fu_196                              |  32|   0|   32|          0|
    |indvar_flatten52_fu_204                              |  48|   0|   48|          0|
    |indvar_flatten_reg_324                               |  16|   0|   16|          0|
    |jj_1_reg_346                                         |   8|   0|    8|          0|
    |jj_reg_1840                                          |   8|   0|    8|          0|
    |lhs_V_1_fu_188                                       |  16|   0|   16|          0|
    |mul_ln49_2_reg_1778                                  |  16|   0|   16|          0|
    |mul_ln49_3_reg_1812                                  |  32|   0|   32|          0|
    |pad_x_V_1_reg_1515                                   |   8|   0|    8|          0|
    |pad_y_V_1_reg_1520                                   |   8|   0|    8|          0|
    |relu_en_read_reg_1463                                |   1|   0|    1|          0|
    |rhs_2_reg_1602                                       |  16|   0|   48|         32|
    |rhs_8_reg_1574                                       |   8|   0|   16|          8|
    |select_ln1057_1_reg_1732                             |  16|   0|   16|          0|
    |select_ln1057_5_reg_1698                             |   1|   0|    1|          0|
    |select_ln1057_6_reg_1722                             |  16|   0|   16|          0|
    |select_ln45_2_reg_1744                               |  48|   0|   48|          0|
    |select_ln45_reg_1705                                 |  16|   0|   16|          0|
    |select_ln49_2_reg_1773                               |   8|   0|    8|          0|
    |select_ln49_reg_1762                                 |   8|   0|    8|          0|
    |select_ln76_reg_1857                                 |  32|   0|   32|          0|
    |sub_ln1525_reg_1727                                  |  16|   0|   16|          0|
    |sub_ln45_reg_1738                                    |  16|   0|   16|          0|
    |sum_1_reg_357                                        |  32|   0|   32|          0|
    |sum_3_reg_369                                        |  32|   0|   32|          0|
    |sum_reg_1845                                         |  32|   0|   32|          0|
    |tmp9_reg_1832                                        |  48|   0|   48|          0|
    |trunc_ln4_reg_1827                                   |  62|   0|   62|          0|
    |w_V_reg_1783                                         |  16|   0|   16|          0|
    |zext_ln1525_1_reg_1590                               |   8|   0|   16|          8|
    |zext_ln1525_reg_1585                                 |   8|   0|   16|          8|
    |zext_ln1543_3_reg_1525                               |  16|   0|   17|          1|
    |zext_ln1543_8_reg_1540                               |  16|   0|   17|          1|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1664|   0| 1826|        162|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Conv|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

