<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 19.11-s128_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID es-tahiti.ele.tue.nl)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sat Jun 22 02:53:16 2024</TD></TR>
<TR><TD>#  Design:          /TD><TD>mMIPS_system</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>No-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>TODO
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>No-driven Nets<BR></TD>
    <TR>
    <TD>imem/D[0]<BR></TD>
    <TR>
    <TD>imem/D[1]<BR></TD>
    <TR>
    <TD>imem/D[2]<BR></TD>
    <TR>
    <TD>imem/D[3]<BR></TD>
    <TR>
    <TD>imem/D[4]<BR></TD>
    <TR>
    <TD>imem/D[5]<BR></TD>
    <TR>
    <TD>imem/D[6]<BR></TD>
    <TR>
    <TD>imem/D[7]<BR></TD>
    <TR>
    <TD>imem/D[8]<BR></TD>
    <TR>
    <TD>imem/D[9]<BR></TD>
    <TR>
    <TD>imem/D[10]<BR></TD>
    <TR>
    <TD>imem/D[11]<BR></TD>
    <TR>
    <TD>imem/D[12]<BR></TD>
    <TR>
    <TD>imem/D[13]<BR></TD>
    <TR>
    <TD>imem/D[14]<BR></TD>
    <TR>
    <TD>imem/D[15]<BR></TD>
    <TR>
    <TD>imem/D[16]<BR></TD>
    <TR>
    <TD>imem/D[17]<BR></TD>
    <TR>
    <TD>imem/D[18]<BR></TD>
    <TR>
    <TD>imem/D[19]<BR></TD>
    <TR>
    <TD>imem/D[20]<BR></TD>
    <TR>
    <TD>imem/D[21]<BR></TD>
    <TR>
    <TD>imem/D[22]<BR></TD>
    <TR>
    <TD>imem/D[23]<BR></TD>
    <TR>
    <TD>imem/D[24]<BR></TD>
    <TR>
    <TD>imem/D[25]<BR></TD>
    <TR>
    <TD>imem/D[26]<BR></TD>
    <TR>
    <TD>imem/D[27]<BR></TD>
    <TR>
    <TD>imem/D[28]<BR></TD>
    <TR>
    <TD>imem/D[29]<BR></TD>
    <TR>
    <TD>imem/D[30]<BR></TD>
    <TR>
    <TD>imem/D[31]<BR></TD>
    <TR>
    <TD>imem/WE<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[0]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[1]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[4]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[5]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[6]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[7]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[8]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[9]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[11]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[12]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[13]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[14]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[15]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[16]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[17]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[20]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[21]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[22]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[23]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[24]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[25]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[28]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[29]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[30]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_AES_CORE_DATAPATH_sbox_out_enc[31]<BR></TD>
    <TR>
    <TD>u_int_ctrl_reg_addr[0]<BR></TD>
    <TR>
    <TD>u_int_ctrl_reg_addr[1]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[1]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[2]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[3]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[4]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[5]<BR></TD>
    <TR>
    <TD>u_aes_HOST_INTERFACE_aes_cr[6]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[0]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[1]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[2]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[3]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[4]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[5]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[6]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[7]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[8]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[9]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[10]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[11]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[12]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[13]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[14]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[15]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[16]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[17]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[18]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[19]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[20]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[26]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[27]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[28]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[29]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[30]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_instr_25_0[31]<BR></TD>
    <TR>
    <TD>uAPB_BUS_state_reg[2]<BR></TD>
    <TR>
    <TD>PADDR[0]<BR></TD>
    <TR>
    <TD>PADDR[1]<BR></TD>
    <TR>
    <TD>PADDR[6]<BR></TD>
    <TR>
    <TD>PADDR[7]<BR></TD>
    <TR>
    <TD>PADDR[8]<BR></TD>
    <TR>
    <TD>PADDR[9]<BR></TD>
    <TR>
    <TD>u_aes_iv_sel_rd[0]<BR></TD>
    <TR>
    <TD>u_aes_iv_en[2]<BR></TD>
    <TR>
    <TD>u_aes_key_en[1]<BR></TD>
    <TR>
    <TD>u_aes_key_en[3]<BR></TD>
    <TR>
    <TD>u_aes_AES_CORE_col_en_host[3]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[16]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[17]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[18]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[19]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[20]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[21]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[22]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[23]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[24]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[25]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[26]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[27]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[28]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[29]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[30]<BR></TD>
    <TR>
    <TD>mMIPS_bus_decoder_instr_25_0[31]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[0]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[1]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[2]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[3]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[4]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[5]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[6]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[7]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[8]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[9]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[10]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[11]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[12]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[13]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[14]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[15]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[16]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[17]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[18]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[19]<BR></TD>
    <TR>
    <TD>mMIPS_bus_if_instr[20]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_ctrl_ex_aluop[4]<BR></TD>
    <TR>
    <TD>HADDRD[0]<BR></TD>
    <TR>
    <TD>HADDRD[1]<BR></TD>
    <TR>
    <TD>HADDRD[10]<BR></TD>
    <TR>
    <TD>HADDRD[11]<BR></TD>
    <TR>
    <TD>HADDRD[12]<BR></TD>
    <TR>
    <TD>HADDRD[13]<BR></TD>
    <TR>
    <TD>HADDRD[14]<BR></TD>
    <TR>
    <TD>HADDRD[15]<BR></TD>
    <TR>
    <TD>HADDRD[16]<BR></TD>
    <TR>
    <TD>HADDRD[17]<BR></TD>
    <TR>
    <TD>HADDRD[18]<BR></TD>
    <TR>
    <TD>HADDRD[19]<BR></TD>
    <TR>
    <TD>HADDRD[20]<BR></TD>
    <TR>
    <TD>HADDRD[21]<BR></TD>
    <TR>
    <TD>HADDRD[22]<BR></TD>
    <TR>
    <TD>HADDRD[23]<BR></TD>
    <TR>
    <TD>HADDRD[24]<BR></TD>
    <TR>
    <TD>HADDRD[25]<BR></TD>
    <TR>
    <TD>HADDRD[26]<BR></TD>
    <TR>
    <TD>HADDRD[27]<BR></TD>
    <TR>
    <TD>HADDRD[28]<BR></TD>
    <TR>
    <TD>HADDRD[29]<BR></TD>
    <TR>
    <TD>HADDRD[30]<BR></TD>
    <TR>
    <TD>HADDRD[31]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HTRANSD_hold[0]<BR></TD>
    <TR>
    <TD>mMIPS_bus_add1[2]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[12]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[13]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[14]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[15]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[16]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[17]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[18]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[19]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[20]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[21]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[22]<BR></TD>
    <TR>
    <TD>uMIPS_IF_HADDRD_hold[23]<BR></TD>
    <TR>
    <TD>ram_addr[0]<BR></TD>
    <TR>
    <TD>ram_addr[1]<BR></TD>
    <TR>
    <TD>ram_addr[10]<BR></TD>
    <TR>
    <TD>ram_addr[11]<BR></TD>
    <TR>
    <TD>ram_addr[12]<BR></TD>
    <TR>
    <TD>ram_addr[13]<BR></TD>
    <TR>
    <TD>ram_addr[14]<BR></TD>
    <TR>
    <TD>ram_addr[15]<BR></TD>
    <TR>
    <TD>ram_addr[16]<BR></TD>
    <TR>
    <TD>ram_addr[17]<BR></TD>
    <TR>
    <TD>ram_addr[18]<BR></TD>
    <TR>
    <TD>ram_addr[19]<BR></TD>
    <TR>
    <TD>ram_addr[20]<BR></TD>
    <TR>
    <TD>ram_addr[21]<BR></TD>
    <TR>
    <TD>ram_addr[22]<BR></TD>
    <TR>
    <TD>ram_addr[23]<BR></TD>
    <TR>
    <TD>mMIPS_bus_pc[0]<BR></TD>
    <TR>
    <TD>mMIPS_bus_pc[1]<BR></TD>
    <TR>
    <TD>rom_addr[0]<BR></TD>
    <TR>
    <TD>rom_addr[1]<BR></TD>
    <TR>
    <TD>rom_addr[3]<BR></TD>
    <TR>
    <TD>rom_addr[4]<BR></TD>
    <TR>
    <TD>rom_addr[5]<BR></TD>
    <TR>
    <TD>rom_addr[6]<BR></TD>
    <TR>
    <TD>rom_addr[9]<BR></TD>
    <TR>
    <TD>rom_addr[10]<BR></TD>
    <TR>
    <TD>rom_addr[11]<BR></TD>
    <TR>
    <TD>rom_addr[12]<BR></TD>
    <TR>
    <TD>rom_addr[13]<BR></TD>
    <TR>
    <TD>rom_addr[14]<BR></TD>
    <TR>
    <TD>rom_addr[15]<BR></TD>
    <TR>
    <TD>rom_addr[16]<BR></TD>
    <TR>
    <TD>rom_addr[17]<BR></TD>
    <TR>
    <TD>rom_addr[18]<BR></TD>
    <TR>
    <TD>rom_addr[19]<BR></TD>
    <TR>
    <TD>rom_addr[20]<BR></TD>
    <TR>
    <TD>rom_addr[21]<BR></TD>
    <TR>
    <TD>rom_addr[22]<BR></TD>
    <TR>
    <TD>rom_addr[23]<BR></TD>
    <TR>
    <TD>rom_addr[24]<BR></TD>
    <TR>
    <TD>rom_addr[25]<BR></TD>
    <TR>
    <TD>rom_addr[26]<BR></TD>
    <TR>
    <TD>rom_addr[27]<BR></TD>
    <TR>
    <TD>rom_addr[28]<BR></TD>
    <TR>
    <TD>rom_addr[29]<BR></TD>
    <TR>
    <TD>rom_addr[30]<BR></TD>
    <TR>
    <TD>rom_addr[31]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[17]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[18]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[19]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[20]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[21]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[22]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[23]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[24]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[25]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[26]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[27]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[28]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[29]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[30]<BR></TD>
    <TR>
    <TD>mMIPS_bus_id_immediate[31]<BR></TD>
    <TR>
    <TD>HTRANSI[0]<BR></TD>
    <TR>
    <TD>dev_w<BR></TD>
</TABLE>

</BODY>
</HTML>
