
*** Running vivado
    with args -log design_1_b256_to_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_b256_to_axi_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_b256_to_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.cache/ip 
Command: synth_design -top design_1_b256_to_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_b256_to_axi_0_0' [c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.gen/sources_1/bd/design_1/ip/design_1_b256_to_axi_0_0/synth/design_1_b256_to_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'b256_to_axi' [C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/new/256b_to_axi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'b256_to_axi' (1#1) [C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/new/256b_to_axi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_b256_to_axi_0_0' (2#1) [c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.gen/sources_1/bd/design_1/ip/design_1_b256_to_axi_0_0/synth/design_1_b256_to_axi_0_0.v:58]
WARNING: [Synth 8-7129] Port channel2[31] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[30] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[29] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[28] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[27] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[26] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[25] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[24] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[23] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[22] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[21] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[20] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[19] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[18] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[17] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[16] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[15] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[14] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[13] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[12] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[11] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[10] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[9] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[8] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[7] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[6] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[5] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[4] in module b256_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[3] in module b256_to_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'channel1_reg' [C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/new/256b_to_axi.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port channel2[31] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[30] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[29] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[28] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[27] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[26] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[25] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[24] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[23] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[22] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[21] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[20] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[19] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[18] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[17] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[16] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[15] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[14] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[13] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[12] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[11] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[10] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[9] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[8] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[7] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[6] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[5] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[4] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel2[3] in module design_1_b256_to_axi_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[31]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[30]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[29]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[28]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[27]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[26]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[25]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[24]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[23]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[22]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[21]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[20]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[19]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[18]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[17]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[16]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[15]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[14]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[13]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[12]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[11]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[10]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[9]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[8]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[7]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[6]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[5]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[4]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[3]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[2]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[1]) is unused and will be removed from module design_1_b256_to_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/channel1_reg[0]) is unused and will be removed from module design_1_b256_to_axi_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT6  |    64|
|2     |MUXF7 |    32|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1567.930 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b9b2474
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:56 . Memory (MB): peak = 1567.930 ; gain = 703.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.runs/design_1_b256_to_axi_0_0_synth_1/design_1_b256_to_axi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_b256_to_axi_0_0, cache-ID = cdb4c52f0601cbf3
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.runs/design_1_b256_to_axi_0_0_synth_1/design_1_b256_to_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_b256_to_axi_0_0_utilization_synth.rpt -pb design_1_b256_to_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 18:14:45 2021...
