<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p506" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_506{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_506{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_506{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_506{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_506{left:96px;bottom:1040px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t6_506{left:465px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.54px;}
#t7_506{left:96px;bottom:1018px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t8_506{left:96px;bottom:997px;letter-spacing:0.12px;word-spacing:-1.09px;}
#t9_506{left:659px;bottom:997px;letter-spacing:0.12px;word-spacing:-1.18px;}
#ta_506{left:96px;bottom:975px;letter-spacing:0.14px;word-spacing:-0.39px;}
#tb_506{left:96px;bottom:939px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_506{left:339px;bottom:938px;letter-spacing:0.13px;word-spacing:-0.56px;}
#td_506{left:96px;bottom:917px;letter-spacing:0.13px;word-spacing:-0.51px;}
#te_506{left:96px;bottom:895px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tf_506{left:96px;bottom:874px;letter-spacing:0.14px;word-spacing:-0.43px;}
#tg_506{left:96px;bottom:852px;letter-spacing:0.12px;}
#th_506{left:96px;bottom:816px;letter-spacing:-0.14px;word-spacing:0.04px;}
#ti_506{left:463px;bottom:815px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_506{left:96px;bottom:794px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tk_506{left:96px;bottom:772px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tl_506{left:96px;bottom:737px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tm_506{left:96px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tn_506{left:96px;bottom:679px;letter-spacing:-0.12px;word-spacing:0.02px;}
#to_506{left:341px;bottom:679px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_506{left:96px;bottom:657px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tq_506{left:96px;bottom:618px;letter-spacing:0.11px;}
#tr_506{left:147px;bottom:618px;letter-spacing:0.16px;word-spacing:-0.03px;}
#ts_506{left:96px;bottom:582px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_506{left:96px;bottom:561px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_506{left:562px;bottom:561px;letter-spacing:-0.24px;}
#tv_506{left:589px;bottom:561px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_506{left:96px;bottom:540px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tx_506{left:96px;bottom:518px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ty_506{left:96px;bottom:483px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_506{left:96px;bottom:462px;letter-spacing:0.09px;word-spacing:-0.5px;}
#t10_506{left:96px;bottom:440px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t11_506{left:96px;bottom:419px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t12_506{left:96px;bottom:379px;letter-spacing:0.11px;}
#t13_506{left:147px;bottom:379px;letter-spacing:0.07px;word-spacing:0.08px;}
#t14_506{left:96px;bottom:344px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_506{left:96px;bottom:323px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_506{left:96px;bottom:301px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t17_506{left:96px;bottom:280px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_506{left:96px;bottom:240px;letter-spacing:0.11px;}
#t19_506{left:147px;bottom:240px;letter-spacing:0.17px;word-spacing:0.05px;}
#t1a_506{left:96px;bottom:205px;letter-spacing:0.15px;word-spacing:-0.48px;}
#t1b_506{left:96px;bottom:174px;}
#t1c_506{left:124px;bottom:174px;letter-spacing:0.06px;word-spacing:1.73px;}
#t1d_506{left:219px;bottom:174px;letter-spacing:0.13px;word-spacing:1.6px;}
#t1e_506{left:124px;bottom:153px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_506{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_506{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_506{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_506{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_506{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_506{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_506{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_506{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_506{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts506" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg506Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg506" style="-webkit-user-select: none;"><object width="935" height="1210" data="506/506.svg" type="image/svg+xml" id="pdf506" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_506" class="t s1_506">51 </span><span id="t2_506" class="t s2_506">System Resources </span>
<span id="t3_506" class="t s1_506">AMD64 Technology </span><span id="t4_506" class="t s1_506">24593—Rev. 3.41—June 2023 </span>
<span id="t5_506" class="t s3_506">Supervisor Mode Access Prevention (SMAP). </span><span id="t6_506" class="t s4_506">Bit 21. Setting this bit enables the supervisor mode </span>
<span id="t7_506" class="t s4_506">access prevention feature, if supported. This feature prevents certain data accesses to pages accessible </span>
<span id="t8_506" class="t s4_506">by user-mode software when the processor is in supervisor mode. See Section </span><span id="t9_506" class="t s4_506">5.6.6 “Supervisor-Mode </span>
<span id="ta_506" class="t s4_506">Access Prevention(CR4.SMAP) Bit,” on page 164 for more information. </span>
<span id="tb_506" class="t s3_506">Protection Key Enable (PKE). </span><span id="tc_506" class="t s4_506">Bit 22. Enable support for memory Protection Keys. Also enables </span>
<span id="td_506" class="t s4_506">support for the RDPKRU and WRPKRU instructions. A MOV to CR4 that changes CR4.PKE from 0 </span>
<span id="te_506" class="t s4_506">to 1 causes all cached entries in the TLB for the logical processor to be invalidated. (See Section 5.6.7 </span>
<span id="tf_506" class="t s4_506">“Memory Protection Keys (MPK) Bit,” on page 164 for more information on memory protection </span>
<span id="tg_506" class="t s4_506">keys.) </span>
<span id="th_506" class="t s3_506">Control-flow Enforcement Technology (CET). </span><span id="ti_506" class="t s4_506">Bit 23. Setting this bit enables the shadow stack </span>
<span id="tj_506" class="t s4_506">feature. This feature ensures that return addresses read from the stack by RET and IRET instructions </span>
<span id="tk_506" class="t s4_506">originated from a CALL instruction or similar control transfer. </span>
<span id="tl_506" class="t s4_506">See Section 18 “Shadow Stacks,” on page 671 for more information. Before setting this bit, CR0.WP </span>
<span id="tm_506" class="t s4_506">must be set to 1, otherwise a #GP fault is generated. </span>
<span id="tn_506" class="t s3_506">CR1 and CR5–CR7 Registers. </span><span id="to_506" class="t s4_506">Control registers CR1, CR5–CR7, and CR9–CR15 are reserved. </span>
<span id="tp_506" class="t s4_506">Attempts by software to use these registers result in an undefined-opcode exception (#UD). </span>
<span id="tq_506" class="t s5_506">3.1.4 </span><span id="tr_506" class="t s5_506">Additional Control Registers in 64-Bit-Mode </span>
<span id="ts_506" class="t s4_506">In 64-bit mode, additional encodings are available to address up to eight additional control registers. </span>
<span id="tt_506" class="t s4_506">The REX.R bit, in a REX prefix, is used to modify the ModRM </span><span id="tu_506" class="t s6_506">reg </span><span id="tv_506" class="t s4_506">field when that field encodes a </span>
<span id="tw_506" class="t s4_506">control register, as shown in “REX Prefixes” in Volume 3. These additional encodings enable the </span>
<span id="tx_506" class="t s4_506">processor to address CR8–CR15. </span>
<span id="ty_506" class="t s4_506">One additional control register, CR8, is defined in 64-bit mode for all hardware implementations, as </span>
<span id="tz_506" class="t s4_506">described in “CR8 (Task Priority Register, TPR),” below. Access to the CR9–CR15 registers is </span>
<span id="t10_506" class="t s4_506">implementation-dependent. Any attempt to access an unimplemented register results in an invalid- </span>
<span id="t11_506" class="t s4_506">opcode exception (#UD). </span>
<span id="t12_506" class="t s5_506">3.1.5 </span><span id="t13_506" class="t s5_506">CR8 (Task Priority Register, TPR) </span>
<span id="t14_506" class="t s4_506">The AMD64 architecture introduces a new control register, CR8, defined as the task priority register </span>
<span id="t15_506" class="t s4_506">(TPR). The register is accessible in 64-bit mode using the REX prefix. See Section 8.5.2 “External </span>
<span id="t16_506" class="t s4_506">Interrupt Priorities,” on page 266 for a description of the TPR and how system software can use the </span>
<span id="t17_506" class="t s4_506">TPR for controlling external interrupts. </span>
<span id="t18_506" class="t s5_506">3.1.6 </span><span id="t19_506" class="t s5_506">RFLAGS Register </span>
<span id="t1a_506" class="t s4_506">The RFLAGS register contains two different types of information: </span>
<span id="t1b_506" class="t s7_506">• </span><span id="t1c_506" class="t s6_506">Control bits </span><span id="t1d_506" class="t s4_506">provide system-software controls and directional information for string operations. </span>
<span id="t1e_506" class="t s4_506">Some of these bits can have privilege-level restrictions. </span>
<span id="t1f_506" class="t s8_506">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
