Info: Starting: Create simulation model
Info: qsys-generate D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading RISCV-DE10-Nano/SPI.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SPI: Generating SPI "SPI" for SIM_VERILOG
Info: spislave_0: "SPI" instantiated spislave "spislave_0"
Info: SPI: Done "SPI" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI\SPI.spd --output-directory=D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI\SPI.spd --output-directory=D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/James/NextCloud/Quartus/RISCV-DE10-Nano/SPI/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI.qsys --block-symbol-file --output-directory=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading RISCV-DE10-Nano/SPI.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI.qsys --synthesis=VERILOG --output-directory=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\SPI\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading RISCV-DE10-Nano/SPI.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SPI: Generating SPI "SPI" for QUARTUS_SYNTH
Info: spislave_0: "SPI" instantiated spislave "spislave_0"
Info: SPI: Done "SPI" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
