
RawDataCollector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006124  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  080062f4  080062f4  000162f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063fc  080063fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080063fc  080063fc  000163fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006404  08006404  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006404  08006404  00016404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006408  08006408  00016408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800640c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000070  0800647c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  0800647c  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fba3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000212d  00000000  00000000  0002fc43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  00031d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a20  00000000  00000000  00032840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002226d  00000000  00000000  00033260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef75  00000000  00000000  000554cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbd01  00000000  00000000  00064442  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130143  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000325c  00000000  00000000  00130198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080062dc 	.word	0x080062dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080062dc 	.word	0x080062dc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2iz>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d215      	bcs.n	8000a92 <__aeabi_d2iz+0x36>
 8000a66:	d511      	bpl.n	8000a8c <__aeabi_d2iz+0x30>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d912      	bls.n	8000a98 <__aeabi_d2iz+0x3c>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a82:	fa23 f002 	lsr.w	r0, r3, r2
 8000a86:	bf18      	it	ne
 8000a88:	4240      	negne	r0, r0
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d105      	bne.n	8000aa4 <__aeabi_d2iz+0x48>
 8000a98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	bf08      	it	eq
 8000a9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2uiz>:
 8000aac:	004a      	lsls	r2, r1, #1
 8000aae:	d211      	bcs.n	8000ad4 <__aeabi_d2uiz+0x28>
 8000ab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab4:	d211      	bcs.n	8000ada <__aeabi_d2uiz+0x2e>
 8000ab6:	d50d      	bpl.n	8000ad4 <__aeabi_d2uiz+0x28>
 8000ab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000abc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac0:	d40e      	bmi.n	8000ae0 <__aeabi_d2uiz+0x34>
 8000ac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	4770      	bx	lr
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ade:	d102      	bne.n	8000ae6 <__aeabi_d2uiz+0x3a>
 8000ae0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ae4:	4770      	bx	lr
 8000ae6:	f04f 0000 	mov.w	r0, #0
 8000aea:	4770      	bx	lr

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_ldivmod>:
 8000b8c:	b97b      	cbnz	r3, 8000bae <__aeabi_ldivmod+0x22>
 8000b8e:	b972      	cbnz	r2, 8000bae <__aeabi_ldivmod+0x22>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bfbe      	ittt	lt
 8000b94:	2000      	movlt	r0, #0
 8000b96:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b9a:	e006      	blt.n	8000baa <__aeabi_ldivmod+0x1e>
 8000b9c:	bf08      	it	eq
 8000b9e:	2800      	cmpeq	r0, #0
 8000ba0:	bf1c      	itt	ne
 8000ba2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ba6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000baa:	f000 b9b9 	b.w	8000f20 <__aeabi_idiv0>
 8000bae:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	db09      	blt.n	8000bce <__aeabi_ldivmod+0x42>
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db1a      	blt.n	8000bf4 <__aeabi_ldivmod+0x68>
 8000bbe:	f000 f84d 	bl	8000c5c <__udivmoddi4>
 8000bc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bca:	b004      	add	sp, #16
 8000bcc:	4770      	bx	lr
 8000bce:	4240      	negs	r0, r0
 8000bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db1b      	blt.n	8000c10 <__aeabi_ldivmod+0x84>
 8000bd8:	f000 f840 	bl	8000c5c <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4240      	negs	r0, r0
 8000be8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bec:	4252      	negs	r2, r2
 8000bee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf2:	4770      	bx	lr
 8000bf4:	4252      	negs	r2, r2
 8000bf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfa:	f000 f82f 	bl	8000c5c <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4240      	negs	r0, r0
 8000c0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f821 	bl	8000c5c <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c40:	f000 b96e 	b.w	8000f20 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f806 	bl	8000c5c <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__udivmoddi4>:
 8000c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c60:	9d08      	ldr	r5, [sp, #32]
 8000c62:	4604      	mov	r4, r0
 8000c64:	468c      	mov	ip, r1
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f040 8083 	bne.w	8000d72 <__udivmoddi4+0x116>
 8000c6c:	428a      	cmp	r2, r1
 8000c6e:	4617      	mov	r7, r2
 8000c70:	d947      	bls.n	8000d02 <__udivmoddi4+0xa6>
 8000c72:	fab2 f282 	clz	r2, r2
 8000c76:	b142      	cbz	r2, 8000c8a <__udivmoddi4+0x2e>
 8000c78:	f1c2 0020 	rsb	r0, r2, #32
 8000c7c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c80:	4091      	lsls	r1, r2
 8000c82:	4097      	lsls	r7, r2
 8000c84:	ea40 0c01 	orr.w	ip, r0, r1
 8000c88:	4094      	lsls	r4, r2
 8000c8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8e:	0c23      	lsrs	r3, r4, #16
 8000c90:	fbbc f6f8 	udiv	r6, ip, r8
 8000c94:	fa1f fe87 	uxth.w	lr, r7
 8000c98:	fb08 c116 	mls	r1, r8, r6, ip
 8000c9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ca4:	4299      	cmp	r1, r3
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x60>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cae:	f080 8119 	bcs.w	8000ee4 <__udivmoddi4+0x288>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 8116 	bls.w	8000ee4 <__udivmoddi4+0x288>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	443b      	add	r3, r7
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd0:	45a6      	cmp	lr, r4
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x8c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	f080 8105 	bcs.w	8000ee8 <__udivmoddi4+0x28c>
 8000cde:	45a6      	cmp	lr, r4
 8000ce0:	f240 8102 	bls.w	8000ee8 <__udivmoddi4+0x28c>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	443c      	add	r4, r7
 8000ce8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cec:	eba4 040e 	sub.w	r4, r4, lr
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa0>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b902      	cbnz	r2, 8000d06 <__udivmoddi4+0xaa>
 8000d04:	deff      	udf	#255	; 0xff
 8000d06:	fab2 f282 	clz	r2, r2
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	d150      	bne.n	8000db0 <__udivmoddi4+0x154>
 8000d0e:	1bcb      	subs	r3, r1, r7
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	fa1f f887 	uxth.w	r8, r7
 8000d18:	2601      	movs	r6, #1
 8000d1a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d1e:	0c21      	lsrs	r1, r4, #16
 8000d20:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d28:	fb08 f30c 	mul.w	r3, r8, ip
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0xe4>
 8000d30:	1879      	adds	r1, r7, r1
 8000d32:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0xe2>
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	f200 80e9 	bhi.w	8000f10 <__udivmoddi4+0x2b4>
 8000d3e:	4684      	mov	ip, r0
 8000d40:	1ac9      	subs	r1, r1, r3
 8000d42:	b2a3      	uxth	r3, r4
 8000d44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d48:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d4c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d50:	fb08 f800 	mul.w	r8, r8, r0
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x10c>
 8000d58:	193c      	adds	r4, r7, r4
 8000d5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x10a>
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	f200 80d9 	bhi.w	8000f18 <__udivmoddi4+0x2bc>
 8000d66:	4618      	mov	r0, r3
 8000d68:	eba4 0408 	sub.w	r4, r4, r8
 8000d6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d70:	e7bf      	b.n	8000cf2 <__udivmoddi4+0x96>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0x12e>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80b1 	beq.w	8000ede <__udivmoddi4+0x282>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x1cc>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0x140>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80b8 	bhi.w	8000f0c <__udivmoddi4+0x2b0>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0103 	sbc.w	r1, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	468c      	mov	ip, r1
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0a8      	beq.n	8000cfc <__udivmoddi4+0xa0>
 8000daa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dae:	e7a5      	b.n	8000cfc <__udivmoddi4+0xa0>
 8000db0:	f1c2 0320 	rsb	r3, r2, #32
 8000db4:	fa20 f603 	lsr.w	r6, r0, r3
 8000db8:	4097      	lsls	r7, r2
 8000dba:	fa01 f002 	lsl.w	r0, r1, r2
 8000dbe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc2:	40d9      	lsrs	r1, r3
 8000dc4:	4330      	orrs	r0, r6
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dcc:	fa1f f887 	uxth.w	r8, r7
 8000dd0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd8:	fb06 f108 	mul.w	r1, r6, r8
 8000ddc:	4299      	cmp	r1, r3
 8000dde:	fa04 f402 	lsl.w	r4, r4, r2
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x19c>
 8000de4:	18fb      	adds	r3, r7, r3
 8000de6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000dea:	f080 808d 	bcs.w	8000f08 <__udivmoddi4+0x2ac>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 808a 	bls.w	8000f08 <__udivmoddi4+0x2ac>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b281      	uxth	r1, r0
 8000dfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e08:	fb00 f308 	mul.w	r3, r0, r8
 8000e0c:	428b      	cmp	r3, r1
 8000e0e:	d907      	bls.n	8000e20 <__udivmoddi4+0x1c4>
 8000e10:	1879      	adds	r1, r7, r1
 8000e12:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e16:	d273      	bcs.n	8000f00 <__udivmoddi4+0x2a4>
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d971      	bls.n	8000f00 <__udivmoddi4+0x2a4>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4439      	add	r1, r7
 8000e20:	1acb      	subs	r3, r1, r3
 8000e22:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e26:	e778      	b.n	8000d1a <__udivmoddi4+0xbe>
 8000e28:	f1c6 0c20 	rsb	ip, r6, #32
 8000e2c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e30:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e34:	431c      	orrs	r4, r3
 8000e36:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e42:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e46:	431f      	orrs	r7, r3
 8000e48:	0c3b      	lsrs	r3, r7, #16
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fa1f f884 	uxth.w	r8, r4
 8000e52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e56:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e5a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e5e:	458a      	cmp	sl, r1
 8000e60:	fa02 f206 	lsl.w	r2, r2, r6
 8000e64:	fa00 f306 	lsl.w	r3, r0, r6
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x220>
 8000e6a:	1861      	adds	r1, r4, r1
 8000e6c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e70:	d248      	bcs.n	8000f04 <__udivmoddi4+0x2a8>
 8000e72:	458a      	cmp	sl, r1
 8000e74:	d946      	bls.n	8000f04 <__udivmoddi4+0x2a8>
 8000e76:	f1a9 0902 	sub.w	r9, r9, #2
 8000e7a:	4421      	add	r1, r4
 8000e7c:	eba1 010a 	sub.w	r1, r1, sl
 8000e80:	b2bf      	uxth	r7, r7
 8000e82:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e86:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e8a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e8e:	fb00 f808 	mul.w	r8, r0, r8
 8000e92:	45b8      	cmp	r8, r7
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x24a>
 8000e96:	19e7      	adds	r7, r4, r7
 8000e98:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e9c:	d22e      	bcs.n	8000efc <__udivmoddi4+0x2a0>
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d92c      	bls.n	8000efc <__udivmoddi4+0x2a0>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4427      	add	r7, r4
 8000ea6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eaa:	eba7 0708 	sub.w	r7, r7, r8
 8000eae:	fba0 8902 	umull	r8, r9, r0, r2
 8000eb2:	454f      	cmp	r7, r9
 8000eb4:	46c6      	mov	lr, r8
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	d31a      	bcc.n	8000ef0 <__udivmoddi4+0x294>
 8000eba:	d017      	beq.n	8000eec <__udivmoddi4+0x290>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x27a>
 8000ebe:	ebb3 020e 	subs.w	r2, r3, lr
 8000ec2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ec6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eca:	40f2      	lsrs	r2, r6
 8000ecc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ed0:	40f7      	lsrs	r7, r6
 8000ed2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	4631      	mov	r1, r6
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	462e      	mov	r6, r5
 8000ee0:	4628      	mov	r0, r5
 8000ee2:	e70b      	b.n	8000cfc <__udivmoddi4+0xa0>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	e6e9      	b.n	8000cbc <__udivmoddi4+0x60>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6fd      	b.n	8000ce8 <__udivmoddi4+0x8c>
 8000eec:	4543      	cmp	r3, r8
 8000eee:	d2e5      	bcs.n	8000ebc <__udivmoddi4+0x260>
 8000ef0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef8:	3801      	subs	r0, #1
 8000efa:	e7df      	b.n	8000ebc <__udivmoddi4+0x260>
 8000efc:	4608      	mov	r0, r1
 8000efe:	e7d2      	b.n	8000ea6 <__udivmoddi4+0x24a>
 8000f00:	4660      	mov	r0, ip
 8000f02:	e78d      	b.n	8000e20 <__udivmoddi4+0x1c4>
 8000f04:	4681      	mov	r9, r0
 8000f06:	e7b9      	b.n	8000e7c <__udivmoddi4+0x220>
 8000f08:	4666      	mov	r6, ip
 8000f0a:	e775      	b.n	8000df8 <__udivmoddi4+0x19c>
 8000f0c:	4630      	mov	r0, r6
 8000f0e:	e74a      	b.n	8000da6 <__udivmoddi4+0x14a>
 8000f10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f14:	4439      	add	r1, r7
 8000f16:	e713      	b.n	8000d40 <__udivmoddi4+0xe4>
 8000f18:	3802      	subs	r0, #2
 8000f1a:	443c      	add	r4, r7
 8000f1c:	e724      	b.n	8000d68 <__udivmoddi4+0x10c>
 8000f1e:	bf00      	nop

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <BH1750_send_command>:
//
//	return HAL_OK;
//}

HAL_StatusTypeDef BH1750_send_command(BH1750_device_t* dev, uint8_t cmd)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	70fb      	strb	r3, [r7, #3]
	//TODO hal checks
	if(HAL_I2C_Master_Transmit(
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6858      	ldr	r0, [r3, #4]
			dev->i2c_handle,	//I2C Handle
			dev->address_w,		//I2C addr of dev
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7a5b      	ldrb	r3, [r3, #9]
	if(HAL_I2C_Master_Transmit(
 8000f38:	b299      	uxth	r1, r3
 8000f3a:	1cfa      	adds	r2, r7, #3
 8000f3c:	230a      	movs	r3, #10
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2301      	movs	r3, #1
 8000f42:	f002 f977 	bl	8003234 <HAL_I2C_Master_Transmit>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <BH1750_send_command+0x2c>
			&cmd,				//CMD to be executed
			1,					//8bit addr
			10					//Wait time
		) != HAL_OK) return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e000      	b.n	8000f52 <BH1750_send_command+0x2e>

	return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <BH1750_poll_self>:

void BH1750_poll_self(BH1750_device_t* self, DeviceData *deviceData)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	6039      	str	r1, [r7, #0]
	BH1750_get_lumen(self, deviceData);
 8000f64:	6839      	ldr	r1, [r7, #0]
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f000 f8ac 	bl	80010c4 <BH1750_get_lumen>
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <BH1750_init_dev_struct>:

BH1750_device_t* BH1750_init_dev_struct(I2C_HandleTypeDef* i2c_handle,
		char* name, bool addr_grounded)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	4613      	mov	r3, r2
 8000f80:	71fb      	strb	r3, [r7, #7]
	BH1750_device_t* init =
			(BH1750_device_t*)calloc(1, sizeof(BH1750_device_t));
 8000f82:	2114      	movs	r1, #20
 8000f84:	2001      	movs	r0, #1
 8000f86:	f004 fcc5 	bl	8005914 <calloc>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	617b      	str	r3, [r7, #20]

	if(init == NULL) return NULL;
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <BH1750_init_dev_struct+0x24>
 8000f94:	2300      	movs	r3, #0
 8000f96:	e02d      	b.n	8000ff4 <BH1750_init_dev_struct+0x80>

	if(addr_grounded){
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d006      	beq.n	8000fac <BH1750_init_dev_struct+0x38>
		init->address_r = BH1750_GROUND_ADDR_READ;
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	2247      	movs	r2, #71	; 0x47
 8000fa2:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_GROUND_ADDR_WRITE;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	2246      	movs	r2, #70	; 0x46
 8000fa8:	725a      	strb	r2, [r3, #9]
 8000faa:	e005      	b.n	8000fb8 <BH1750_init_dev_struct+0x44>
	}else{
		init->address_r = BH1750_NO_GROUND_ADDR_READ;
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	22ba      	movs	r2, #186	; 0xba
 8000fb0:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_NO_GROUND_ADDR_WRITE;
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	22b9      	movs	r2, #185	; 0xb9
 8000fb6:	725a      	strb	r2, [r3, #9]
	}

	init->name = (char*)malloc(sizeof(char) * strlen(name));
 8000fb8:	68b8      	ldr	r0, [r7, #8]
 8000fba:	f7ff f929 	bl	8000210 <strlen>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f004 fcf3 	bl	80059ac <malloc>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	461a      	mov	r2, r3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	601a      	str	r2, [r3, #0]

	if(init->name == NULL) return NULL;
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <BH1750_init_dev_struct+0x66>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e00c      	b.n	8000ff4 <BH1750_init_dev_struct+0x80>

	init->i2c_handle = i2c_handle;
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	605a      	str	r2, [r3, #4]

	strcpy(init->name, name);
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f004 fdda 	bl	8005ba0 <strcpy>

	init->poll = &BH1750_poll_self;
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	4a03      	ldr	r2, [pc, #12]	; (8000ffc <BH1750_init_dev_struct+0x88>)
 8000ff0:	611a      	str	r2, [r3, #16]

	return init;
 8000ff2:	697b      	ldr	r3, [r7, #20]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	08000f5b 	.word	0x08000f5b

08001000 <BH1750_init_dev>:

HAL_StatusTypeDef BH1750_init_dev(BH1750_device_t* dev)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	BH1750_send_command(dev, CMD_POWER_ON);
 8001008:	2101      	movs	r1, #1
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ff8a 	bl	8000f24 <BH1750_send_command>
	BH1750_send_command(dev, CMD_RESET);
 8001010:	2103      	movs	r1, #3
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ff86 	bl	8000f24 <BH1750_send_command>
	BH1750_send_command(dev, CMD_H_RES_MODE);
 8001018:	2110      	movs	r1, #16
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff ff82 	bl	8000f24 <BH1750_send_command>

	return HAL_OK;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <BH1750_read_dev>:

HAL_StatusTypeDef BH1750_read_dev(BH1750_device_t* dev)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b084      	sub	sp, #16
 800102e:	af02      	add	r7, sp, #8
 8001030:	6078      	str	r0, [r7, #4]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6858      	ldr	r0, [r3, #4]
			dev->address_r,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7a1b      	ldrb	r3, [r3, #8]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 800103a:	b299      	uxth	r1, r3
			dev->buffer,
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f103 020c 	add.w	r2, r3, #12
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8001042:	230a      	movs	r3, #10
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	2302      	movs	r3, #2
 8001048:	f002 f9f2 	bl	8003430 <HAL_I2C_Master_Receive>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <BH1750_read_dev+0x2c>
			2,
			10
	) != HAL_OK) return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e000      	b.n	8001058 <BH1750_read_dev+0x2e>

	return HAL_OK;
 8001056:	2300      	movs	r3, #0
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <BH1750_convert>:

uint16_t BH1750_convert(BH1750_device_t* dev)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	dev->value = dev->buffer[0];
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	7b1b      	ldrb	r3, [r3, #12]
 800106c:	b29a      	uxth	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	815a      	strh	r2, [r3, #10]
	dev->value = (dev->value << 8) | dev->buffer[1];
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	895b      	ldrh	r3, [r3, #10]
 8001076:	021b      	lsls	r3, r3, #8
 8001078:	b21a      	sxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7b5b      	ldrb	r3, [r3, #13]
 800107e:	b21b      	sxth	r3, r3
 8001080:	4313      	orrs	r3, r2
 8001082:	b21b      	sxth	r3, r3
 8001084:	b29a      	uxth	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	815a      	strh	r2, [r3, #10]

	return dev->value/=1.2;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	895b      	ldrh	r3, [r3, #10]
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fa68 	bl	8000564 <__aeabi_i2d>
 8001094:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <BH1750_convert+0x60>)
 800109a:	f7ff fbf7 	bl	800088c <__aeabi_ddiv>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4610      	mov	r0, r2
 80010a4:	4619      	mov	r1, r3
 80010a6:	f7ff fd01 	bl	8000aac <__aeabi_d2uiz>
 80010aa:	4603      	mov	r3, r0
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	815a      	strh	r2, [r3, #10]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	895b      	ldrh	r3, [r3, #10]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	3ff33333 	.word	0x3ff33333

080010c4 <BH1750_get_lumen>:

HAL_StatusTypeDef BH1750_get_lumen(BH1750_device_t* dev, DeviceData *deviceData)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
	BH1750_read_dev(dev);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ffab 	bl	800102a <BH1750_read_dev>

	deviceData->BH1750_Lumens = BH1750_convert(dev);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff ffc3 	bl	8001060 <BH1750_convert>
 80010da:	4603      	mov	r3, r0
 80010dc:	461a      	mov	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	819a      	strh	r2, [r3, #12]
	return HAL_OK;
 80010e2:	2300      	movs	r3, #0
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2203      	movs	r2, #3
 80010f8:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2203      	movs	r2, #3
 8001104:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2203      	movs	r2, #3
 800110a:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2203      	movs	r2, #3
 8001110:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2203      	movs	r2, #3
 8001116:	715a      	strb	r2, [r3, #5]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af04      	add	r7, sp, #16
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	460b      	mov	r3, r1
 800112e:	607a      	str	r2, [r7, #4]
 8001130:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800113e:	7afb      	ldrb	r3, [r7, #11]
 8001140:	b29a      	uxth	r2, r3
 8001142:	8af9      	ldrh	r1, [r7, #22]
 8001144:	f241 3388 	movw	r3, #5000	; 0x1388
 8001148:	9302      	str	r3, [sp, #8]
 800114a:	2302      	movs	r3, #2
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	f002 fc8b 	bl	8003a70 <HAL_I2C_Mem_Read>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10b      	bne.n	8001178 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001160:	7d7b      	ldrb	r3, [r7, #21]
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	b21a      	sxth	r2, r3
 8001166:	7d3b      	ldrb	r3, [r7, #20]
 8001168:	b21b      	sxth	r3, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	b21b      	sxth	r3, r3
 800116e:	b29a      	uxth	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	801a      	strh	r2, [r3, #0]
		return true;
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <read_register16+0x56>
	} else
		return false;
 8001178:	2300      	movs	r3, #0

}
 800117a:	4618      	mov	r0, r3
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b08b      	sub	sp, #44	; 0x2c
 8001186:	af04      	add	r7, sp, #16
 8001188:	60f8      	str	r0, [r7, #12]
 800118a:	607a      	str	r2, [r7, #4]
 800118c:	461a      	mov	r2, r3
 800118e:	460b      	mov	r3, r1
 8001190:	72fb      	strb	r3, [r7, #11]
 8001192:	4613      	mov	r3, r2
 8001194:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr<<1);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80011a2:	7afb      	ldrb	r3, [r7, #11]
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	7abb      	ldrb	r3, [r7, #10]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	8af9      	ldrh	r1, [r7, #22]
 80011ac:	f241 3488 	movw	r4, #5000	; 0x1388
 80011b0:	9402      	str	r4, [sp, #8]
 80011b2:	9301      	str	r3, [sp, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	f002 fc59 	bl	8003a70 <HAL_I2C_Mem_Read>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <read_data+0x46>
		return 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	e000      	b.n	80011ca <read_data+0x48>
	else
		return 1;
 80011c8:	2301      	movs	r3, #1

}
 80011ca:	4618      	mov	r0, r3
 80011cc:	371c      	adds	r7, #28
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd90      	pop	{r4, r7, pc}

080011d2 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	461a      	mov	r2, r3
 80011de:	2188      	movs	r1, #136	; 0x88
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff ff9f 	bl	8001124 <read_register16>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d06f      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3302      	adds	r3, #2
 80011f0:	461a      	mov	r2, r3
 80011f2:	218a      	movs	r1, #138	; 0x8a
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff95 	bl	8001124 <read_register16>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d065      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3304      	adds	r3, #4
 8001204:	461a      	mov	r2, r3
 8001206:	218c      	movs	r1, #140	; 0x8c
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff8b 	bl	8001124 <read_register16>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d05b      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	3306      	adds	r3, #6
 8001218:	461a      	mov	r2, r3
 800121a:	218e      	movs	r1, #142	; 0x8e
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff81 	bl	8001124 <read_register16>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d051      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3308      	adds	r3, #8
 800122c:	461a      	mov	r2, r3
 800122e:	2190      	movs	r1, #144	; 0x90
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ff77 	bl	8001124 <read_register16>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d047      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	330a      	adds	r3, #10
 8001240:	461a      	mov	r2, r3
 8001242:	2192      	movs	r1, #146	; 0x92
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ff6d 	bl	8001124 <read_register16>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d03d      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	330c      	adds	r3, #12
 8001254:	461a      	mov	r2, r3
 8001256:	2194      	movs	r1, #148	; 0x94
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff63 	bl	8001124 <read_register16>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d033      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	330e      	adds	r3, #14
 8001268:	461a      	mov	r2, r3
 800126a:	2196      	movs	r1, #150	; 0x96
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ff59 	bl	8001124 <read_register16>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d029      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3310      	adds	r3, #16
 800127c:	461a      	mov	r2, r3
 800127e:	2198      	movs	r1, #152	; 0x98
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff4f 	bl	8001124 <read_register16>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d01f      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3312      	adds	r3, #18
 8001290:	461a      	mov	r2, r3
 8001292:	219a      	movs	r1, #154	; 0x9a
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff45 	bl	8001124 <read_register16>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d015      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3314      	adds	r3, #20
 80012a4:	461a      	mov	r2, r3
 80012a6:	219c      	movs	r1, #156	; 0x9c
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff3b 	bl	8001124 <read_register16>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d00b      	beq.n	80012cc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80012b8:	461a      	mov	r2, r3
 80012ba:	219e      	movs	r1, #158	; 0x9e
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ff31 	bl	8001124 <read_register16>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <read_calibration_data+0xfa>

		return true;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e000      	b.n	80012ce <read_calibration_data+0xfc>
	}

	return false;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b084      	sub	sp, #16
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f103 0218 	add.w	r2, r3, #24
 80012e4:	2301      	movs	r3, #1
 80012e6:	21a1      	movs	r1, #161	; 0xa1
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff4a 	bl	8001182 <read_data>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d14b      	bne.n	800138c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	331a      	adds	r3, #26
 80012f8:	461a      	mov	r2, r3
 80012fa:	21e1      	movs	r1, #225	; 0xe1
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff11 	bl	8001124 <read_register16>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d041      	beq.n	800138c <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f103 021c 	add.w	r2, r3, #28
 800130e:	2301      	movs	r3, #1
 8001310:	21e3      	movs	r1, #227	; 0xe3
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ff35 	bl	8001182 <read_data>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d136      	bne.n	800138c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800131e:	f107 030e 	add.w	r3, r7, #14
 8001322:	461a      	mov	r2, r3
 8001324:	21e4      	movs	r1, #228	; 0xe4
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff fefc 	bl	8001124 <read_register16>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d02c      	beq.n	800138c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	461a      	mov	r2, r3
 8001338:	21e5      	movs	r1, #229	; 0xe5
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fef2 	bl	8001124 <read_register16>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d022      	beq.n	800138c <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f103 0222 	add.w	r2, r3, #34	; 0x22
 800134c:	2301      	movs	r3, #1
 800134e:	21e7      	movs	r1, #231	; 0xe7
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff16 	bl	8001182 <read_data>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d117      	bne.n	800138c <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 800135c:	89fb      	ldrh	r3, [r7, #14]
 800135e:	011b      	lsls	r3, r3, #4
 8001360:	b21b      	sxth	r3, r3
 8001362:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8001366:	b21a      	sxth	r2, r3
 8001368:	89fb      	ldrh	r3, [r7, #14]
 800136a:	121b      	asrs	r3, r3, #8
 800136c:	b21b      	sxth	r3, r3
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	b21b      	sxth	r3, r3
 8001374:	4313      	orrs	r3, r2
 8001376:	b21a      	sxth	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 800137c:	89bb      	ldrh	r3, [r7, #12]
 800137e:	091b      	lsrs	r3, r3, #4
 8001380:	b29b      	uxth	r3, r3
 8001382:	b21a      	sxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	841a      	strh	r2, [r3, #32]

		return true;
 8001388:	2301      	movs	r3, #1
 800138a:	e000      	b.n	800138e <read_hum_calibration_data+0xb8>
	}

	return false;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8001396:	b580      	push	{r7, lr}
 8001398:	b088      	sub	sp, #32
 800139a:	af04      	add	r7, sp, #16
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	460b      	mov	r3, r1
 80013a0:	70fb      	strb	r3, [r7, #3]
 80013a2:	4613      	mov	r3, r2
 80013a4:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80013b2:	78fb      	ldrb	r3, [r7, #3]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	89f9      	ldrh	r1, [r7, #14]
 80013b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80013bc:	9302      	str	r3, [sp, #8]
 80013be:	2301      	movs	r3, #1
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	1cbb      	adds	r3, r7, #2
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2301      	movs	r3, #1
 80013c8:	f002 fa58 	bl	800387c <HAL_I2C_Mem_Write>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <write_register8+0x40>
		return false;
 80013d2:	2300      	movs	r3, #0
 80013d4:	e000      	b.n	80013d8 <write_register8+0x42>
	else
		return true;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80013ee:	2b76      	cmp	r3, #118	; 0x76
 80013f0:	d005      	beq.n	80013fe <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80013f6:	2b77      	cmp	r3, #119	; 0x77
 80013f8:	d001      	beq.n	80013fe <bmp280_init+0x1e>
		return false;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e099      	b.n	8001532 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001404:	2301      	movs	r3, #1
 8001406:	21d0      	movs	r1, #208	; 0xd0
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff feba 	bl	8001182 <read_data>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <bmp280_init+0x38>
		return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e08c      	b.n	8001532 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800141e:	2b58      	cmp	r3, #88	; 0x58
 8001420:	d006      	beq.n	8001430 <bmp280_init+0x50>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001428:	2b60      	cmp	r3, #96	; 0x60
 800142a:	d001      	beq.n	8001430 <bmp280_init+0x50>
		return false;
 800142c:	2300      	movs	r3, #0
 800142e:	e080      	b.n	8001532 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001430:	22b6      	movs	r2, #182	; 0xb6
 8001432:	21e0      	movs	r1, #224	; 0xe0
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff ffae 	bl	8001396 <write_register8>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <bmp280_init+0x64>
		return false;
 8001440:	2300      	movs	r3, #0
 8001442:	e076      	b.n	8001532 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001444:	f107 020c 	add.w	r2, r7, #12
 8001448:	2301      	movs	r3, #1
 800144a:	21f3      	movs	r1, #243	; 0xf3
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fe98 	bl	8001182 <read_data>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1f5      	bne.n	8001444 <bmp280_init+0x64>
				&& (status & 1) == 0)
 8001458:	7b3b      	ldrb	r3, [r7, #12]
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff feb5 	bl	80011d2 <read_calibration_data>
 8001468:	4603      	mov	r3, r0
 800146a:	f083 0301 	eor.w	r3, r3, #1
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2b00      	cmp	r3, #0
 8001472:	d100      	bne.n	8001476 <bmp280_init+0x96>
 8001474:	e001      	b.n	800147a <bmp280_init+0x9a>
		return false;
 8001476:	2300      	movs	r3, #0
 8001478:	e05b      	b.n	8001532 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001480:	2b60      	cmp	r3, #96	; 0x60
 8001482:	d10a      	bne.n	800149a <bmp280_init+0xba>
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff26 	bl	80012d6 <read_hum_calibration_data>
 800148a:	4603      	mov	r3, r0
 800148c:	f083 0301 	eor.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <bmp280_init+0xba>
		return false;
 8001496:	2300      	movs	r3, #0
 8001498:	e04b      	b.n	8001532 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	795b      	ldrb	r3, [r3, #5]
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	b25a      	sxtb	r2, r3
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	785b      	ldrb	r3, [r3, #1]
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	b25b      	sxtb	r3, r3
 80014aa:	4313      	orrs	r3, r2
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	461a      	mov	r2, r3
 80014b4:	21f5      	movs	r1, #245	; 0xf5
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ff6d 	bl	8001396 <write_register8>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <bmp280_init+0xe6>
		return false;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e035      	b.n	8001532 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d102      	bne.n	80014d4 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	78db      	ldrb	r3, [r3, #3]
 80014d8:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80014da:	b25a      	sxtb	r2, r3
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	789b      	ldrb	r3, [r3, #2]
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	b25b      	sxtb	r3, r3
 80014e4:	4313      	orrs	r3, r2
 80014e6:	b25a      	sxtb	r2, r3
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80014f2:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80014fa:	2b60      	cmp	r3, #96	; 0x60
 80014fc:	d10d      	bne.n	800151a <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	791b      	ldrb	r3, [r3, #4]
 8001502:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001504:	7b7b      	ldrb	r3, [r7, #13]
 8001506:	461a      	mov	r2, r3
 8001508:	21f2      	movs	r1, #242	; 0xf2
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ff43 	bl	8001396 <write_register8>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <bmp280_init+0x13a>
			return false;
 8001516:	2300      	movs	r3, #0
 8001518:	e00b      	b.n	8001532 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 800151a:	7bbb      	ldrb	r3, [r7, #14]
 800151c:	461a      	mov	r2, r3
 800151e:	21f4      	movs	r1, #244	; 0xf4
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ff38 	bl	8001396 <write_register8>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <bmp280_init+0x150>
		return false;
 800152c:	2300      	movs	r3, #0
 800152e:	e000      	b.n	8001532 <bmp280_init+0x152>
	}

	return true;
 8001530:	2301      	movs	r3, #1
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 800153a:	b480      	push	{r7}
 800153c:	b087      	sub	sp, #28
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	10da      	asrs	r2, r3, #3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001558:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 800155c:	12db      	asrs	r3, r3, #11
 800155e:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	111b      	asrs	r3, r3, #4
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	8812      	ldrh	r2, [r2, #0]
 8001568:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	1112      	asrs	r2, r2, #4
 800156e:	68f9      	ldr	r1, [r7, #12]
 8001570:	8809      	ldrh	r1, [r1, #0]
 8001572:	1a52      	subs	r2, r2, r1
 8001574:	fb02 f303 	mul.w	r3, r2, r3
 8001578:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001580:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001584:	139b      	asrs	r3, r3, #14
 8001586:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	441a      	add	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	4613      	mov	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	4413      	add	r3, r2
 800159c:	3380      	adds	r3, #128	; 0x80
 800159e:	121b      	asrs	r3, r3, #8
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	371c      	adds	r7, #28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 80015ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015b0:	b09c      	sub	sp, #112	; 0x70
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6578      	str	r0, [r7, #84]	; 0x54
 80015b6:	6539      	str	r1, [r7, #80]	; 0x50
 80015b8:	64fa      	str	r2, [r7, #76]	; 0x4c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 80015ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015bc:	461a      	mov	r2, r3
 80015be:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015c2:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 80015c6:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 80015ca:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80015ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80015d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015d2:	fb03 f102 	mul.w	r1, r3, r2
 80015d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80015d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015da:	fb03 f302 	mul.w	r3, r3, r2
 80015de:	18ca      	adds	r2, r1, r3
 80015e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015e2:	fba3 4503 	umull	r4, r5, r3, r3
 80015e6:	1953      	adds	r3, r2, r5
 80015e8:	461d      	mov	r5, r3
 80015ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015ec:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015f0:	b21a      	sxth	r2, r3
 80015f2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015f6:	fb02 f005 	mul.w	r0, r2, r5
 80015fa:	fb04 f103 	mul.w	r1, r4, r3
 80015fe:	4401      	add	r1, r0
 8001600:	fba4 2302 	umull	r2, r3, r4, r2
 8001604:	4419      	add	r1, r3
 8001606:	460b      	mov	r3, r1
 8001608:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 800160c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001610:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001612:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001616:	b21a      	sxth	r2, r3
 8001618:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800161c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800161e:	fb03 f001 	mul.w	r0, r3, r1
 8001622:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001624:	fb02 f101 	mul.w	r1, r2, r1
 8001628:	4408      	add	r0, r1
 800162a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800162c:	fba1 2302 	umull	r2, r3, r1, r2
 8001630:	18c1      	adds	r1, r0, r3
 8001632:	460b      	mov	r3, r1
 8001634:	f04f 0000 	mov.w	r0, #0
 8001638:	f04f 0100 	mov.w	r1, #0
 800163c:	0459      	lsls	r1, r3, #17
 800163e:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001642:	0450      	lsls	r0, r2, #17
 8001644:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001648:	eb12 0800 	adds.w	r8, r2, r0
 800164c:	eb43 0901 	adc.w	r9, r3, r1
 8001650:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8001654:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001656:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800165a:	b21a      	sxth	r2, r3
 800165c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001660:	f04f 0000 	mov.w	r0, #0
 8001664:	f04f 0100 	mov.w	r1, #0
 8001668:	00d1      	lsls	r1, r2, #3
 800166a:	2000      	movs	r0, #0
 800166c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001670:	1814      	adds	r4, r2, r0
 8001672:	61bc      	str	r4, [r7, #24]
 8001674:	414b      	adcs	r3, r1
 8001676:	61fb      	str	r3, [r7, #28]
 8001678:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800167c:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001680:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001682:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001684:	fb03 f102 	mul.w	r1, r3, r2
 8001688:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800168a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800168c:	fb03 f302 	mul.w	r3, r3, r2
 8001690:	18ca      	adds	r2, r1, r3
 8001692:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001694:	fba3 4503 	umull	r4, r5, r3, r3
 8001698:	1953      	adds	r3, r2, r5
 800169a:	461d      	mov	r5, r3
 800169c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800169e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016a2:	b21a      	sxth	r2, r3
 80016a4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80016a8:	fb02 f005 	mul.w	r0, r2, r5
 80016ac:	fb04 f103 	mul.w	r1, r4, r3
 80016b0:	4401      	add	r1, r0
 80016b2:	fba4 2302 	umull	r2, r3, r4, r2
 80016b6:	4419      	add	r1, r3
 80016b8:	460b      	mov	r3, r1
 80016ba:	f04f 0800 	mov.w	r8, #0
 80016be:	f04f 0900 	mov.w	r9, #0
 80016c2:	ea4f 2812 	mov.w	r8, r2, lsr #8
 80016c6:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 80016ca:	ea4f 2923 	mov.w	r9, r3, asr #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 80016ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80016da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80016dc:	fb03 f001 	mul.w	r0, r3, r1
 80016e0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80016e2:	fb02 f101 	mul.w	r1, r2, r1
 80016e6:	1844      	adds	r4, r0, r1
 80016e8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80016ea:	fba1 0102 	umull	r0, r1, r1, r2
 80016ee:	1863      	adds	r3, r4, r1
 80016f0:	4619      	mov	r1, r3
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	f04f 0300 	mov.w	r3, #0
 80016fa:	030b      	lsls	r3, r1, #12
 80016fc:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8001700:	0302      	lsls	r2, r0, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001702:	eb18 0102 	adds.w	r1, r8, r2
 8001706:	6139      	str	r1, [r7, #16]
 8001708:	eb49 0303 	adc.w	r3, r9, r3
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001712:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001716:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800171a:	1c11      	adds	r1, r2, #0
 800171c:	6439      	str	r1, [r7, #64]	; 0x40
 800171e:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8001722:	647b      	str	r3, [r7, #68]	; 0x44
 8001724:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001726:	88db      	ldrh	r3, [r3, #6]
 8001728:	b29a      	uxth	r2, r3
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001732:	4629      	mov	r1, r5
 8001734:	fb02 f001 	mul.w	r0, r2, r1
 8001738:	4621      	mov	r1, r4
 800173a:	fb01 f103 	mul.w	r1, r1, r3
 800173e:	4401      	add	r1, r0
 8001740:	4620      	mov	r0, r4
 8001742:	fba0 2302 	umull	r2, r3, r0, r2
 8001746:	4419      	add	r1, r3
 8001748:	460b      	mov	r3, r1
 800174a:	f04f 0000 	mov.w	r0, #0
 800174e:	f04f 0100 	mov.w	r1, #0
 8001752:	1058      	asrs	r0, r3, #1
 8001754:	17d9      	asrs	r1, r3, #31
 8001756:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68

	if (var1 == 0) {
 800175a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800175e:	4313      	orrs	r3, r2
 8001760:	d101      	bne.n	8001766 <compensate_pressure+0x1ba>
		return 0;  // avoid exception caused by division by zero
 8001762:	2300      	movs	r3, #0
 8001764:	e0e1      	b.n	800192a <compensate_pressure+0x37e>
	}

	p = 1048576 - adc_press;
 8001766:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001768:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800176c:	461a      	mov	r2, r3
 800176e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001772:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	p = (((p << 31) - var2) * 3125) / var1;
 8001776:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001778:	105b      	asrs	r3, r3, #1
 800177a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800177c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800177e:	07db      	lsls	r3, r3, #31
 8001780:	63bb      	str	r3, [r7, #56]	; 0x38
 8001782:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001786:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800178a:	4621      	mov	r1, r4
 800178c:	ebb1 0a02 	subs.w	sl, r1, r2
 8001790:	4629      	mov	r1, r5
 8001792:	eb61 0b03 	sbc.w	fp, r1, r3
 8001796:	4652      	mov	r2, sl
 8001798:	465b      	mov	r3, fp
 800179a:	1891      	adds	r1, r2, r2
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	415b      	adcs	r3, r3
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017a6:	eb12 020a 	adds.w	r2, r2, sl
 80017aa:	eb43 030b 	adc.w	r3, r3, fp
 80017ae:	f04f 0000 	mov.w	r0, #0
 80017b2:	f04f 0100 	mov.w	r1, #0
 80017b6:	0199      	lsls	r1, r3, #6
 80017b8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80017bc:	0190      	lsls	r0, r2, #6
 80017be:	1812      	adds	r2, r2, r0
 80017c0:	eb41 0303 	adc.w	r3, r1, r3
 80017c4:	f04f 0000 	mov.w	r0, #0
 80017c8:	f04f 0100 	mov.w	r1, #0
 80017cc:	0099      	lsls	r1, r3, #2
 80017ce:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80017d2:	0090      	lsls	r0, r2, #2
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	eb12 020a 	adds.w	r2, r2, sl
 80017dc:	eb43 030b 	adc.w	r3, r3, fp
 80017e0:	f04f 0000 	mov.w	r0, #0
 80017e4:	f04f 0100 	mov.w	r1, #0
 80017e8:	0099      	lsls	r1, r3, #2
 80017ea:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80017ee:	0090      	lsls	r0, r2, #2
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	eb12 010a 	adds.w	r1, r2, sl
 80017f8:	6339      	str	r1, [r7, #48]	; 0x30
 80017fa:	eb43 030b 	adc.w	r3, r3, fp
 80017fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001800:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001804:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001808:	f7ff f9c0 	bl	8000b8c <__aeabi_ldivmod>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001816:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800181a:	b218      	sxth	r0, r3
 800181c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001820:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	0b62      	lsrs	r2, r4, #13
 800182e:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8001832:	136b      	asrs	r3, r5, #13
 8001834:	fb02 f501 	mul.w	r5, r2, r1
 8001838:	fb00 f403 	mul.w	r4, r0, r3
 800183c:	442c      	add	r4, r5
 800183e:	fba0 0102 	umull	r0, r1, r0, r2
 8001842:	1863      	adds	r3, r4, r1
 8001844:	4619      	mov	r1, r3
 8001846:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	0b62      	lsrs	r2, r4, #13
 8001854:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8001858:	136b      	asrs	r3, r5, #13
 800185a:	fb02 f501 	mul.w	r5, r2, r1
 800185e:	fb00 f403 	mul.w	r4, r0, r3
 8001862:	442c      	add	r4, r5
 8001864:	fba0 0102 	umull	r0, r1, r0, r2
 8001868:	1863      	adds	r3, r4, r1
 800186a:	4619      	mov	r1, r3
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	f04f 0300 	mov.w	r3, #0
 8001874:	0e42      	lsrs	r2, r0, #25
 8001876:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800187a:	164b      	asrs	r3, r1, #25
 800187c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001880:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001882:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001886:	b21a      	sxth	r2, r3
 8001888:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800188c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800188e:	fb03 f001 	mul.w	r0, r3, r1
 8001892:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001894:	fb02 f101 	mul.w	r1, r2, r1
 8001898:	1844      	adds	r4, r0, r1
 800189a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800189c:	fba1 0102 	umull	r0, r1, r1, r2
 80018a0:	1863      	adds	r3, r4, r1
 80018a2:	4619      	mov	r1, r3
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	f04f 0300 	mov.w	r3, #0
 80018ac:	0cc2      	lsrs	r2, r0, #19
 80018ae:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80018b2:	14cb      	asrs	r3, r1, #19
 80018b4:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80018b8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80018bc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80018c0:	1884      	adds	r4, r0, r2
 80018c2:	62bc      	str	r4, [r7, #40]	; 0x28
 80018c4:	eb41 0303 	adc.w	r3, r1, r3
 80018c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ca:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80018ce:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80018d2:	4621      	mov	r1, r4
 80018d4:	1889      	adds	r1, r1, r2
 80018d6:	6239      	str	r1, [r7, #32]
 80018d8:	4629      	mov	r1, r5
 80018da:	eb43 0101 	adc.w	r1, r3, r1
 80018de:	6279      	str	r1, [r7, #36]	; 0x24
 80018e0:	f04f 0000 	mov.w	r0, #0
 80018e4:	f04f 0100 	mov.w	r1, #0
 80018e8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018ec:	4623      	mov	r3, r4
 80018ee:	0a18      	lsrs	r0, r3, #8
 80018f0:	462b      	mov	r3, r5
 80018f2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80018f6:	462b      	mov	r3, r5
 80018f8:	1219      	asrs	r1, r3, #8
 80018fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018fc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001900:	b21c      	sxth	r4, r3
 8001902:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	012b      	lsls	r3, r5, #4
 8001910:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001914:	0122      	lsls	r2, r4, #4
 8001916:	1884      	adds	r4, r0, r2
 8001918:	603c      	str	r4, [r7, #0]
 800191a:	eb41 0303 	adc.w	r3, r1, r3
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001924:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	return p;
 8001928:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 800192a:	4618      	mov	r0, r3
 800192c:	3770      	adds	r7, #112	; 0x70
 800192e:	46bd      	mov	sp, r7
 8001930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001934 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001946:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	039a      	lsls	r2, r3, #14
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001952:	051b      	lsls	r3, r3, #20
 8001954:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800195c:	4619      	mov	r1, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	fb03 f301 	mul.w	r3, r3, r1
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800196a:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001972:	4611      	mov	r1, r2
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	fb02 f201 	mul.w	r2, r2, r1
 800197a:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 800197c:	68f9      	ldr	r1, [r7, #12]
 800197e:	7f09      	ldrb	r1, [r1, #28]
 8001980:	4608      	mov	r0, r1
 8001982:	6979      	ldr	r1, [r7, #20]
 8001984:	fb01 f100 	mul.w	r1, r1, r0
 8001988:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800198a:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 800198e:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001992:	1292      	asrs	r2, r2, #10
 8001994:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001998:	68f9      	ldr	r1, [r7, #12]
 800199a:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 800199e:	fb01 f202 	mul.w	r2, r1, r2
 80019a2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80019a6:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	13db      	asrs	r3, r3, #15
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	13d2      	asrs	r2, r2, #15
 80019b6:	fb02 f303 	mul.w	r3, r2, r3
 80019ba:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	7e12      	ldrb	r2, [r2, #24]
 80019c0:	fb02 f303 	mul.w	r3, r2, r3
 80019c4:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80019d2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80019da:	bfa8      	it	ge
 80019dc:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80019e0:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	131b      	asrs	r3, r3, #12
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	371c      	adds	r7, #28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b08c      	sub	sp, #48	; 0x30
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	60f8      	str	r0, [r7, #12]
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	607a      	str	r2, [r7, #4]
 80019fe:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001a06:	2b60      	cmp	r3, #96	; 0x60
 8001a08:	d007      	beq.n	8001a1a <bmp280_read_fixed+0x28>
		if (humidity)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d002      	beq.n	8001a16 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <bmp280_read_fixed+0x32>
 8001a20:	2308      	movs	r3, #8
 8001a22:	e000      	b.n	8001a26 <bmp280_read_fixed+0x34>
 8001a24:	2306      	movs	r3, #6
 8001a26:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	f107 0218 	add.w	r2, r7, #24
 8001a30:	21f7      	movs	r1, #247	; 0xf7
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f7ff fba5 	bl	8001182 <read_data>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <bmp280_read_fixed+0x50>
		return false;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e038      	b.n	8001ab4 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001a42:	7e3b      	ldrb	r3, [r7, #24]
 8001a44:	031a      	lsls	r2, r3, #12
 8001a46:	7e7b      	ldrb	r3, [r7, #25]
 8001a48:	011b      	lsls	r3, r3, #4
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	7eba      	ldrb	r2, [r7, #26]
 8001a4e:	0912      	lsrs	r2, r2, #4
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	4313      	orrs	r3, r2
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001a56:	7efb      	ldrb	r3, [r7, #27]
 8001a58:	031a      	lsls	r2, r3, #12
 8001a5a:	7f3b      	ldrb	r3, [r7, #28]
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	7f7a      	ldrb	r2, [r7, #29]
 8001a62:	0912      	lsrs	r2, r2, #4
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	4313      	orrs	r3, r2
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	461a      	mov	r2, r3
 8001a70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f7ff fd61 	bl	800153a <compensate_temperature>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	461a      	mov	r2, r3
 8001a82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f7ff fd91 	bl	80015ac <compensate_pressure>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00d      	beq.n	8001ab2 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001a96:	7fbb      	ldrb	r3, [r7, #30]
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	7ffa      	ldrb	r2, [r7, #31]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	6a39      	ldr	r1, [r7, #32]
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f7ff ff44 	bl	8001934 <compensate_humidity>
 8001aac:	4602      	mov	r2, r0
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001ab2:	2301      	movs	r3, #1
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3730      	adds	r7, #48	; 0x30
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	0000      	movs	r0, r0
	...

08001ac0 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, DeviceData *deviceData) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
//	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8001aca:	f107 0208 	add.w	r2, r7, #8
 8001ace:	f107 010c 	add.w	r1, r7, #12
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff8c 	bl	80019f2 <bmp280_read_fixed>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d018      	beq.n	8001b12 <bmp280_read_float+0x52>
			/*humidity ? &fixed_humidity : NULL*/ NULL)) {
//		*temperature = (float) fixed_temperature / 100;
		deviceData->BMP280_Pressure = (int) (fixed_pressure / 256 * 0.01) ;
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	0a1b      	lsrs	r3, r3, #8
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fd2d 	bl	8000544 <__aeabi_ui2d>
 8001aea:	a30d      	add	r3, pc, #52	; (adr r3, 8001b20 <bmp280_read_float+0x60>)
 8001aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af0:	f7fe fda2 	bl	8000638 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	f7fe ffae 	bl	8000a5c <__aeabi_d2iz>
 8001b00:	ee07 0a90 	vmov	s15, r0
 8001b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	edc3 7a02 	vstr	s15, [r3, #8]
//		if (humidity)
//			*humidity = (float) fixed_humidity / 1024;
		return true;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <bmp280_read_float+0x54>
	}

	return false;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	f3af 8000 	nop.w
 8001b20:	47ae147b 	.word	0x47ae147b
 8001b24:	3f847ae1 	.word	0x3f847ae1

08001b28 <readTempAndHumidity>:
 */


#include "HTU21.h"

void readTempAndHumidity(I2C_HandleTypeDef *hi2c1, DeviceData *deviceData) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b088      	sub	sp, #32
 8001b2c:	af04      	add	r7, sp, #16
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
	uint8_t HTU21D_RX_Data[2];

	uint16_t HTU21D_ADC_Raw;

	HAL_I2C_Mem_Read(hi2c1, HTU21D_Adress, HTU21D_Temp_Cmd, I2C_MEMADD_SIZE_8BIT, (uint8_t*) HTU21D_RX_Data, 2, 1000);
 8001b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b36:	9302      	str	r3, [sp, #8]
 8001b38:	2302      	movs	r3, #2
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	f107 030c 	add.w	r3, r7, #12
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	2301      	movs	r3, #1
 8001b44:	22e3      	movs	r2, #227	; 0xe3
 8001b46:	2180      	movs	r1, #128	; 0x80
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f001 ff91 	bl	8003a70 <HAL_I2C_Mem_Read>
	HTU21D_ADC_Raw = ((uint16_t)(HTU21D_RX_Data[0] << 8) | (HTU21D_RX_Data[1]));
 8001b4e:	7b3b      	ldrb	r3, [r7, #12]
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	021b      	lsls	r3, r3, #8
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	7b7b      	ldrb	r3, [r7, #13]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	81fb      	strh	r3, [r7, #14]
	deviceData->HTU21D_Temperature = (int)(HTU21D_ADC_Raw * 175.72 / 65536.00) - 46.85;
 8001b5e:	89fb      	ldrh	r3, [r7, #14]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7fe fcff 	bl	8000564 <__aeabi_i2d>
 8001b66:	a33b      	add	r3, pc, #236	; (adr r3, 8001c54 <readTempAndHumidity+0x12c>)
 8001b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6c:	f7fe fd64 	bl	8000638 <__aeabi_dmul>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b32      	ldr	r3, [pc, #200]	; (8001c48 <readTempAndHumidity+0x120>)
 8001b7e:	f7fe fe85 	bl	800088c <__aeabi_ddiv>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f7fe ff67 	bl	8000a5c <__aeabi_d2iz>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fce7 	bl	8000564 <__aeabi_i2d>
 8001b96:	a32a      	add	r3, pc, #168	; (adr r3, 8001c40 <readTempAndHumidity+0x118>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	f7fe fb94 	bl	80002c8 <__aeabi_dsub>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7fe ffa0 	bl	8000aec <__aeabi_d2f>
 8001bac:	4602      	mov	r2, r0
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 8001bb2:	2064      	movs	r0, #100	; 0x64
 8001bb4:	f000 fed8 	bl	8002968 <HAL_Delay>

	HAL_I2C_Mem_Read(hi2c1, HTU21D_Adress, HTU21D_Humi_Cmd, I2C_MEMADD_SIZE_8BIT, HTU21D_RX_Data, 2, 1000);
 8001bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbc:	9302      	str	r3, [sp, #8]
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	9301      	str	r3, [sp, #4]
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	22e5      	movs	r2, #229	; 0xe5
 8001bcc:	2180      	movs	r1, #128	; 0x80
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f001 ff4e 	bl	8003a70 <HAL_I2C_Mem_Read>
	HTU21D_ADC_Raw = ((uint16_t)(HTU21D_RX_Data[0] << 8) | (HTU21D_RX_Data[1]));
 8001bd4:	7b3b      	ldrb	r3, [r7, #12]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	4313      	orrs	r3, r2
 8001be2:	81fb      	strh	r3, [r7, #14]
	deviceData->HTU21D_Humidity = (int)(HTU21D_ADC_Raw * 125.0 / 65536.0) - 6.0;
 8001be4:	89fb      	ldrh	r3, [r7, #14]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fcbc 	bl	8000564 <__aeabi_i2d>
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <readTempAndHumidity+0x124>)
 8001bf2:	f7fe fd21 	bl	8000638 <__aeabi_dmul>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <readTempAndHumidity+0x120>)
 8001c04:	f7fe fe42 	bl	800088c <__aeabi_ddiv>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f7fe ff24 	bl	8000a5c <__aeabi_d2iz>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fca4 	bl	8000564 <__aeabi_i2d>
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <readTempAndHumidity+0x128>)
 8001c22:	f7fe fb51 	bl	80002c8 <__aeabi_dsub>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f7fe ff5d 	bl	8000aec <__aeabi_d2f>
 8001c32:	4602      	mov	r2, r0
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	605a      	str	r2, [r3, #4]
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	cccccccd 	.word	0xcccccccd
 8001c44:	40476ccc 	.word	0x40476ccc
 8001c48:	40f00000 	.word	0x40f00000
 8001c4c:	405f4000 	.word	0x405f4000
 8001c50:	40180000 	.word	0x40180000
 8001c54:	3d70a3d7 	.word	0x3d70a3d7
 8001c58:	4065f70a 	.word	0x4065f70a

08001c5c <LCD_Set_Cursor>:
 */

#include "LED.h"

void LCD_Set_Cursor(unsigned char r, unsigned char c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	460a      	mov	r2, r1
 8001c66:	71fb      	strb	r3, [r7, #7]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	71bb      	strb	r3, [r7, #6]
    unsigned char Temp,Low4,High4;
    if(r == 1)
 8001c6c:	79fb      	ldrb	r3, [r7, #7]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d111      	bne.n	8001c96 <LCD_Set_Cursor+0x3a>
    {
      Temp  = 0x80 + c - 1; //0x80 is used to move the cursor
 8001c72:	79bb      	ldrb	r3, [r7, #6]
 8001c74:	337f      	adds	r3, #127	; 0x7f
 8001c76:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	091b      	lsrs	r3, r3, #4
 8001c7c:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	f003 030f 	and.w	r3, r3, #15
 8001c84:	737b      	strb	r3, [r7, #13]
      LCD_CMD(High4);
 8001c86:	7bbb      	ldrb	r3, [r7, #14]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f877 	bl	8001d7c <LCD_CMD>
      LCD_CMD(Low4);
 8001c8e:	7b7b      	ldrb	r3, [r7, #13]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f000 f873 	bl	8001d7c <LCD_CMD>
    }
    if(r == 2)
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d111      	bne.n	8001cc0 <LCD_Set_Cursor+0x64>
    {
      Temp  = 0xC0 + c - 1;
 8001c9c:	79bb      	ldrb	r3, [r7, #6]
 8001c9e:	3b41      	subs	r3, #65	; 0x41
 8001ca0:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	091b      	lsrs	r3, r3, #4
 8001ca6:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	737b      	strb	r3, [r7, #13]
      LCD_CMD(High4);
 8001cb0:	7bbb      	ldrb	r3, [r7, #14]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 f862 	bl	8001d7c <LCD_CMD>
      LCD_CMD(Low4);
 8001cb8:	7b7b      	ldrb	r3, [r7, #13]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f85e 	bl	8001d7c <LCD_CMD>
    }
    HAL_Delay(2);
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 fe51 	bl	8002968 <HAL_Delay>
}
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <LCD_DATA>:
    LCD_CMD(0);
    LCD_CMD(1);
    HAL_Delay(70);
}
void LCD_DATA(unsigned char Data)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
    if(Data & 1)
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <LCD_DATA+0x20>
    	HAL_GPIO_WritePin(D4_PORT, D4_PIN, 1);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	2120      	movs	r1, #32
 8001ce8:	4821      	ldr	r0, [pc, #132]	; (8001d70 <LCD_DATA+0xa0>)
 8001cea:	f001 f907 	bl	8002efc <HAL_GPIO_WritePin>
 8001cee:	e004      	b.n	8001cfa <LCD_DATA+0x2a>
    else
    	HAL_GPIO_WritePin(D4_PORT, D4_PIN, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2120      	movs	r1, #32
 8001cf4:	481e      	ldr	r0, [pc, #120]	; (8001d70 <LCD_DATA+0xa0>)
 8001cf6:	f001 f901 	bl	8002efc <HAL_GPIO_WritePin>
    if(Data & 2)
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d006      	beq.n	8001d12 <LCD_DATA+0x42>
    	HAL_GPIO_WritePin(D5_PORT, D5_PIN, 1);
 8001d04:	2201      	movs	r2, #1
 8001d06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d0a:	481a      	ldr	r0, [pc, #104]	; (8001d74 <LCD_DATA+0xa4>)
 8001d0c:	f001 f8f6 	bl	8002efc <HAL_GPIO_WritePin>
 8001d10:	e005      	b.n	8001d1e <LCD_DATA+0x4e>
    else
    	HAL_GPIO_WritePin(D5_PORT, D5_PIN, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d18:	4816      	ldr	r0, [pc, #88]	; (8001d74 <LCD_DATA+0xa4>)
 8001d1a:	f001 f8ef 	bl	8002efc <HAL_GPIO_WritePin>
    if(Data & 4)
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <LCD_DATA+0x66>
    	HAL_GPIO_WritePin(D6_PORT, D6_PIN, 1);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d2e:	4811      	ldr	r0, [pc, #68]	; (8001d74 <LCD_DATA+0xa4>)
 8001d30:	f001 f8e4 	bl	8002efc <HAL_GPIO_WritePin>
 8001d34:	e005      	b.n	8001d42 <LCD_DATA+0x72>
    else
    	HAL_GPIO_WritePin(D6_PORT, D6_PIN, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d3c:	480d      	ldr	r0, [pc, #52]	; (8001d74 <LCD_DATA+0xa4>)
 8001d3e:	f001 f8dd 	bl	8002efc <HAL_GPIO_WritePin>
    if(Data & 8)
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <LCD_DATA+0x8a>
    	HAL_GPIO_WritePin(D7_PORT, D7_PIN, 1);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d52:	4809      	ldr	r0, [pc, #36]	; (8001d78 <LCD_DATA+0xa8>)
 8001d54:	f001 f8d2 	bl	8002efc <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(D7_PORT, D7_PIN, 0);
}
 8001d58:	e005      	b.n	8001d66 <LCD_DATA+0x96>
    	HAL_GPIO_WritePin(D7_PORT, D7_PIN, 0);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d60:	4805      	ldr	r0, [pc, #20]	; (8001d78 <LCD_DATA+0xa8>)
 8001d62:	f001 f8cb 	bl	8002efc <HAL_GPIO_WritePin>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40020800 	.word	0x40020800
 8001d74:	40020000 	.word	0x40020000
 8001d78:	40020400 	.word	0x40020400

08001d7c <LCD_CMD>:
void LCD_CMD(unsigned char a_CMD)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
    // Select Command Register
    HAL_GPIO_WritePin(RS_PORT, RS_PIN, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d8c:	480d      	ldr	r0, [pc, #52]	; (8001dc4 <LCD_CMD+0x48>)
 8001d8e:	f001 f8b5 	bl	8002efc <HAL_GPIO_WritePin>
    // Move The Command Data To LCD
    LCD_DATA(a_CMD);
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff9b 	bl	8001cd0 <LCD_DATA>
    // Send The EN Clock Signal
    HAL_GPIO_WritePin(EN_PORT, EN_PIN, 1);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2140      	movs	r1, #64	; 0x40
 8001d9e:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <LCD_CMD+0x4c>)
 8001da0:	f001 f8ac 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001da4:	2032      	movs	r0, #50	; 0x32
 8001da6:	f000 fddf 	bl	8002968 <HAL_Delay>
    HAL_GPIO_WritePin(EN_PORT, EN_PIN, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2140      	movs	r1, #64	; 0x40
 8001dae:	4806      	ldr	r0, [pc, #24]	; (8001dc8 <LCD_CMD+0x4c>)
 8001db0:	f001 f8a4 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001db4:	2032      	movs	r0, #50	; 0x32
 8001db6:	f000 fdd7 	bl	8002968 <HAL_Delay>
}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40020400 	.word	0x40020400
 8001dc8:	40020800 	.word	0x40020800

08001dcc <LCD_Init>:
void LCD_Init(){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	LCD_DATA(0x00);
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff ff7d 	bl	8001cd0 <LCD_DATA>
	    HAL_Delay(150);
 8001dd6:	2096      	movs	r0, #150	; 0x96
 8001dd8:	f000 fdc6 	bl	8002968 <HAL_Delay>
	    LCD_CMD(0x03);
 8001ddc:	2003      	movs	r0, #3
 8001dde:	f7ff ffcd 	bl	8001d7c <LCD_CMD>
	    HAL_Delay(5);
 8001de2:	2005      	movs	r0, #5
 8001de4:	f000 fdc0 	bl	8002968 <HAL_Delay>
	    LCD_CMD(0x03);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f7ff ffc7 	bl	8001d7c <LCD_CMD>
	    HAL_Delay(150);
 8001dee:	2096      	movs	r0, #150	; 0x96
 8001df0:	f000 fdba 	bl	8002968 <HAL_Delay>
	    LCD_CMD(0x03);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f7ff ffc1 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x02);
 8001dfa:	2002      	movs	r0, #2
 8001dfc:	f7ff ffbe 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x02);
 8001e00:	2002      	movs	r0, #2
 8001e02:	f7ff ffbb 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x08);
 8001e06:	2008      	movs	r0, #8
 8001e08:	f7ff ffb8 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x00);
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f7ff ffb5 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x0C);
 8001e12:	200c      	movs	r0, #12
 8001e14:	f7ff ffb2 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x00);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f7ff ffaf 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x06);
 8001e1e:	2006      	movs	r0, #6
 8001e20:	f7ff ffac 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff ffa9 	bl	8001d7c <LCD_CMD>
	    LCD_CMD(0x01);
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	f7ff ffa6 	bl	8001d7c <LCD_CMD>
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <LCD_Write_Char>:

void LCD_Write_Char(char Data)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
   char Low4,High4;
   Low4  = Data & 0x0F;
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	f003 030f 	and.w	r3, r3, #15
 8001e44:	73fb      	strb	r3, [r7, #15]
   High4 = Data & 0xF0;
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f023 030f 	bic.w	r3, r3, #15
 8001e4c:	73bb      	strb	r3, [r7, #14]

   HAL_GPIO_WritePin(RS_PORT, RS_PIN, 1);
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e54:	4818      	ldr	r0, [pc, #96]	; (8001eb8 <LCD_Write_Char+0x84>)
 8001e56:	f001 f851 	bl	8002efc <HAL_GPIO_WritePin>

   LCD_DATA(High4>>4);
 8001e5a:	7bbb      	ldrb	r3, [r7, #14]
 8001e5c:	091b      	lsrs	r3, r3, #4
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff ff35 	bl	8001cd0 <LCD_DATA>
   HAL_GPIO_WritePin(EN_PORT, EN_PIN, 1);
 8001e66:	2201      	movs	r2, #1
 8001e68:	2140      	movs	r1, #64	; 0x40
 8001e6a:	4814      	ldr	r0, [pc, #80]	; (8001ebc <LCD_Write_Char+0x88>)
 8001e6c:	f001 f846 	bl	8002efc <HAL_GPIO_WritePin>
   HAL_Delay(10);
 8001e70:	200a      	movs	r0, #10
 8001e72:	f000 fd79 	bl	8002968 <HAL_Delay>
   HAL_GPIO_WritePin(EN_PORT, EN_PIN, 0);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2140      	movs	r1, #64	; 0x40
 8001e7a:	4810      	ldr	r0, [pc, #64]	; (8001ebc <LCD_Write_Char+0x88>)
 8001e7c:	f001 f83e 	bl	8002efc <HAL_GPIO_WritePin>
   HAL_Delay(10);
 8001e80:	200a      	movs	r0, #10
 8001e82:	f000 fd71 	bl	8002968 <HAL_Delay>

   LCD_DATA(Low4);
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ff21 	bl	8001cd0 <LCD_DATA>
   HAL_GPIO_WritePin(EN_PORT, EN_PIN, 1);
 8001e8e:	2201      	movs	r2, #1
 8001e90:	2140      	movs	r1, #64	; 0x40
 8001e92:	480a      	ldr	r0, [pc, #40]	; (8001ebc <LCD_Write_Char+0x88>)
 8001e94:	f001 f832 	bl	8002efc <HAL_GPIO_WritePin>
   HAL_Delay(10);
 8001e98:	200a      	movs	r0, #10
 8001e9a:	f000 fd65 	bl	8002968 <HAL_Delay>
   HAL_GPIO_WritePin(EN_PORT, EN_PIN, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2140      	movs	r1, #64	; 0x40
 8001ea2:	4806      	ldr	r0, [pc, #24]	; (8001ebc <LCD_Write_Char+0x88>)
 8001ea4:	f001 f82a 	bl	8002efc <HAL_GPIO_WritePin>
   HAL_Delay(10);
 8001ea8:	200a      	movs	r0, #10
 8001eaa:	f000 fd5d 	bl	8002968 <HAL_Delay>
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40020400 	.word	0x40020400
 8001ebc:	40020800 	.word	0x40020800

08001ec0 <LCD_Write_String>:
void LCD_Write_String(char *str)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    int i;
    for(i=0;str[i]!='\0';i++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	e009      	b.n	8001ee2 <LCD_Write_String+0x22>
       LCD_Write_Char(str[i]);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ffac 	bl	8001e34 <LCD_Write_Char>
    for(i=0;str[i]!='\0';i++)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1ef      	bne.n	8001ece <LCD_Write_String+0xe>
}
 8001eee:	bf00      	nop
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b0dc      	sub	sp, #368	; 0x170
 8001efc:	af02      	add	r7, sp, #8

	uint16_t size;
	uint8_t Data[256];
	DeviceData deviceData;
	DeviceData deviceDataCached;
	memset(&deviceData, 0, sizeof (deviceData));
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	2210      	movs	r2, #16
 8001f04:	2100      	movs	r1, #0
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 fd58 	bl	80059bc <memset>
	memset(&deviceDataCached, 0, sizeof (deviceDataCached));
 8001f0c:	f107 030c 	add.w	r3, r7, #12
 8001f10:	2210      	movs	r2, #16
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f003 fd51 	bl	80059bc <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f1a:	f000 fcb3 	bl	8002884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f1e:	f000 f90f 	bl	8002140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f22:	f000 f9f3 	bl	800230c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001f26:	f000 f9c7 	bl	80022b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001f2a:	f000 f969 	bl	8002200 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001f2e:	f000 f995 	bl	800225c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(100);
 8001f32:	2064      	movs	r0, #100	; 0x64
 8001f34:	f000 fd18 	bl	8002968 <HAL_Delay>

  LCD_Init();
 8001f38:	f7ff ff48 	bl	8001dcc <LCD_Init>
//// 		 	  	  HAL_Delay(2000);
//// 		 	  	  lcd_clear();


//  TODO: log to usb
	size = sprintf((char *)Data,"SystemStart\r\n");
 8001f3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f40:	4974      	ldr	r1, [pc, #464]	; (8002114 <main+0x21c>)
 8001f42:	4618      	mov	r0, r3
 8001f44:	f003 fe0c 	bl	8005b60 <siprintf>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
	HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001f4e:	f8b7 2166 	ldrh.w	r2, [r7, #358]	; 0x166
 8001f52:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5a:	486f      	ldr	r0, [pc, #444]	; (8002118 <main+0x220>)
 8001f5c:	f003 fa11 	bl	8005382 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  BH1750_device_t* lumen = BH1750_init_dev_struct(&hi2c1, "test device", true);
 8001f60:	2201      	movs	r2, #1
 8001f62:	496e      	ldr	r1, [pc, #440]	; (800211c <main+0x224>)
 8001f64:	486e      	ldr	r0, [pc, #440]	; (8002120 <main+0x228>)
 8001f66:	f7ff f805 	bl	8000f74 <BH1750_init_dev_struct>
 8001f6a:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
  BH1750_init_dev(lumen);
 8001f6e:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8001f72:	f7ff f845 	bl	8001000 <BH1750_init_dev>

  bmp280_init_default_params(&bmp280.params);
 8001f76:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001f7a:	332c      	adds	r3, #44	; 0x2c
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff f8b5 	bl	80010ec <bmp280_init_default_params>
  bmp280.addr = BMP280_I2C_ADDRESS_0;
 8001f82:	2376      	movs	r3, #118	; 0x76
 8001f84:	f8a7 3150 	strh.w	r3, [r7, #336]	; 0x150
  bmp280.i2c = &hi2c3;
 8001f88:	4b66      	ldr	r3, [pc, #408]	; (8002124 <main+0x22c>)
 8001f8a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154

  while (!bmp280_init(&bmp280, &bmp280.params))
 8001f8e:	e00b      	b.n	8001fa8 <main+0xb0>
  {
  	size = sprintf((char *)Data, "BMP280 initialization failed\n");
 8001f90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f94:	4964      	ldr	r1, [pc, #400]	; (8002128 <main+0x230>)
 8001f96:	4618      	mov	r0, r3
 8001f98:	f003 fde2 	bl	8005b60 <siprintf>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
  	// TODO: logs over USB
//  		HAL_UART_Transmit(&huart1, Data, size, 1000);
	HAL_Delay(100);
 8001fa2:	2064      	movs	r0, #100	; 0x64
 8001fa4:	f000 fce0 	bl	8002968 <HAL_Delay>
  while (!bmp280_init(&bmp280, &bmp280.params))
 8001fa8:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001fac:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001fb0:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001fb4:	4611      	mov	r1, r2
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fa12 	bl	80013e0 <bmp280_init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	f083 0301 	eor.w	r3, r3, #1
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1e3      	bne.n	8001f90 <main+0x98>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if (measureData)
 8001fc8:	4b58      	ldr	r3, [pc, #352]	; (800212c <main+0x234>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0fb      	beq.n	8001fc8 <main+0xd0>
//		 	  	  HAL_Delay(1000);
//		 	  	  lcd_put_cur(1, 0);
//		 	  	  lcd_send_string("CONTROLLERSTECH");
//		 	  	  HAL_Delay(2000);
//		 	  	  lcd_clear();
		lumen->poll(lumen, &deviceData);
 8001fd0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	f107 021c 	add.w	r2, r7, #28
 8001fda:	4611      	mov	r1, r2
 8001fdc:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8001fe0:	4798      	blx	r3
		HAL_Delay(100);
 8001fe2:	2064      	movs	r0, #100	; 0x64
 8001fe4:	f000 fcc0 	bl	8002968 <HAL_Delay>

		readTempAndHumidity(&hi2c1, &deviceData);
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	484c      	ldr	r0, [pc, #304]	; (8002120 <main+0x228>)
 8001ff0:	f7ff fd9a 	bl	8001b28 <readTempAndHumidity>
		HAL_Delay(100);
 8001ff4:	2064      	movs	r0, #100	; 0x64
 8001ff6:	f000 fcb7 	bl	8002968 <HAL_Delay>

		bmp280_read_float(&bmp280, &deviceData);
 8001ffa:	f107 021c 	add.w	r2, r7, #28
 8001ffe:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff fd5b 	bl	8001ac0 <bmp280_read_float>
//			size = sprintf((char *)Data,"Wrong temperature2\r\n");
//			HAL_UART_Transmit(&huart2, Data, size, 1000);
//
//		}

		if (checkData(&deviceData, &deviceDataCached))
 800200a:	f107 020c 	add.w	r2, r7, #12
 800200e:	f107 031c 	add.w	r3, r7, #28
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f000 fa2b 	bl	8002470 <checkData>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d073      	beq.n	8002108 <main+0x210>
		{
			size = sprintf((char *)Data,"Lumen: %d lm; Temperature: %.d C; Humidity: %d %%; Pressure: %.d hPA\r\n",
					(int)deviceData.BH1750_Lumens,
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	899b      	ldrh	r3, [r3, #12]
			size = sprintf((char *)Data,"Lumen: %d lm; Temperature: %.d C; Humidity: %d %%; Pressure: %.d hPA\r\n",
 8002026:	461a      	mov	r2, r3
					(int)deviceData.HTU21D_Temperature,
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	edd3 7a00 	vldr	s15, [r3]
			size = sprintf((char *)Data,"Lumen: %d lm; Temperature: %.d C; Humidity: %d %%; Pressure: %.d hPA\r\n",
 8002030:	eebd 7ae7 	vcvt.s32.f32	s14, s15
					(int)deviceData.HTU21D_Humidity,
 8002034:	f107 031c 	add.w	r3, r7, #28
 8002038:	edd3 7a01 	vldr	s15, [r3, #4]
			size = sprintf((char *)Data,"Lumen: %d lm; Temperature: %.d C; Humidity: %d %%; Pressure: %.d hPA\r\n",
 800203c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002040:	ee17 1a90 	vmov	r1, s15
					(int)deviceData.BMP280_Pressure);
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	edd3 7a02 	vldr	s15, [r3, #8]
			size = sprintf((char *)Data,"Lumen: %d lm; Temperature: %.d C; Humidity: %d %%; Pressure: %.d hPA\r\n",
 800204c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002050:	ee17 3a90 	vmov	r3, s15
 8002054:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002058:	9301      	str	r3, [sp, #4]
 800205a:	9100      	str	r1, [sp, #0]
 800205c:	ee17 3a10 	vmov	r3, s14
 8002060:	4933      	ldr	r1, [pc, #204]	; (8002130 <main+0x238>)
 8002062:	f003 fd7d 	bl	8005b60 <siprintf>
 8002066:	4603      	mov	r3, r0
 8002068:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
			deviceDataCached.BH1750_Lumens = deviceData.BH1750_Lumens;
 800206c:	f107 031c 	add.w	r3, r7, #28
 8002070:	899a      	ldrh	r2, [r3, #12]
 8002072:	f107 030c 	add.w	r3, r7, #12
 8002076:	819a      	strh	r2, [r3, #12]
			deviceDataCached.BMP280_Pressure = deviceData.BMP280_Pressure;
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	f107 030c 	add.w	r3, r7, #12
 8002082:	609a      	str	r2, [r3, #8]
			deviceDataCached.HTU21D_Humidity = deviceData.HTU21D_Humidity;
 8002084:	f107 031c 	add.w	r3, r7, #28
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	605a      	str	r2, [r3, #4]
			deviceDataCached.HTU21D_Temperature = deviceData.HTU21D_Temperature;
 8002090:	f107 031c 	add.w	r3, r7, #28
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	f107 030c 	add.w	r3, r7, #12
 800209a:	601a      	str	r2, [r3, #0]

			// L: lm
			// T: C
			// H: %
			// P: hPa
			char LCD_Data_Lumen[3] = "";
 800209c:	f107 0308 	add.w	r3, r7, #8
 80020a0:	4a24      	ldr	r2, [pc, #144]	; (8002134 <main+0x23c>)
 80020a2:	7812      	ldrb	r2, [r2, #0]
 80020a4:	701a      	strb	r2, [r3, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	2200      	movs	r2, #0
 80020aa:	801a      	strh	r2, [r3, #0]
			char LCD_Data_Lumen_2[8]="";
 80020ac:	463b      	mov	r3, r7
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]

			itoa(deviceData.BH1750_Lumens, LCD_Data_Lumen, 10);
 80020b6:	f107 031c 	add.w	r3, r7, #28
 80020ba:	899b      	ldrh	r3, [r3, #12]
 80020bc:	4618      	mov	r0, r3
 80020be:	f107 0308 	add.w	r3, r7, #8
 80020c2:	220a      	movs	r2, #10
 80020c4:	4619      	mov	r1, r3
 80020c6:	f003 fc6f 	bl	80059a8 <itoa>
			sprintf(LCD_Data_Lumen_2, "L:%s", LCD_Data_Lumen);
 80020ca:	f107 0208 	add.w	r2, r7, #8
 80020ce:	463b      	mov	r3, r7
 80020d0:	4919      	ldr	r1, [pc, #100]	; (8002138 <main+0x240>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f003 fd44 	bl	8005b60 <siprintf>
//			char LCD_Data_Temperature[8];
//			sprintf(LCD_Data_Temperature, "T:%cC", itoa(deviceData.HTU21D_Temperature));
//			uint8_t LCD_Data_Humidity[8];
//			uint8_t LCD_Data_Pascal[8];
			// TODO: logs via USB
			HAL_UART_Transmit(&huart2, Data, size, 1000);
 80020d8:	f8b7 2166 	ldrh.w	r2, [r7, #358]	; 0x166
 80020dc:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80020e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e4:	480c      	ldr	r0, [pc, #48]	; (8002118 <main+0x220>)
 80020e6:	f003 f94c 	bl	8005382 <HAL_UART_Transmit>
			LCD_Set_Cursor(1,1);
 80020ea:	2101      	movs	r1, #1
 80020ec:	2001      	movs	r0, #1
 80020ee:	f7ff fdb5 	bl	8001c5c <LCD_Set_Cursor>
			LCD_Write_String(LCD_Data_Lumen_2);
 80020f2:	463b      	mov	r3, r7
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff fee3 	bl	8001ec0 <LCD_Write_String>

//			LCD_Set_Cursor(1,8);
//			LCD_Write_String(LCD_Data_Temperature);

			LCD_Set_Cursor(2,7);
 80020fa:	2107      	movs	r1, #7
 80020fc:	2002      	movs	r0, #2
 80020fe:	f7ff fdad 	bl	8001c5c <LCD_Set_Cursor>
			LCD_Write_String("test");
 8002102:	480e      	ldr	r0, [pc, #56]	; (800213c <main+0x244>)
 8002104:	f7ff fedc 	bl	8001ec0 <LCD_Write_String>
		}



		HAL_Delay(500);
 8002108:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800210c:	f000 fc2c 	bl	8002968 <HAL_Delay>
	if (measureData)
 8002110:	e75a      	b.n	8001fc8 <main+0xd0>
 8002112:	bf00      	nop
 8002114:	080062f4 	.word	0x080062f4
 8002118:	20000144 	.word	0x20000144
 800211c:	08006304 	.word	0x08006304
 8002120:	200000f0 	.word	0x200000f0
 8002124:	2000009c 	.word	0x2000009c
 8002128:	08006310 	.word	0x08006310
 800212c:	2000008c 	.word	0x2000008c
 8002130:	08006330 	.word	0x08006330
 8002134:	08006388 	.word	0x08006388
 8002138:	08006378 	.word	0x08006378
 800213c:	08006380 	.word	0x08006380

08002140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b094      	sub	sp, #80	; 0x50
 8002144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002146:	f107 031c 	add.w	r3, r7, #28
 800214a:	2234      	movs	r2, #52	; 0x34
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f003 fc34 	bl	80059bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <SystemClock_Config+0xb8>)
 800216a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216c:	4a22      	ldr	r2, [pc, #136]	; (80021f8 <SystemClock_Config+0xb8>)
 800216e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002172:	6413      	str	r3, [r2, #64]	; 0x40
 8002174:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <SystemClock_Config+0xb8>)
 8002176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217c:	607b      	str	r3, [r7, #4]
 800217e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002180:	2300      	movs	r3, #0
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <SystemClock_Config+0xbc>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800218c:	4a1b      	ldr	r2, [pc, #108]	; (80021fc <SystemClock_Config+0xbc>)
 800218e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b19      	ldr	r3, [pc, #100]	; (80021fc <SystemClock_Config+0xbc>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021a0:	2302      	movs	r3, #2
 80021a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021a4:	2301      	movs	r3, #1
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021a8:	2310      	movs	r3, #16
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021b0:	f107 031c 	add.w	r3, r7, #28
 80021b4:	4618      	mov	r0, r3
 80021b6:	f002 fdf9 	bl	8004dac <HAL_RCC_OscConfig>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80021c0:	f000 f991 	bl	80024e6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c4:	230f      	movs	r3, #15
 80021c6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021da:	f107 0308 	add.w	r3, r7, #8
 80021de:	2100      	movs	r1, #0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f002 fb17 	bl	8004814 <HAL_RCC_ClockConfig>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80021ec:	f000 f97b 	bl	80024e6 <Error_Handler>
  }
}
 80021f0:	bf00      	nop
 80021f2:	3750      	adds	r7, #80	; 0x50
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40007000 	.word	0x40007000

08002200 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <MX_I2C1_Init+0x50>)
 8002206:	4a13      	ldr	r2, [pc, #76]	; (8002254 <MX_I2C1_Init+0x54>)
 8002208:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800220a:	4b11      	ldr	r3, [pc, #68]	; (8002250 <MX_I2C1_Init+0x50>)
 800220c:	4a12      	ldr	r2, [pc, #72]	; (8002258 <MX_I2C1_Init+0x58>)
 800220e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <MX_I2C1_Init+0x50>)
 8002212:	2200      	movs	r2, #0
 8002214:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <MX_I2C1_Init+0x50>)
 8002218:	2200      	movs	r2, #0
 800221a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <MX_I2C1_Init+0x50>)
 800221e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002222:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <MX_I2C1_Init+0x50>)
 8002226:	2200      	movs	r2, #0
 8002228:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <MX_I2C1_Init+0x50>)
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <MX_I2C1_Init+0x50>)
 8002232:	2200      	movs	r2, #0
 8002234:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <MX_I2C1_Init+0x50>)
 8002238:	2200      	movs	r2, #0
 800223a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800223c:	4804      	ldr	r0, [pc, #16]	; (8002250 <MX_I2C1_Init+0x50>)
 800223e:	f000 feb5 	bl	8002fac <HAL_I2C_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002248:	f000 f94d 	bl	80024e6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200000f0 	.word	0x200000f0
 8002254:	40005400 	.word	0x40005400
 8002258:	000186a0 	.word	0x000186a0

0800225c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <MX_I2C3_Init+0x50>)
 8002262:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <MX_I2C3_Init+0x54>)
 8002264:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_I2C3_Init+0x50>)
 8002268:	4a12      	ldr	r2, [pc, #72]	; (80022b4 <MX_I2C3_Init+0x58>)
 800226a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_I2C3_Init+0x50>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_I2C3_Init+0x50>)
 8002274:	2200      	movs	r2, #0
 8002276:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_I2C3_Init+0x50>)
 800227a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800227e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <MX_I2C3_Init+0x50>)
 8002282:	2200      	movs	r2, #0
 8002284:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002286:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_I2C3_Init+0x50>)
 8002288:	2200      	movs	r2, #0
 800228a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800228c:	4b07      	ldr	r3, [pc, #28]	; (80022ac <MX_I2C3_Init+0x50>)
 800228e:	2200      	movs	r2, #0
 8002290:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_I2C3_Init+0x50>)
 8002294:	2200      	movs	r2, #0
 8002296:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002298:	4804      	ldr	r0, [pc, #16]	; (80022ac <MX_I2C3_Init+0x50>)
 800229a:	f000 fe87 	bl	8002fac <HAL_I2C_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80022a4:	f000 f91f 	bl	80024e6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	2000009c 	.word	0x2000009c
 80022b0:	40005c00 	.word	0x40005c00
 80022b4:	000186a0 	.word	0x000186a0

080022b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022be:	4a12      	ldr	r2, [pc, #72]	; (8002308 <MX_USART2_UART_Init+0x50>)
 80022c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022c2:	4b10      	ldr	r3, [pc, #64]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ca:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d0:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022de:	220c      	movs	r2, #12
 80022e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ee:	4805      	ldr	r0, [pc, #20]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022f0:	f002 fffa 	bl	80052e8 <HAL_UART_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022fa:	f000 f8f4 	bl	80024e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000144 	.word	0x20000144
 8002308:	40004400 	.word	0x40004400

0800230c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	; 0x28
 8002310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
 8002320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b4e      	ldr	r3, [pc, #312]	; (8002460 <MX_GPIO_Init+0x154>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a4d      	ldr	r2, [pc, #308]	; (8002460 <MX_GPIO_Init+0x154>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b4b      	ldr	r3, [pc, #300]	; (8002460 <MX_GPIO_Init+0x154>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	4b47      	ldr	r3, [pc, #284]	; (8002460 <MX_GPIO_Init+0x154>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a46      	ldr	r2, [pc, #280]	; (8002460 <MX_GPIO_Init+0x154>)
 8002348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b44      	ldr	r3, [pc, #272]	; (8002460 <MX_GPIO_Init+0x154>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	4b40      	ldr	r3, [pc, #256]	; (8002460 <MX_GPIO_Init+0x154>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	4a3f      	ldr	r2, [pc, #252]	; (8002460 <MX_GPIO_Init+0x154>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6313      	str	r3, [r2, #48]	; 0x30
 800236a:	4b3d      	ldr	r3, [pc, #244]	; (8002460 <MX_GPIO_Init+0x154>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60bb      	str	r3, [r7, #8]
 8002374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	4b39      	ldr	r3, [pc, #228]	; (8002460 <MX_GPIO_Init+0x154>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	4a38      	ldr	r2, [pc, #224]	; (8002460 <MX_GPIO_Init+0x154>)
 8002380:	f043 0302 	orr.w	r3, r3, #2
 8002384:	6313      	str	r3, [r2, #48]	; 0x30
 8002386:	4b36      	ldr	r3, [pc, #216]	; (8002460 <MX_GPIO_Init+0x154>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002392:	2200      	movs	r2, #0
 8002394:	f44f 51c1 	mov.w	r1, #6176	; 0x1820
 8002398:	4832      	ldr	r0, [pc, #200]	; (8002464 <MX_GPIO_Init+0x158>)
 800239a:	f000 fdaf 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800239e:	2200      	movs	r2, #0
 80023a0:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80023a4:	4830      	ldr	r0, [pc, #192]	; (8002468 <MX_GPIO_Init+0x15c>)
 80023a6:	f000 fda9 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80023aa:	2200      	movs	r2, #0
 80023ac:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80023b0:	482e      	ldr	r0, [pc, #184]	; (800246c <MX_GPIO_Init+0x160>)
 80023b2:	f000 fda3 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023bc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80023c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	4826      	ldr	r0, [pc, #152]	; (8002468 <MX_GPIO_Init+0x15c>)
 80023ce:	f000 fc01 	bl	8002bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 80023d2:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 80023d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d8:	2301      	movs	r3, #1
 80023da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	4619      	mov	r1, r3
 80023ea:	481e      	ldr	r0, [pc, #120]	; (8002464 <MX_GPIO_Init+0x158>)
 80023ec:	f000 fbf2 	bl	8002bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 80023f0:	f44f 73b0 	mov.w	r3, #352	; 0x160
 80023f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fe:	2300      	movs	r3, #0
 8002400:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002402:	f107 0314 	add.w	r3, r7, #20
 8002406:	4619      	mov	r1, r3
 8002408:	4817      	ldr	r0, [pc, #92]	; (8002468 <MX_GPIO_Init+0x15c>)
 800240a:	f000 fbe3 	bl	8002bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800240e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002414:	2301      	movs	r3, #1
 8002416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	4811      	ldr	r0, [pc, #68]	; (800246c <MX_GPIO_Init+0x160>)
 8002428:	f000 fbd4 	bl	8002bd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800242c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002432:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243c:	f107 0314 	add.w	r3, r7, #20
 8002440:	4619      	mov	r1, r3
 8002442:	480a      	ldr	r0, [pc, #40]	; (800246c <MX_GPIO_Init+0x160>)
 8002444:	f000 fbc6 	bl	8002bd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002448:	2200      	movs	r2, #0
 800244a:	2100      	movs	r1, #0
 800244c:	2028      	movs	r0, #40	; 0x28
 800244e:	f000 fb8a 	bl	8002b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002452:	2028      	movs	r0, #40	; 0x28
 8002454:	f000 fba3 	bl	8002b9e <HAL_NVIC_EnableIRQ>

}
 8002458:	bf00      	nop
 800245a:	3728      	adds	r7, #40	; 0x28
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40023800 	.word	0x40023800
 8002464:	40020000 	.word	0x40020000
 8002468:	40020800 	.word	0x40020800
 800246c:	40020400 	.word	0x40020400

08002470 <checkData>:

/* USER CODE BEGIN 4 */
bool checkData(DeviceData *deviceData, DeviceData *deviceDataCached)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
	if (deviceData->BH1750_Lumens != deviceDataCached->BH1750_Lumens)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	899a      	ldrh	r2, [r3, #12]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	899b      	ldrh	r3, [r3, #12]
 8002482:	429a      	cmp	r2, r3
 8002484:	d001      	beq.n	800248a <checkData+0x1a>
		return true;
 8002486:	2301      	movs	r3, #1
 8002488:	e027      	b.n	80024da <checkData+0x6a>
	else if (deviceData->BMP280_Pressure != deviceDataCached->BMP280_Pressure)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	edd3 7a02 	vldr	s15, [r3, #8]
 8002496:	eeb4 7a67 	vcmp.f32	s14, s15
 800249a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249e:	d001      	beq.n	80024a4 <checkData+0x34>
		return true;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e01a      	b.n	80024da <checkData+0x6a>
	else if (deviceData->HTU21D_Humidity != deviceDataCached->HTU21D_Humidity)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80024b0:	eeb4 7a67 	vcmp.f32	s14, s15
 80024b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b8:	d001      	beq.n	80024be <checkData+0x4e>
		return true;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e00d      	b.n	80024da <checkData+0x6a>
	else if (deviceData->HTU21D_Temperature != deviceDataCached->HTU21D_Temperature)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	ed93 7a00 	vldr	s14, [r3]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80024ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d2:	d001      	beq.n	80024d8 <checkData+0x68>
		return true;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <checkData+0x6a>

	return false;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ea:	b672      	cpsid	i
}
 80024ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024ee:	e7fe      	b.n	80024ee <Error_Handler+0x8>

080024f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
 80024fa:	4b10      	ldr	r3, [pc, #64]	; (800253c <HAL_MspInit+0x4c>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fe:	4a0f      	ldr	r2, [pc, #60]	; (800253c <HAL_MspInit+0x4c>)
 8002500:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002504:	6453      	str	r3, [r2, #68]	; 0x44
 8002506:	4b0d      	ldr	r3, [pc, #52]	; (800253c <HAL_MspInit+0x4c>)
 8002508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800250e:	607b      	str	r3, [r7, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	603b      	str	r3, [r7, #0]
 8002516:	4b09      	ldr	r3, [pc, #36]	; (800253c <HAL_MspInit+0x4c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	4a08      	ldr	r2, [pc, #32]	; (800253c <HAL_MspInit+0x4c>)
 800251c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002520:	6413      	str	r3, [r2, #64]	; 0x40
 8002522:	4b06      	ldr	r3, [pc, #24]	; (800253c <HAL_MspInit+0x4c>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	603b      	str	r3, [r7, #0]
 800252c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800252e:	2007      	movs	r0, #7
 8002530:	f000 fb0e 	bl	8002b50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40023800 	.word	0x40023800

08002540 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08c      	sub	sp, #48	; 0x30
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a42      	ldr	r2, [pc, #264]	; (8002668 <HAL_I2C_MspInit+0x128>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d12d      	bne.n	80025be <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	4b41      	ldr	r3, [pc, #260]	; (800266c <HAL_I2C_MspInit+0x12c>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	4a40      	ldr	r2, [pc, #256]	; (800266c <HAL_I2C_MspInit+0x12c>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	6313      	str	r3, [r2, #48]	; 0x30
 8002572:	4b3e      	ldr	r3, [pc, #248]	; (800266c <HAL_I2C_MspInit+0x12c>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800257e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002584:	2312      	movs	r3, #18
 8002586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258c:	2303      	movs	r3, #3
 800258e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002590:	2304      	movs	r3, #4
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002594:	f107 031c 	add.w	r3, r7, #28
 8002598:	4619      	mov	r1, r3
 800259a:	4835      	ldr	r0, [pc, #212]	; (8002670 <HAL_I2C_MspInit+0x130>)
 800259c:	f000 fb1a 	bl	8002bd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	4b31      	ldr	r3, [pc, #196]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	4a30      	ldr	r2, [pc, #192]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025ae:	6413      	str	r3, [r2, #64]	; 0x40
 80025b0:	4b2e      	ldr	r3, [pc, #184]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80025bc:	e04f      	b.n	800265e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a2c      	ldr	r2, [pc, #176]	; (8002674 <HAL_I2C_MspInit+0x134>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d14a      	bne.n	800265e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	4b27      	ldr	r3, [pc, #156]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d0:	4a26      	ldr	r2, [pc, #152]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6313      	str	r3, [r2, #48]	; 0x30
 80025d8:	4b24      	ldr	r3, [pc, #144]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	4b20      	ldr	r3, [pc, #128]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	4a1f      	ldr	r2, [pc, #124]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025ee:	f043 0302 	orr.w	r3, r3, #2
 80025f2:	6313      	str	r3, [r2, #48]	; 0x30
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <HAL_I2C_MspInit+0x12c>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002600:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002606:	2312      	movs	r3, #18
 8002608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260e:	2303      	movs	r3, #3
 8002610:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002612:	2304      	movs	r3, #4
 8002614:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002616:	f107 031c 	add.w	r3, r7, #28
 800261a:	4619      	mov	r1, r3
 800261c:	4816      	ldr	r0, [pc, #88]	; (8002678 <HAL_I2C_MspInit+0x138>)
 800261e:	f000 fad9 	bl	8002bd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002622:	2310      	movs	r3, #16
 8002624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002626:	2312      	movs	r3, #18
 8002628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262e:	2303      	movs	r3, #3
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002632:	2304      	movs	r3, #4
 8002634:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002636:	f107 031c 	add.w	r3, r7, #28
 800263a:	4619      	mov	r1, r3
 800263c:	480c      	ldr	r0, [pc, #48]	; (8002670 <HAL_I2C_MspInit+0x130>)
 800263e:	f000 fac9 	bl	8002bd4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	4b09      	ldr	r3, [pc, #36]	; (800266c <HAL_I2C_MspInit+0x12c>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	4a08      	ldr	r2, [pc, #32]	; (800266c <HAL_I2C_MspInit+0x12c>)
 800264c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002650:	6413      	str	r3, [r2, #64]	; 0x40
 8002652:	4b06      	ldr	r3, [pc, #24]	; (800266c <HAL_I2C_MspInit+0x12c>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
}
 800265e:	bf00      	nop
 8002660:	3730      	adds	r7, #48	; 0x30
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40005400 	.word	0x40005400
 800266c:	40023800 	.word	0x40023800
 8002670:	40020400 	.word	0x40020400
 8002674:	40005c00 	.word	0x40005c00
 8002678:	40020000 	.word	0x40020000

0800267c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 0314 	add.w	r3, r7, #20
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a19      	ldr	r2, [pc, #100]	; (8002700 <HAL_UART_MspInit+0x84>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d12b      	bne.n	80026f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
 80026a2:	4b18      	ldr	r3, [pc, #96]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	4a17      	ldr	r2, [pc, #92]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ac:	6413      	str	r3, [r2, #64]	; 0x40
 80026ae:	4b15      	ldr	r3, [pc, #84]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	4b11      	ldr	r3, [pc, #68]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a10      	ldr	r2, [pc, #64]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <HAL_UART_MspInit+0x88>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026d6:	230c      	movs	r3, #12
 80026d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e2:	2303      	movs	r3, #3
 80026e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026e6:	2307      	movs	r3, #7
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 0314 	add.w	r3, r7, #20
 80026ee:	4619      	mov	r1, r3
 80026f0:	4805      	ldr	r0, [pc, #20]	; (8002708 <HAL_UART_MspInit+0x8c>)
 80026f2:	f000 fa6f 	bl	8002bd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026f6:	bf00      	nop
 80026f8:	3728      	adds	r7, #40	; 0x28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40004400 	.word	0x40004400
 8002704:	40023800 	.word	0x40023800
 8002708:	40020000 	.word	0x40020000

0800270c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002710:	e7fe      	b.n	8002710 <NMI_Handler+0x4>

08002712 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002716:	e7fe      	b.n	8002716 <HardFault_Handler+0x4>

08002718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800271c:	e7fe      	b.n	800271c <MemManage_Handler+0x4>

0800271e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002722:	e7fe      	b.n	8002722 <BusFault_Handler+0x4>

08002724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002728:	e7fe      	b.n	8002728 <UsageFault_Handler+0x4>

0800272a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002758:	f000 f8e6 	bl	8002928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}

08002760 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002764:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002768:	f000 fbfc 	bl	8002f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800276c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002770:	f000 fbf8 	bl	8002f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002774:	2120      	movs	r1, #32
 8002776:	4808      	ldr	r0, [pc, #32]	; (8002798 <EXTI15_10_IRQHandler+0x38>)
 8002778:	f000 fbd9 	bl	8002f2e <HAL_GPIO_TogglePin>
  if (measureData !=1)
 800277c:	4b07      	ldr	r3, [pc, #28]	; (800279c <EXTI15_10_IRQHandler+0x3c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d003      	beq.n	800278c <EXTI15_10_IRQHandler+0x2c>
	  // TODO: add log
	  measureData = 1;
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <EXTI15_10_IRQHandler+0x3c>)
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
  else
	  // TODO: add log
	  measureData = 0;
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800278a:	e002      	b.n	8002792 <EXTI15_10_IRQHandler+0x32>
	  measureData = 0;
 800278c:	4b03      	ldr	r3, [pc, #12]	; (800279c <EXTI15_10_IRQHandler+0x3c>)
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40020000 	.word	0x40020000
 800279c:	2000008c 	.word	0x2000008c

080027a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027a8:	4a14      	ldr	r2, [pc, #80]	; (80027fc <_sbrk+0x5c>)
 80027aa:	4b15      	ldr	r3, [pc, #84]	; (8002800 <_sbrk+0x60>)
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <_sbrk+0x64>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d102      	bne.n	80027c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027bc:	4b11      	ldr	r3, [pc, #68]	; (8002804 <_sbrk+0x64>)
 80027be:	4a12      	ldr	r2, [pc, #72]	; (8002808 <_sbrk+0x68>)
 80027c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <_sbrk+0x64>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4413      	add	r3, r2
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d207      	bcs.n	80027e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027d0:	f003 f8a8 	bl	8005924 <__errno>
 80027d4:	4603      	mov	r3, r0
 80027d6:	220c      	movs	r2, #12
 80027d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027de:	e009      	b.n	80027f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027e0:	4b08      	ldr	r3, [pc, #32]	; (8002804 <_sbrk+0x64>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027e6:	4b07      	ldr	r3, [pc, #28]	; (8002804 <_sbrk+0x64>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4413      	add	r3, r2
 80027ee:	4a05      	ldr	r2, [pc, #20]	; (8002804 <_sbrk+0x64>)
 80027f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027f2:	68fb      	ldr	r3, [r7, #12]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20020000 	.word	0x20020000
 8002800:	00000400 	.word	0x00000400
 8002804:	20000090 	.word	0x20000090
 8002808:	200001a0 	.word	0x200001a0

0800280c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <SystemInit+0x20>)
 8002812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002816:	4a05      	ldr	r2, [pc, #20]	; (800282c <SystemInit+0x20>)
 8002818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800281c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002830:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002868 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002834:	480d      	ldr	r0, [pc, #52]	; (800286c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002836:	490e      	ldr	r1, [pc, #56]	; (8002870 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002838:	4a0e      	ldr	r2, [pc, #56]	; (8002874 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800283a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800283c:	e002      	b.n	8002844 <LoopCopyDataInit>

0800283e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800283e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002842:	3304      	adds	r3, #4

08002844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002848:	d3f9      	bcc.n	800283e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800284a:	4a0b      	ldr	r2, [pc, #44]	; (8002878 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800284c:	4c0b      	ldr	r4, [pc, #44]	; (800287c <LoopFillZerobss+0x26>)
  movs r3, #0
 800284e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002850:	e001      	b.n	8002856 <LoopFillZerobss>

08002852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002854:	3204      	adds	r2, #4

08002856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002858:	d3fb      	bcc.n	8002852 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800285a:	f7ff ffd7 	bl	800280c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800285e:	f003 f867 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002862:	f7ff fb49 	bl	8001ef8 <main>
  bx  lr    
 8002866:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800286c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002870:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002874:	0800640c 	.word	0x0800640c
  ldr r2, =_sbss
 8002878:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800287c:	2000019c 	.word	0x2000019c

08002880 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002880:	e7fe      	b.n	8002880 <ADC_IRQHandler>
	...

08002884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002888:	4b0e      	ldr	r3, [pc, #56]	; (80028c4 <HAL_Init+0x40>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a0d      	ldr	r2, [pc, #52]	; (80028c4 <HAL_Init+0x40>)
 800288e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002892:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <HAL_Init+0x40>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a0a      	ldr	r2, [pc, #40]	; (80028c4 <HAL_Init+0x40>)
 800289a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800289e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a0:	4b08      	ldr	r3, [pc, #32]	; (80028c4 <HAL_Init+0x40>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a07      	ldr	r2, [pc, #28]	; (80028c4 <HAL_Init+0x40>)
 80028a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ac:	2003      	movs	r0, #3
 80028ae:	f000 f94f 	bl	8002b50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028b2:	2000      	movs	r0, #0
 80028b4:	f000 f808 	bl	80028c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b8:	f7ff fe1a 	bl	80024f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023c00 	.word	0x40023c00

080028c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028d0:	4b12      	ldr	r3, [pc, #72]	; (800291c <HAL_InitTick+0x54>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <HAL_InitTick+0x58>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	4619      	mov	r1, r3
 80028da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028de:	fbb3 f3f1 	udiv	r3, r3, r1
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f967 	bl	8002bba <HAL_SYSTICK_Config>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e00e      	b.n	8002914 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b0f      	cmp	r3, #15
 80028fa:	d80a      	bhi.n	8002912 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028fc:	2200      	movs	r2, #0
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002904:	f000 f92f 	bl	8002b66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002908:	4a06      	ldr	r2, [pc, #24]	; (8002924 <HAL_InitTick+0x5c>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	e000      	b.n	8002914 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
}
 8002914:	4618      	mov	r0, r3
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000000 	.word	0x20000000
 8002920:	20000008 	.word	0x20000008
 8002924:	20000004 	.word	0x20000004

08002928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800292c:	4b06      	ldr	r3, [pc, #24]	; (8002948 <HAL_IncTick+0x20>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	4b06      	ldr	r3, [pc, #24]	; (800294c <HAL_IncTick+0x24>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4413      	add	r3, r2
 8002938:	4a04      	ldr	r2, [pc, #16]	; (800294c <HAL_IncTick+0x24>)
 800293a:	6013      	str	r3, [r2, #0]
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	20000008 	.word	0x20000008
 800294c:	20000188 	.word	0x20000188

08002950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  return uwTick;
 8002954:	4b03      	ldr	r3, [pc, #12]	; (8002964 <HAL_GetTick+0x14>)
 8002956:	681b      	ldr	r3, [r3, #0]
}
 8002958:	4618      	mov	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	20000188 	.word	0x20000188

08002968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002970:	f7ff ffee 	bl	8002950 <HAL_GetTick>
 8002974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002980:	d005      	beq.n	800298e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002982:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <HAL_Delay+0x44>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4413      	add	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800298e:	bf00      	nop
 8002990:	f7ff ffde 	bl	8002950 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	429a      	cmp	r2, r3
 800299e:	d8f7      	bhi.n	8002990 <HAL_Delay+0x28>
  {
  }
}
 80029a0:	bf00      	nop
 80029a2:	bf00      	nop
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000008 	.word	0x20000008

080029b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f003 0307 	and.w	r3, r3, #7
 80029be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029c0:	4b0c      	ldr	r3, [pc, #48]	; (80029f4 <__NVIC_SetPriorityGrouping+0x44>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029cc:	4013      	ands	r3, r2
 80029ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029e2:	4a04      	ldr	r2, [pc, #16]	; (80029f4 <__NVIC_SetPriorityGrouping+0x44>)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	60d3      	str	r3, [r2, #12]
}
 80029e8:	bf00      	nop
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	e000ed00 	.word	0xe000ed00

080029f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029fc:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <__NVIC_GetPriorityGrouping+0x18>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	0a1b      	lsrs	r3, r3, #8
 8002a02:	f003 0307 	and.w	r3, r3, #7
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	db0b      	blt.n	8002a3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	f003 021f 	and.w	r2, r3, #31
 8002a2c:	4907      	ldr	r1, [pc, #28]	; (8002a4c <__NVIC_EnableIRQ+0x38>)
 8002a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a32:	095b      	lsrs	r3, r3, #5
 8002a34:	2001      	movs	r0, #1
 8002a36:	fa00 f202 	lsl.w	r2, r0, r2
 8002a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000e100 	.word	0xe000e100

08002a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	6039      	str	r1, [r7, #0]
 8002a5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	db0a      	blt.n	8002a7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	490c      	ldr	r1, [pc, #48]	; (8002a9c <__NVIC_SetPriority+0x4c>)
 8002a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6e:	0112      	lsls	r2, r2, #4
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	440b      	add	r3, r1
 8002a74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a78:	e00a      	b.n	8002a90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	4908      	ldr	r1, [pc, #32]	; (8002aa0 <__NVIC_SetPriority+0x50>)
 8002a80:	79fb      	ldrb	r3, [r7, #7]
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	3b04      	subs	r3, #4
 8002a88:	0112      	lsls	r2, r2, #4
 8002a8a:	b2d2      	uxtb	r2, r2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	761a      	strb	r2, [r3, #24]
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	e000e100 	.word	0xe000e100
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b089      	sub	sp, #36	; 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	f1c3 0307 	rsb	r3, r3, #7
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	bf28      	it	cs
 8002ac2:	2304      	movcs	r3, #4
 8002ac4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	3304      	adds	r3, #4
 8002aca:	2b06      	cmp	r3, #6
 8002acc:	d902      	bls.n	8002ad4 <NVIC_EncodePriority+0x30>
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	3b03      	subs	r3, #3
 8002ad2:	e000      	b.n	8002ad6 <NVIC_EncodePriority+0x32>
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	43da      	mvns	r2, r3
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	fa01 f303 	lsl.w	r3, r1, r3
 8002af6:	43d9      	mvns	r1, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002afc:	4313      	orrs	r3, r2
         );
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3724      	adds	r7, #36	; 0x24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b1c:	d301      	bcc.n	8002b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e00f      	b.n	8002b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b22:	4a0a      	ldr	r2, [pc, #40]	; (8002b4c <SysTick_Config+0x40>)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b2a:	210f      	movs	r1, #15
 8002b2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b30:	f7ff ff8e 	bl	8002a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <SysTick_Config+0x40>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3a:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <SysTick_Config+0x40>)
 8002b3c:	2207      	movs	r2, #7
 8002b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	e000e010 	.word	0xe000e010

08002b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ff29 	bl	80029b0 <__NVIC_SetPriorityGrouping>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b086      	sub	sp, #24
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b78:	f7ff ff3e 	bl	80029f8 <__NVIC_GetPriorityGrouping>
 8002b7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	6978      	ldr	r0, [r7, #20]
 8002b84:	f7ff ff8e 	bl	8002aa4 <NVIC_EncodePriority>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff5d 	bl	8002a50 <__NVIC_SetPriority>
}
 8002b96:	bf00      	nop
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b082      	sub	sp, #8
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff31 	bl	8002a14 <__NVIC_EnableIRQ>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ffa2 	bl	8002b0c <SysTick_Config>
 8002bc8:	4603      	mov	r3, r0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	; 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bde:	2300      	movs	r3, #0
 8002be0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	e165      	b.n	8002ebc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	4013      	ands	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	f040 8154 	bne.w	8002eb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d005      	beq.n	8002c26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d130      	bne.n	8002c88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	2203      	movs	r2, #3
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	43db      	mvns	r3, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	091b      	lsrs	r3, r3, #4
 8002c72:	f003 0201 	and.w	r2, r3, #1
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0303 	and.w	r3, r3, #3
 8002c90:	2b03      	cmp	r3, #3
 8002c92:	d017      	beq.n	8002cc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d123      	bne.n	8002d18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	08da      	lsrs	r2, r3, #3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3208      	adds	r2, #8
 8002cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	220f      	movs	r2, #15
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	691a      	ldr	r2, [r3, #16]
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	08da      	lsrs	r2, r3, #3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3208      	adds	r2, #8
 8002d12:	69b9      	ldr	r1, [r7, #24]
 8002d14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2203      	movs	r2, #3
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0203 	and.w	r2, r3, #3
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80ae 	beq.w	8002eb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	4b5d      	ldr	r3, [pc, #372]	; (8002ed4 <HAL_GPIO_Init+0x300>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d62:	4a5c      	ldr	r2, [pc, #368]	; (8002ed4 <HAL_GPIO_Init+0x300>)
 8002d64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d68:	6453      	str	r3, [r2, #68]	; 0x44
 8002d6a:	4b5a      	ldr	r3, [pc, #360]	; (8002ed4 <HAL_GPIO_Init+0x300>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d76:	4a58      	ldr	r2, [pc, #352]	; (8002ed8 <HAL_GPIO_Init+0x304>)
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	089b      	lsrs	r3, r3, #2
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	220f      	movs	r2, #15
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43db      	mvns	r3, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4013      	ands	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4f      	ldr	r2, [pc, #316]	; (8002edc <HAL_GPIO_Init+0x308>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d025      	beq.n	8002dee <HAL_GPIO_Init+0x21a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4e      	ldr	r2, [pc, #312]	; (8002ee0 <HAL_GPIO_Init+0x30c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d01f      	beq.n	8002dea <HAL_GPIO_Init+0x216>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a4d      	ldr	r2, [pc, #308]	; (8002ee4 <HAL_GPIO_Init+0x310>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d019      	beq.n	8002de6 <HAL_GPIO_Init+0x212>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a4c      	ldr	r2, [pc, #304]	; (8002ee8 <HAL_GPIO_Init+0x314>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d013      	beq.n	8002de2 <HAL_GPIO_Init+0x20e>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a4b      	ldr	r2, [pc, #300]	; (8002eec <HAL_GPIO_Init+0x318>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d00d      	beq.n	8002dde <HAL_GPIO_Init+0x20a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a4a      	ldr	r2, [pc, #296]	; (8002ef0 <HAL_GPIO_Init+0x31c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d007      	beq.n	8002dda <HAL_GPIO_Init+0x206>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a49      	ldr	r2, [pc, #292]	; (8002ef4 <HAL_GPIO_Init+0x320>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d101      	bne.n	8002dd6 <HAL_GPIO_Init+0x202>
 8002dd2:	2306      	movs	r3, #6
 8002dd4:	e00c      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002dd6:	2307      	movs	r3, #7
 8002dd8:	e00a      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002dda:	2305      	movs	r3, #5
 8002ddc:	e008      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002dde:	2304      	movs	r3, #4
 8002de0:	e006      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002de2:	2303      	movs	r3, #3
 8002de4:	e004      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e002      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e000      	b.n	8002df0 <HAL_GPIO_Init+0x21c>
 8002dee:	2300      	movs	r3, #0
 8002df0:	69fa      	ldr	r2, [r7, #28]
 8002df2:	f002 0203 	and.w	r2, r2, #3
 8002df6:	0092      	lsls	r2, r2, #2
 8002df8:	4093      	lsls	r3, r2
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e00:	4935      	ldr	r1, [pc, #212]	; (8002ed8 <HAL_GPIO_Init+0x304>)
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	089b      	lsrs	r3, r3, #2
 8002e06:	3302      	adds	r3, #2
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e0e:	4b3a      	ldr	r3, [pc, #232]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e32:	4a31      	ldr	r2, [pc, #196]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e38:	4b2f      	ldr	r3, [pc, #188]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	43db      	mvns	r3, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e5c:	4a26      	ldr	r2, [pc, #152]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e62:	4b25      	ldr	r3, [pc, #148]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e86:	4a1c      	ldr	r2, [pc, #112]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e8c:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	43db      	mvns	r3, r3
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eb0:	4a11      	ldr	r2, [pc, #68]	; (8002ef8 <HAL_GPIO_Init+0x324>)
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	61fb      	str	r3, [r7, #28]
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	2b0f      	cmp	r3, #15
 8002ec0:	f67f ae96 	bls.w	8002bf0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	3724      	adds	r7, #36	; 0x24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	40013800 	.word	0x40013800
 8002edc:	40020000 	.word	0x40020000
 8002ee0:	40020400 	.word	0x40020400
 8002ee4:	40020800 	.word	0x40020800
 8002ee8:	40020c00 	.word	0x40020c00
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40021400 	.word	0x40021400
 8002ef4:	40021800 	.word	0x40021800
 8002ef8:	40013c00 	.word	0x40013c00

08002efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	807b      	strh	r3, [r7, #2]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f0c:	787b      	ldrb	r3, [r7, #1]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f12:	887a      	ldrh	r2, [r7, #2]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f18:	e003      	b.n	8002f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f1a:	887b      	ldrh	r3, [r7, #2]
 8002f1c:	041a      	lsls	r2, r3, #16
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	619a      	str	r2, [r3, #24]
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b085      	sub	sp, #20
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	460b      	mov	r3, r1
 8002f38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f40:	887a      	ldrh	r2, [r7, #2]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4013      	ands	r3, r2
 8002f46:	041a      	lsls	r2, r3, #16
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	43d9      	mvns	r1, r3
 8002f4c:	887b      	ldrh	r3, [r7, #2]
 8002f4e:	400b      	ands	r3, r1
 8002f50:	431a      	orrs	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	619a      	str	r2, [r3, #24]
}
 8002f56:	bf00      	nop
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
	...

08002f64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f6e:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d006      	beq.n	8002f88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f7a:	4a05      	ldr	r2, [pc, #20]	; (8002f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f80:	88fb      	ldrh	r3, [r7, #6]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 f806 	bl	8002f94 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f88:	bf00      	nop
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40013c00 	.word	0x40013c00

08002f94 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e12b      	b.n	8003216 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d106      	bne.n	8002fd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f7ff fab4 	bl	8002540 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2224      	movs	r2, #36	; 0x24
 8002fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0201 	bic.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ffe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800300e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003010:	f001 fcf2 	bl	80049f8 <HAL_RCC_GetPCLK1Freq>
 8003014:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	4a81      	ldr	r2, [pc, #516]	; (8003220 <HAL_I2C_Init+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d807      	bhi.n	8003030 <HAL_I2C_Init+0x84>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4a80      	ldr	r2, [pc, #512]	; (8003224 <HAL_I2C_Init+0x278>)
 8003024:	4293      	cmp	r3, r2
 8003026:	bf94      	ite	ls
 8003028:	2301      	movls	r3, #1
 800302a:	2300      	movhi	r3, #0
 800302c:	b2db      	uxtb	r3, r3
 800302e:	e006      	b.n	800303e <HAL_I2C_Init+0x92>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4a7d      	ldr	r2, [pc, #500]	; (8003228 <HAL_I2C_Init+0x27c>)
 8003034:	4293      	cmp	r3, r2
 8003036:	bf94      	ite	ls
 8003038:	2301      	movls	r3, #1
 800303a:	2300      	movhi	r3, #0
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e0e7      	b.n	8003216 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	4a78      	ldr	r2, [pc, #480]	; (800322c <HAL_I2C_Init+0x280>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	0c9b      	lsrs	r3, r3, #18
 8003050:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68ba      	ldr	r2, [r7, #8]
 8003062:	430a      	orrs	r2, r1
 8003064:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	4a6a      	ldr	r2, [pc, #424]	; (8003220 <HAL_I2C_Init+0x274>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d802      	bhi.n	8003080 <HAL_I2C_Init+0xd4>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	3301      	adds	r3, #1
 800307e:	e009      	b.n	8003094 <HAL_I2C_Init+0xe8>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003086:	fb02 f303 	mul.w	r3, r2, r3
 800308a:	4a69      	ldr	r2, [pc, #420]	; (8003230 <HAL_I2C_Init+0x284>)
 800308c:	fba2 2303 	umull	r2, r3, r2, r3
 8003090:	099b      	lsrs	r3, r3, #6
 8003092:	3301      	adds	r3, #1
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	430b      	orrs	r3, r1
 800309a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	495c      	ldr	r1, [pc, #368]	; (8003220 <HAL_I2C_Init+0x274>)
 80030b0:	428b      	cmp	r3, r1
 80030b2:	d819      	bhi.n	80030e8 <HAL_I2C_Init+0x13c>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	1e59      	subs	r1, r3, #1
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c2:	1c59      	adds	r1, r3, #1
 80030c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030c8:	400b      	ands	r3, r1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <HAL_I2C_Init+0x138>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1e59      	subs	r1, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80030dc:	3301      	adds	r3, #1
 80030de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e2:	e051      	b.n	8003188 <HAL_I2C_Init+0x1dc>
 80030e4:	2304      	movs	r3, #4
 80030e6:	e04f      	b.n	8003188 <HAL_I2C_Init+0x1dc>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d111      	bne.n	8003114 <HAL_I2C_Init+0x168>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	1e58      	subs	r0, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6859      	ldr	r1, [r3, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	440b      	add	r3, r1
 80030fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003102:	3301      	adds	r3, #1
 8003104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003108:	2b00      	cmp	r3, #0
 800310a:	bf0c      	ite	eq
 800310c:	2301      	moveq	r3, #1
 800310e:	2300      	movne	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	e012      	b.n	800313a <HAL_I2C_Init+0x18e>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	1e58      	subs	r0, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6859      	ldr	r1, [r3, #4]
 800311c:	460b      	mov	r3, r1
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	0099      	lsls	r1, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	fbb0 f3f3 	udiv	r3, r0, r3
 800312a:	3301      	adds	r3, #1
 800312c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <HAL_I2C_Init+0x196>
 800313e:	2301      	movs	r3, #1
 8003140:	e022      	b.n	8003188 <HAL_I2C_Init+0x1dc>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10e      	bne.n	8003168 <HAL_I2C_Init+0x1bc>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	1e58      	subs	r0, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	460b      	mov	r3, r1
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	440b      	add	r3, r1
 8003158:	fbb0 f3f3 	udiv	r3, r0, r3
 800315c:	3301      	adds	r3, #1
 800315e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003166:	e00f      	b.n	8003188 <HAL_I2C_Init+0x1dc>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	1e58      	subs	r0, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6859      	ldr	r1, [r3, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	0099      	lsls	r1, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	fbb0 f3f3 	udiv	r3, r0, r3
 800317e:	3301      	adds	r3, #1
 8003180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003184:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	6809      	ldr	r1, [r1, #0]
 800318c:	4313      	orrs	r3, r2
 800318e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69da      	ldr	r2, [r3, #28]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6911      	ldr	r1, [r2, #16]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	68d2      	ldr	r2, [r2, #12]
 80031c2:	4311      	orrs	r1, r2
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	430b      	orrs	r3, r1
 80031ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	695a      	ldr	r2, [r3, #20]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f042 0201 	orr.w	r2, r2, #1
 80031f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2220      	movs	r2, #32
 8003202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	000186a0 	.word	0x000186a0
 8003224:	001e847f 	.word	0x001e847f
 8003228:	003d08ff 	.word	0x003d08ff
 800322c:	431bde83 	.word	0x431bde83
 8003230:	10624dd3 	.word	0x10624dd3

08003234 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af02      	add	r7, sp, #8
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	607a      	str	r2, [r7, #4]
 800323e:	461a      	mov	r2, r3
 8003240:	460b      	mov	r3, r1
 8003242:	817b      	strh	r3, [r7, #10]
 8003244:	4613      	mov	r3, r2
 8003246:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003248:	f7ff fb82 	bl	8002950 <HAL_GetTick>
 800324c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b20      	cmp	r3, #32
 8003258:	f040 80e0 	bne.w	800341c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	2319      	movs	r3, #25
 8003262:	2201      	movs	r2, #1
 8003264:	4970      	ldr	r1, [pc, #448]	; (8003428 <HAL_I2C_Master_Transmit+0x1f4>)
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f001 f8f6 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003272:	2302      	movs	r3, #2
 8003274:	e0d3      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_I2C_Master_Transmit+0x50>
 8003280:	2302      	movs	r3, #2
 8003282:	e0cc      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b01      	cmp	r3, #1
 8003298:	d007      	beq.n	80032aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f042 0201 	orr.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2221      	movs	r2, #33	; 0x21
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2210      	movs	r2, #16
 80032c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	893a      	ldrh	r2, [r7, #8]
 80032da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	4a50      	ldr	r2, [pc, #320]	; (800342c <HAL_I2C_Master_Transmit+0x1f8>)
 80032ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032ec:	8979      	ldrh	r1, [r7, #10]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	6a3a      	ldr	r2, [r7, #32]
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 fde2 	bl	8003ebc <I2C_MasterRequestWrite>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e08d      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003302:	2300      	movs	r3, #0
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	613b      	str	r3, [r7, #16]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003318:	e066      	b.n	80033e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	6a39      	ldr	r1, [r7, #32]
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f001 f970 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00d      	beq.n	8003346 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	2b04      	cmp	r3, #4
 8003330:	d107      	bne.n	8003342 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003340:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e06b      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	781a      	ldrb	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800336e:	3b01      	subs	r3, #1
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	2b04      	cmp	r3, #4
 8003382:	d11b      	bne.n	80033bc <HAL_I2C_Master_Transmit+0x188>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	2b00      	cmp	r3, #0
 800338a:	d017      	beq.n	80033bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	781a      	ldrb	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	6a39      	ldr	r1, [r7, #32]
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f001 f960 	bl	8004686 <I2C_WaitOnBTFFlagUntilTimeout>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00d      	beq.n	80033e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d107      	bne.n	80033e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e01a      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d194      	bne.n	800331a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2220      	movs	r2, #32
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	e000      	b.n	800341e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800341c:	2302      	movs	r3, #2
  }
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	00100002 	.word	0x00100002
 800342c:	ffff0000 	.word	0xffff0000

08003430 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08c      	sub	sp, #48	; 0x30
 8003434:	af02      	add	r7, sp, #8
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	607a      	str	r2, [r7, #4]
 800343a:	461a      	mov	r2, r3
 800343c:	460b      	mov	r3, r1
 800343e:	817b      	strh	r3, [r7, #10]
 8003440:	4613      	mov	r3, r2
 8003442:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003444:	f7ff fa84 	bl	8002950 <HAL_GetTick>
 8003448:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b20      	cmp	r3, #32
 8003454:	f040 820b 	bne.w	800386e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	2319      	movs	r3, #25
 800345e:	2201      	movs	r2, #1
 8003460:	497c      	ldr	r1, [pc, #496]	; (8003654 <HAL_I2C_Master_Receive+0x224>)
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 fff8 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800346e:	2302      	movs	r3, #2
 8003470:	e1fe      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_I2C_Master_Receive+0x50>
 800347c:	2302      	movs	r3, #2
 800347e:	e1f7      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b01      	cmp	r3, #1
 8003494:	d007      	beq.n	80034a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f042 0201 	orr.w	r2, r2, #1
 80034a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2222      	movs	r2, #34	; 0x22
 80034ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2210      	movs	r2, #16
 80034c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	893a      	ldrh	r2, [r7, #8]
 80034d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034dc:	b29a      	uxth	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4a5c      	ldr	r2, [pc, #368]	; (8003658 <HAL_I2C_Master_Receive+0x228>)
 80034e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034e8:	8979      	ldrh	r1, [r7, #10]
 80034ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fd66 	bl	8003fc0 <I2C_MasterRequestRead>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e1b8      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003502:	2b00      	cmp	r3, #0
 8003504:	d113      	bne.n	800352e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003506:	2300      	movs	r3, #0
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	623b      	str	r3, [r7, #32]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	623b      	str	r3, [r7, #32]
 800351a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e18c      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003532:	2b01      	cmp	r3, #1
 8003534:	d11b      	bne.n	800356e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003544:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e16c      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	d11b      	bne.n	80035ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003584:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003594:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	61bb      	str	r3, [r7, #24]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	e14c      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	617b      	str	r3, [r7, #20]
 80035d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035d4:	e138      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035da:	2b03      	cmp	r3, #3
 80035dc:	f200 80f1 	bhi.w	80037c2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d123      	bne.n	8003630 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f001 f88b 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e139      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691a      	ldr	r2, [r3, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800362e:	e10b      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003634:	2b02      	cmp	r3, #2
 8003636:	d14e      	bne.n	80036d6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800363e:	2200      	movs	r2, #0
 8003640:	4906      	ldr	r1, [pc, #24]	; (800365c <HAL_I2C_Master_Receive+0x22c>)
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 ff08 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d008      	beq.n	8003660 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e10e      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
 8003652:	bf00      	nop
 8003654:	00100002 	.word	0x00100002
 8003658:	ffff0000 	.word	0xffff0000
 800365c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800366e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003698:	b29b      	uxth	r3, r3
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	691a      	ldr	r2, [r3, #16]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	b2d2      	uxtb	r2, r2
 80036ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036d4:	e0b8      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036dc:	2200      	movs	r2, #0
 80036de:	4966      	ldr	r1, [pc, #408]	; (8003878 <HAL_I2C_Master_Receive+0x448>)
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 feb9 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0bf      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	691a      	ldr	r2, [r3, #16]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003728:	b29b      	uxth	r3, r3
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003738:	2200      	movs	r2, #0
 800373a:	494f      	ldr	r1, [pc, #316]	; (8003878 <HAL_I2C_Master_Receive+0x448>)
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fe8b 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e091      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	b2d2      	uxtb	r2, r2
 8003768:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003778:	3b01      	subs	r3, #1
 800377a:	b29a      	uxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003784:	b29b      	uxth	r3, r3
 8003786:	3b01      	subs	r3, #1
 8003788:	b29a      	uxth	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a0:	1c5a      	adds	r2, r3, #1
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	3b01      	subs	r3, #1
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037c0:	e042      	b.n	8003848 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 ff9e 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e04c      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b04      	cmp	r3, #4
 8003814:	d118      	bne.n	8003848 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384c:	2b00      	cmp	r3, #0
 800384e:	f47f aec2 	bne.w	80035d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	e000      	b.n	8003870 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800386e:	2302      	movs	r3, #2
  }
}
 8003870:	4618      	mov	r0, r3
 8003872:	3728      	adds	r7, #40	; 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	00010004 	.word	0x00010004

0800387c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af02      	add	r7, sp, #8
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	4608      	mov	r0, r1
 8003886:	4611      	mov	r1, r2
 8003888:	461a      	mov	r2, r3
 800388a:	4603      	mov	r3, r0
 800388c:	817b      	strh	r3, [r7, #10]
 800388e:	460b      	mov	r3, r1
 8003890:	813b      	strh	r3, [r7, #8]
 8003892:	4613      	mov	r3, r2
 8003894:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003896:	f7ff f85b 	bl	8002950 <HAL_GetTick>
 800389a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	f040 80d9 	bne.w	8003a5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	2319      	movs	r3, #25
 80038b0:	2201      	movs	r2, #1
 80038b2:	496d      	ldr	r1, [pc, #436]	; (8003a68 <HAL_I2C_Mem_Write+0x1ec>)
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f000 fdcf 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038c0:	2302      	movs	r3, #2
 80038c2:	e0cc      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d101      	bne.n	80038d2 <HAL_I2C_Mem_Write+0x56>
 80038ce:	2302      	movs	r3, #2
 80038d0:	e0c5      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d007      	beq.n	80038f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0201 	orr.w	r2, r2, #1
 80038f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003906:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2221      	movs	r2, #33	; 0x21
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2240      	movs	r2, #64	; 0x40
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a3a      	ldr	r2, [r7, #32]
 8003922:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003928:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	4a4d      	ldr	r2, [pc, #308]	; (8003a6c <HAL_I2C_Mem_Write+0x1f0>)
 8003938:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800393a:	88f8      	ldrh	r0, [r7, #6]
 800393c:	893a      	ldrh	r2, [r7, #8]
 800393e:	8979      	ldrh	r1, [r7, #10]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	9301      	str	r3, [sp, #4]
 8003944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	4603      	mov	r3, r0
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 fc06 	bl	800415c <I2C_RequestMemoryWrite>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d052      	beq.n	80039fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e081      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 fe50 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00d      	beq.n	8003986 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	2b04      	cmp	r3, #4
 8003970:	d107      	bne.n	8003982 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003980:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e06b      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	781a      	ldrb	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	3b01      	subs	r3, #1
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	f003 0304 	and.w	r3, r3, #4
 80039c0:	2b04      	cmp	r3, #4
 80039c2:	d11b      	bne.n	80039fc <HAL_I2C_Mem_Write+0x180>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d017      	beq.n	80039fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	781a      	ldrb	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1aa      	bne.n	800395a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fe3c 	bl	8004686 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00d      	beq.n	8003a30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d107      	bne.n	8003a2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e016      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e000      	b.n	8003a5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
  }
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3718      	adds	r7, #24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	00100002 	.word	0x00100002
 8003a6c:	ffff0000 	.word	0xffff0000

08003a70 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08c      	sub	sp, #48	; 0x30
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	4608      	mov	r0, r1
 8003a7a:	4611      	mov	r1, r2
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4603      	mov	r3, r0
 8003a80:	817b      	strh	r3, [r7, #10]
 8003a82:	460b      	mov	r3, r1
 8003a84:	813b      	strh	r3, [r7, #8]
 8003a86:	4613      	mov	r3, r2
 8003a88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a8a:	f7fe ff61 	bl	8002950 <HAL_GetTick>
 8003a8e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	f040 8208 	bne.w	8003eae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2319      	movs	r3, #25
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	497b      	ldr	r1, [pc, #492]	; (8003c94 <HAL_I2C_Mem_Read+0x224>)
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fcd5 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e1fb      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d101      	bne.n	8003ac6 <HAL_I2C_Mem_Read+0x56>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	e1f4      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d007      	beq.n	8003aec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f042 0201 	orr.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003afa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2222      	movs	r2, #34	; 0x22
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2240      	movs	r2, #64	; 0x40
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003b1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4a5b      	ldr	r2, [pc, #364]	; (8003c98 <HAL_I2C_Mem_Read+0x228>)
 8003b2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b2e:	88f8      	ldrh	r0, [r7, #6]
 8003b30:	893a      	ldrh	r2, [r7, #8]
 8003b32:	8979      	ldrh	r1, [r7, #10]
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fba2 	bl	8004288 <I2C_RequestMemoryRead>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e1b0      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d113      	bne.n	8003b7e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b56:	2300      	movs	r3, #0
 8003b58:	623b      	str	r3, [r7, #32]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	623b      	str	r3, [r7, #32]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	623b      	str	r3, [r7, #32]
 8003b6a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	e184      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d11b      	bne.n	8003bbe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b96:	2300      	movs	r3, #0
 8003b98:	61fb      	str	r3, [r7, #28]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	e164      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d11b      	bne.n	8003bfe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bd4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003be4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003be6:	2300      	movs	r3, #0
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	61bb      	str	r3, [r7, #24]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	61bb      	str	r3, [r7, #24]
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	e144      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	617b      	str	r3, [r7, #20]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c14:	e138      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	f200 80f1 	bhi.w	8003e02 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d123      	bne.n	8003c70 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 fd6b 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e139      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	3b01      	subs	r3, #1
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c6e:	e10b      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d14e      	bne.n	8003d16 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c7e:	2200      	movs	r2, #0
 8003c80:	4906      	ldr	r1, [pc, #24]	; (8003c9c <HAL_I2C_Mem_Read+0x22c>)
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fbe8 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d008      	beq.n	8003ca0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e10e      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
 8003c92:	bf00      	nop
 8003c94:	00100002 	.word	0x00100002
 8003c98:	ffff0000 	.word	0xffff0000
 8003c9c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	691a      	ldr	r2, [r3, #16]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	b2d2      	uxtb	r2, r2
 8003cee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	1c5a      	adds	r2, r3, #1
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d14:	e0b8      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	4966      	ldr	r1, [pc, #408]	; (8003eb8 <HAL_I2C_Mem_Read+0x448>)
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f000 fb99 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e0bf      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d78:	2200      	movs	r2, #0
 8003d7a:	494f      	ldr	r1, [pc, #316]	; (8003eb8 <HAL_I2C_Mem_Read+0x448>)
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 fb6b 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e091      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	691a      	ldr	r2, [r3, #16]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de0:	1c5a      	adds	r2, r3, #1
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e00:	e042      	b.n	8003e88 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 fc7e 	bl	8004708 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e04c      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d118      	bne.n	8003e88 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	691a      	ldr	r2, [r3, #16]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f47f aec2 	bne.w	8003c16 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e000      	b.n	8003eb0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003eae:	2302      	movs	r3, #2
  }
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3728      	adds	r7, #40	; 0x28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	00010004 	.word	0x00010004

08003ebc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	460b      	mov	r3, r1
 8003eca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d006      	beq.n	8003ee6 <I2C_MasterRequestWrite+0x2a>
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d003      	beq.n	8003ee6 <I2C_MasterRequestWrite+0x2a>
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ee4:	d108      	bne.n	8003ef8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	e00b      	b.n	8003f10 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efc:	2b12      	cmp	r3, #18
 8003efe:	d107      	bne.n	8003f10 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 fa9b 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f36:	d103      	bne.n	8003f40 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e035      	b.n	8003fb0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f4c:	d108      	bne.n	8003f60 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f4e:	897b      	ldrh	r3, [r7, #10]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	461a      	mov	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f5c:	611a      	str	r2, [r3, #16]
 8003f5e:	e01b      	b.n	8003f98 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f60:	897b      	ldrh	r3, [r7, #10]
 8003f62:	11db      	asrs	r3, r3, #7
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f003 0306 	and.w	r3, r3, #6
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	f063 030f 	orn	r3, r3, #15
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	490e      	ldr	r1, [pc, #56]	; (8003fb8 <I2C_MasterRequestWrite+0xfc>)
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 fac1 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e010      	b.n	8003fb0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f8e:	897b      	ldrh	r3, [r7, #10]
 8003f90:	b2da      	uxtb	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	4907      	ldr	r1, [pc, #28]	; (8003fbc <I2C_MasterRequestWrite+0x100>)
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 fab1 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e000      	b.n	8003fb0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	00010008 	.word	0x00010008
 8003fbc:	00010002 	.word	0x00010002

08003fc0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	607a      	str	r2, [r7, #4]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fe4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2b08      	cmp	r3, #8
 8003fea:	d006      	beq.n	8003ffa <I2C_MasterRequestRead+0x3a>
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d003      	beq.n	8003ffa <I2C_MasterRequestRead+0x3a>
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ff8:	d108      	bne.n	800400c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e00b      	b.n	8004024 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004010:	2b11      	cmp	r3, #17
 8004012:	d107      	bne.n	8004024 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004022:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 fa11 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00d      	beq.n	8004058 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800404a:	d103      	bne.n	8004054 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004052:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e079      	b.n	800414c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004060:	d108      	bne.n	8004074 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004062:	897b      	ldrh	r3, [r7, #10]
 8004064:	b2db      	uxtb	r3, r3
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	b2da      	uxtb	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	611a      	str	r2, [r3, #16]
 8004072:	e05f      	b.n	8004134 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004074:	897b      	ldrh	r3, [r7, #10]
 8004076:	11db      	asrs	r3, r3, #7
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f003 0306 	and.w	r3, r3, #6
 800407e:	b2db      	uxtb	r3, r3
 8004080:	f063 030f 	orn	r3, r3, #15
 8004084:	b2da      	uxtb	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	4930      	ldr	r1, [pc, #192]	; (8004154 <I2C_MasterRequestRead+0x194>)
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 fa37 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e054      	b.n	800414c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040a2:	897b      	ldrh	r3, [r7, #10]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	4929      	ldr	r1, [pc, #164]	; (8004158 <I2C_MasterRequestRead+0x198>)
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 fa27 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e044      	b.n	800414c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c2:	2300      	movs	r3, #0
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	613b      	str	r3, [r7, #16]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	613b      	str	r3, [r7, #16]
 80040d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f9af 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800410e:	d103      	bne.n	8004118 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e017      	b.n	800414c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800411c:	897b      	ldrh	r3, [r7, #10]
 800411e:	11db      	asrs	r3, r3, #7
 8004120:	b2db      	uxtb	r3, r3
 8004122:	f003 0306 	and.w	r3, r3, #6
 8004126:	b2db      	uxtb	r3, r3
 8004128:	f063 030e 	orn	r3, r3, #14
 800412c:	b2da      	uxtb	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	4907      	ldr	r1, [pc, #28]	; (8004158 <I2C_MasterRequestRead+0x198>)
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 f9e3 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e000      	b.n	800414c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	00010008 	.word	0x00010008
 8004158:	00010002 	.word	0x00010002

0800415c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	4608      	mov	r0, r1
 8004166:	4611      	mov	r1, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4603      	mov	r3, r0
 800416c:	817b      	strh	r3, [r7, #10]
 800416e:	460b      	mov	r3, r1
 8004170:	813b      	strh	r3, [r7, #8]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004184:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2200      	movs	r2, #0
 800418e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f960 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00d      	beq.n	80041ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ac:	d103      	bne.n	80041b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e05f      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ba:	897b      	ldrh	r3, [r7, #10]
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	6a3a      	ldr	r2, [r7, #32]
 80041ce:	492d      	ldr	r1, [pc, #180]	; (8004284 <I2C_RequestMemoryWrite+0x128>)
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f998 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e04c      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e0:	2300      	movs	r3, #0
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f8:	6a39      	ldr	r1, [r7, #32]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 fa02 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00d      	beq.n	8004222 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	2b04      	cmp	r3, #4
 800420c:	d107      	bne.n	800421e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e02b      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d105      	bne.n	8004234 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004228:	893b      	ldrh	r3, [r7, #8]
 800422a:	b2da      	uxtb	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	611a      	str	r2, [r3, #16]
 8004232:	e021      	b.n	8004278 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004234:	893b      	ldrh	r3, [r7, #8]
 8004236:	0a1b      	lsrs	r3, r3, #8
 8004238:	b29b      	uxth	r3, r3
 800423a:	b2da      	uxtb	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004244:	6a39      	ldr	r1, [r7, #32]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f9dc 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	2b04      	cmp	r3, #4
 8004258:	d107      	bne.n	800426a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004268:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e005      	b.n	800427a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800426e:	893b      	ldrh	r3, [r7, #8]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	00010002 	.word	0x00010002

08004288 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af02      	add	r7, sp, #8
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	817b      	strh	r3, [r7, #10]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 f8c2 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00d      	beq.n	80042f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e8:	d103      	bne.n	80042f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e0aa      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042f6:	897b      	ldrh	r3, [r7, #10]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	461a      	mov	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004304:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	6a3a      	ldr	r2, [r7, #32]
 800430a:	4952      	ldr	r1, [pc, #328]	; (8004454 <I2C_RequestMemoryRead+0x1cc>)
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f8fa 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e097      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	617b      	str	r3, [r7, #20]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004334:	6a39      	ldr	r1, [r7, #32]
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 f964 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00d      	beq.n	800435e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	2b04      	cmp	r3, #4
 8004348:	d107      	bne.n	800435a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004358:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e076      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800435e:	88fb      	ldrh	r3, [r7, #6]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004364:	893b      	ldrh	r3, [r7, #8]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	611a      	str	r2, [r3, #16]
 800436e:	e021      	b.n	80043b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004370:	893b      	ldrh	r3, [r7, #8]
 8004372:	0a1b      	lsrs	r3, r3, #8
 8004374:	b29b      	uxth	r3, r3
 8004376:	b2da      	uxtb	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800437e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004380:	6a39      	ldr	r1, [r7, #32]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f93e 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00d      	beq.n	80043aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	2b04      	cmp	r3, #4
 8004394:	d107      	bne.n	80043a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e050      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043aa:	893b      	ldrh	r3, [r7, #8]
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b6:	6a39      	ldr	r1, [r7, #32]
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f000 f923 	bl	8004604 <I2C_WaitOnTXEFlagUntilTimeout>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00d      	beq.n	80043e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d107      	bne.n	80043dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e035      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f82b 	bl	8004458 <I2C_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00d      	beq.n	8004424 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004416:	d103      	bne.n	8004420 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800441e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e013      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004424:	897b      	ldrh	r3, [r7, #10]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f043 0301 	orr.w	r3, r3, #1
 800442c:	b2da      	uxtb	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	6a3a      	ldr	r2, [r7, #32]
 8004438:	4906      	ldr	r1, [pc, #24]	; (8004454 <I2C_RequestMemoryRead+0x1cc>)
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 f863 	bl	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e000      	b.n	800444c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	00010002 	.word	0x00010002

08004458 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	603b      	str	r3, [r7, #0]
 8004464:	4613      	mov	r3, r2
 8004466:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004468:	e025      	b.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004470:	d021      	beq.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004472:	f7fe fa6d 	bl	8002950 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d302      	bcc.n	8004488 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d116      	bne.n	80044b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	f043 0220 	orr.w	r2, r3, #32
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e023      	b.n	80044fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	0c1b      	lsrs	r3, r3, #16
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d10d      	bne.n	80044dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	43da      	mvns	r2, r3
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	4013      	ands	r3, r2
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	461a      	mov	r2, r3
 80044da:	e00c      	b.n	80044f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	43da      	mvns	r2, r3
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	4013      	ands	r3, r2
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d0b6      	beq.n	800446a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004514:	e051      	b.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004524:	d123      	bne.n	800456e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004534:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800453e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2220      	movs	r2, #32
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f043 0204 	orr.w	r2, r3, #4
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e046      	b.n	80045fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004574:	d021      	beq.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004576:	f7fe f9eb 	bl	8002950 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	429a      	cmp	r2, r3
 8004584:	d302      	bcc.n	800458c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e020      	b.n	80045fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d10c      	bne.n	80045de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	43da      	mvns	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4013      	ands	r3, r2
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	bf14      	ite	ne
 80045d6:	2301      	movne	r3, #1
 80045d8:	2300      	moveq	r3, #0
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	e00b      	b.n	80045f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	43da      	mvns	r2, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	4013      	ands	r3, r2
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	bf14      	ite	ne
 80045f0:	2301      	movne	r3, #1
 80045f2:	2300      	moveq	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d18d      	bne.n	8004516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004610:	e02d      	b.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f8ce 	bl	80047b4 <I2C_IsAcknowledgeFailed>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e02d      	b.n	800467e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004628:	d021      	beq.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462a:	f7fe f991 	bl	8002950 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	429a      	cmp	r2, r3
 8004638:	d302      	bcc.n	8004640 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d116      	bne.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	f043 0220 	orr.w	r2, r3, #32
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e007      	b.n	800467e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004678:	2b80      	cmp	r3, #128	; 0x80
 800467a:	d1ca      	bne.n	8004612 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004692:	e02d      	b.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 f88d 	bl	80047b4 <I2C_IsAcknowledgeFailed>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e02d      	b.n	8004700 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046aa:	d021      	beq.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ac:	f7fe f950 	bl	8002950 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d302      	bcc.n	80046c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d116      	bne.n	80046f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	f043 0220 	orr.w	r2, r3, #32
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e007      	b.n	8004700 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d1ca      	bne.n	8004694 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004714:	e042      	b.n	800479c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b10      	cmp	r3, #16
 8004722:	d119      	bne.n	8004758 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0210 	mvn.w	r2, #16
 800472c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e029      	b.n	80047ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004758:	f7fe f8fa 	bl	8002950 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	429a      	cmp	r2, r3
 8004766:	d302      	bcc.n	800476e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d116      	bne.n	800479c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004788:	f043 0220 	orr.w	r2, r3, #32
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e007      	b.n	80047ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a6:	2b40      	cmp	r3, #64	; 0x40
 80047a8:	d1b5      	bne.n	8004716 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ca:	d11b      	bne.n	8004804 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f0:	f043 0204 	orr.w	r2, r3, #4
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e000      	b.n	8004806 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
	...

08004814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e0cc      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004828:	4b68      	ldr	r3, [pc, #416]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 030f 	and.w	r3, r3, #15
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	429a      	cmp	r2, r3
 8004834:	d90c      	bls.n	8004850 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004836:	4b65      	ldr	r3, [pc, #404]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800483e:	4b63      	ldr	r3, [pc, #396]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	429a      	cmp	r2, r3
 800484a:	d001      	beq.n	8004850 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e0b8      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d020      	beq.n	800489e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004868:	4b59      	ldr	r3, [pc, #356]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	4a58      	ldr	r2, [pc, #352]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004872:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0308 	and.w	r3, r3, #8
 800487c:	2b00      	cmp	r3, #0
 800487e:	d005      	beq.n	800488c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004880:	4b53      	ldr	r3, [pc, #332]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	4a52      	ldr	r2, [pc, #328]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004886:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800488a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800488c:	4b50      	ldr	r3, [pc, #320]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	494d      	ldr	r1, [pc, #308]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	4313      	orrs	r3, r2
 800489c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d044      	beq.n	8004934 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d107      	bne.n	80048c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b2:	4b47      	ldr	r3, [pc, #284]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d119      	bne.n	80048f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e07f      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d003      	beq.n	80048d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d107      	bne.n	80048e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d2:	4b3f      	ldr	r3, [pc, #252]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d109      	bne.n	80048f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e06f      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e2:	4b3b      	ldr	r3, [pc, #236]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e067      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048f2:	4b37      	ldr	r3, [pc, #220]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f023 0203 	bic.w	r2, r3, #3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	4934      	ldr	r1, [pc, #208]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	4313      	orrs	r3, r2
 8004902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004904:	f7fe f824 	bl	8002950 <HAL_GetTick>
 8004908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800490a:	e00a      	b.n	8004922 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800490c:	f7fe f820 	bl	8002950 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	f241 3288 	movw	r2, #5000	; 0x1388
 800491a:	4293      	cmp	r3, r2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e04f      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004922:	4b2b      	ldr	r3, [pc, #172]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 020c 	and.w	r2, r3, #12
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	429a      	cmp	r2, r3
 8004932:	d1eb      	bne.n	800490c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004934:	4b25      	ldr	r3, [pc, #148]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 030f 	and.w	r3, r3, #15
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	429a      	cmp	r2, r3
 8004940:	d20c      	bcs.n	800495c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004942:	4b22      	ldr	r3, [pc, #136]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	b2d2      	uxtb	r2, r2
 8004948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800494a:	4b20      	ldr	r3, [pc, #128]	; (80049cc <HAL_RCC_ClockConfig+0x1b8>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	429a      	cmp	r2, r3
 8004956:	d001      	beq.n	800495c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e032      	b.n	80049c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004968:	4b19      	ldr	r3, [pc, #100]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4916      	ldr	r1, [pc, #88]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	4313      	orrs	r3, r2
 8004978:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0308 	and.w	r3, r3, #8
 8004982:	2b00      	cmp	r3, #0
 8004984:	d009      	beq.n	800499a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004986:	4b12      	ldr	r3, [pc, #72]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	490e      	ldr	r1, [pc, #56]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	4313      	orrs	r3, r2
 8004998:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800499a:	f000 f855 	bl	8004a48 <HAL_RCC_GetSysClockFreq>
 800499e:	4602      	mov	r2, r0
 80049a0:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	f003 030f 	and.w	r3, r3, #15
 80049aa:	490a      	ldr	r1, [pc, #40]	; (80049d4 <HAL_RCC_ClockConfig+0x1c0>)
 80049ac:	5ccb      	ldrb	r3, [r1, r3]
 80049ae:	fa22 f303 	lsr.w	r3, r2, r3
 80049b2:	4a09      	ldr	r2, [pc, #36]	; (80049d8 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049b6:	4b09      	ldr	r3, [pc, #36]	; (80049dc <HAL_RCC_ClockConfig+0x1c8>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fd ff84 	bl	80028c8 <HAL_InitTick>

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40023c00 	.word	0x40023c00
 80049d0:	40023800 	.word	0x40023800
 80049d4:	0800638c 	.word	0x0800638c
 80049d8:	20000000 	.word	0x20000000
 80049dc:	20000004 	.word	0x20000004

080049e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049e0:	b480      	push	{r7}
 80049e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049e4:	4b03      	ldr	r3, [pc, #12]	; (80049f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80049e6:	681b      	ldr	r3, [r3, #0]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	20000000 	.word	0x20000000

080049f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049fc:	f7ff fff0 	bl	80049e0 <HAL_RCC_GetHCLKFreq>
 8004a00:	4602      	mov	r2, r0
 8004a02:	4b05      	ldr	r3, [pc, #20]	; (8004a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	0a9b      	lsrs	r3, r3, #10
 8004a08:	f003 0307 	and.w	r3, r3, #7
 8004a0c:	4903      	ldr	r1, [pc, #12]	; (8004a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a0e:	5ccb      	ldrb	r3, [r1, r3]
 8004a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	0800639c 	.word	0x0800639c

08004a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a24:	f7ff ffdc 	bl	80049e0 <HAL_RCC_GetHCLKFreq>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	4b05      	ldr	r3, [pc, #20]	; (8004a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	0b5b      	lsrs	r3, r3, #13
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	4903      	ldr	r1, [pc, #12]	; (8004a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a36:	5ccb      	ldrb	r3, [r1, r3]
 8004a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	40023800 	.word	0x40023800
 8004a44:	0800639c 	.word	0x0800639c

08004a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a4c:	b088      	sub	sp, #32
 8004a4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8004a60:	2300      	movs	r3, #0
 8004a62:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a64:	4bce      	ldr	r3, [pc, #824]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 030c 	and.w	r3, r3, #12
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	f200 818d 	bhi.w	8004d8c <HAL_RCC_GetSysClockFreq+0x344>
 8004a72:	a201      	add	r2, pc, #4	; (adr r2, 8004a78 <HAL_RCC_GetSysClockFreq+0x30>)
 8004a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a78:	08004aad 	.word	0x08004aad
 8004a7c:	08004d8d 	.word	0x08004d8d
 8004a80:	08004d8d 	.word	0x08004d8d
 8004a84:	08004d8d 	.word	0x08004d8d
 8004a88:	08004ab3 	.word	0x08004ab3
 8004a8c:	08004d8d 	.word	0x08004d8d
 8004a90:	08004d8d 	.word	0x08004d8d
 8004a94:	08004d8d 	.word	0x08004d8d
 8004a98:	08004ab9 	.word	0x08004ab9
 8004a9c:	08004d8d 	.word	0x08004d8d
 8004aa0:	08004d8d 	.word	0x08004d8d
 8004aa4:	08004d8d 	.word	0x08004d8d
 8004aa8:	08004c2d 	.word	0x08004c2d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004aac:	4bbd      	ldr	r3, [pc, #756]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004aae:	61bb      	str	r3, [r7, #24]
       break;
 8004ab0:	e16f      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ab2:	4bbd      	ldr	r3, [pc, #756]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x360>)
 8004ab4:	61bb      	str	r3, [r7, #24]
      break;
 8004ab6:	e16c      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ab8:	4bb9      	ldr	r3, [pc, #740]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ac0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ac2:	4bb7      	ldr	r3, [pc, #732]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d053      	beq.n	8004b76 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ace:	4bb4      	ldr	r3, [pc, #720]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	099b      	lsrs	r3, r3, #6
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004ade:	f04f 0100 	mov.w	r1, #0
 8004ae2:	ea02 0400 	and.w	r4, r2, r0
 8004ae6:	603c      	str	r4, [r7, #0]
 8004ae8:	400b      	ands	r3, r1
 8004aea:	607b      	str	r3, [r7, #4]
 8004aec:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004af0:	4620      	mov	r0, r4
 8004af2:	4629      	mov	r1, r5
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	014b      	lsls	r3, r1, #5
 8004afe:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b02:	0142      	lsls	r2, r0, #5
 8004b04:	4610      	mov	r0, r2
 8004b06:	4619      	mov	r1, r3
 8004b08:	4623      	mov	r3, r4
 8004b0a:	1ac0      	subs	r0, r0, r3
 8004b0c:	462b      	mov	r3, r5
 8004b0e:	eb61 0103 	sbc.w	r1, r1, r3
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	018b      	lsls	r3, r1, #6
 8004b1c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b20:	0182      	lsls	r2, r0, #6
 8004b22:	1a12      	subs	r2, r2, r0
 8004b24:	eb63 0301 	sbc.w	r3, r3, r1
 8004b28:	f04f 0000 	mov.w	r0, #0
 8004b2c:	f04f 0100 	mov.w	r1, #0
 8004b30:	00d9      	lsls	r1, r3, #3
 8004b32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b36:	00d0      	lsls	r0, r2, #3
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	1852      	adds	r2, r2, r1
 8004b40:	4629      	mov	r1, r5
 8004b42:	eb43 0101 	adc.w	r1, r3, r1
 8004b46:	460b      	mov	r3, r1
 8004b48:	f04f 0000 	mov.w	r0, #0
 8004b4c:	f04f 0100 	mov.w	r1, #0
 8004b50:	0259      	lsls	r1, r3, #9
 8004b52:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004b56:	0250      	lsls	r0, r2, #9
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	4619      	mov	r1, r3
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	f7fc f860 	bl	8000c2c <__aeabi_uldivmod>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4613      	mov	r3, r2
 8004b72:	61fb      	str	r3, [r7, #28]
 8004b74:	e04c      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b76:	4b8a      	ldr	r3, [pc, #552]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	099b      	lsrs	r3, r3, #6
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b86:	f04f 0100 	mov.w	r1, #0
 8004b8a:	ea02 0a00 	and.w	sl, r2, r0
 8004b8e:	ea03 0b01 	and.w	fp, r3, r1
 8004b92:	4650      	mov	r0, sl
 8004b94:	4659      	mov	r1, fp
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	014b      	lsls	r3, r1, #5
 8004ba0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ba4:	0142      	lsls	r2, r0, #5
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	ebb0 000a 	subs.w	r0, r0, sl
 8004bae:	eb61 010b 	sbc.w	r1, r1, fp
 8004bb2:	f04f 0200 	mov.w	r2, #0
 8004bb6:	f04f 0300 	mov.w	r3, #0
 8004bba:	018b      	lsls	r3, r1, #6
 8004bbc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004bc0:	0182      	lsls	r2, r0, #6
 8004bc2:	1a12      	subs	r2, r2, r0
 8004bc4:	eb63 0301 	sbc.w	r3, r3, r1
 8004bc8:	f04f 0000 	mov.w	r0, #0
 8004bcc:	f04f 0100 	mov.w	r1, #0
 8004bd0:	00d9      	lsls	r1, r3, #3
 8004bd2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bd6:	00d0      	lsls	r0, r2, #3
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	eb12 020a 	adds.w	r2, r2, sl
 8004be0:	eb43 030b 	adc.w	r3, r3, fp
 8004be4:	f04f 0000 	mov.w	r0, #0
 8004be8:	f04f 0100 	mov.w	r1, #0
 8004bec:	0299      	lsls	r1, r3, #10
 8004bee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004bf2:	0290      	lsls	r0, r2, #10
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	f7fc f812 	bl	8000c2c <__aeabi_uldivmod>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c10:	4b63      	ldr	r3, [pc, #396]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	0c1b      	lsrs	r3, r3, #16
 8004c16:	f003 0303 	and.w	r3, r3, #3
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004c20:	69fa      	ldr	r2, [r7, #28]
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c28:	61bb      	str	r3, [r7, #24]
      break;
 8004c2a:	e0b2      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c2c:	4b5c      	ldr	r3, [pc, #368]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c34:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c36:	4b5a      	ldr	r3, [pc, #360]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d04d      	beq.n	8004cde <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c42:	4b57      	ldr	r3, [pc, #348]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	099b      	lsrs	r3, r3, #6
 8004c48:	461a      	mov	r2, r3
 8004c4a:	f04f 0300 	mov.w	r3, #0
 8004c4e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c52:	f04f 0100 	mov.w	r1, #0
 8004c56:	ea02 0800 	and.w	r8, r2, r0
 8004c5a:	ea03 0901 	and.w	r9, r3, r1
 8004c5e:	4640      	mov	r0, r8
 8004c60:	4649      	mov	r1, r9
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	014b      	lsls	r3, r1, #5
 8004c6c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c70:	0142      	lsls	r2, r0, #5
 8004c72:	4610      	mov	r0, r2
 8004c74:	4619      	mov	r1, r3
 8004c76:	ebb0 0008 	subs.w	r0, r0, r8
 8004c7a:	eb61 0109 	sbc.w	r1, r1, r9
 8004c7e:	f04f 0200 	mov.w	r2, #0
 8004c82:	f04f 0300 	mov.w	r3, #0
 8004c86:	018b      	lsls	r3, r1, #6
 8004c88:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c8c:	0182      	lsls	r2, r0, #6
 8004c8e:	1a12      	subs	r2, r2, r0
 8004c90:	eb63 0301 	sbc.w	r3, r3, r1
 8004c94:	f04f 0000 	mov.w	r0, #0
 8004c98:	f04f 0100 	mov.w	r1, #0
 8004c9c:	00d9      	lsls	r1, r3, #3
 8004c9e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ca2:	00d0      	lsls	r0, r2, #3
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	eb12 0208 	adds.w	r2, r2, r8
 8004cac:	eb43 0309 	adc.w	r3, r3, r9
 8004cb0:	f04f 0000 	mov.w	r0, #0
 8004cb4:	f04f 0100 	mov.w	r1, #0
 8004cb8:	0259      	lsls	r1, r3, #9
 8004cba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004cbe:	0250      	lsls	r0, r2, #9
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	f7fb ffac 	bl	8000c2c <__aeabi_uldivmod>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4613      	mov	r3, r2
 8004cda:	61fb      	str	r3, [r7, #28]
 8004cdc:	e04a      	b.n	8004d74 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cde:	4b30      	ldr	r3, [pc, #192]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	099b      	lsrs	r3, r3, #6
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cee:	f04f 0100 	mov.w	r1, #0
 8004cf2:	ea02 0400 	and.w	r4, r2, r0
 8004cf6:	ea03 0501 	and.w	r5, r3, r1
 8004cfa:	4620      	mov	r0, r4
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	014b      	lsls	r3, r1, #5
 8004d08:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d0c:	0142      	lsls	r2, r0, #5
 8004d0e:	4610      	mov	r0, r2
 8004d10:	4619      	mov	r1, r3
 8004d12:	1b00      	subs	r0, r0, r4
 8004d14:	eb61 0105 	sbc.w	r1, r1, r5
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	018b      	lsls	r3, r1, #6
 8004d22:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d26:	0182      	lsls	r2, r0, #6
 8004d28:	1a12      	subs	r2, r2, r0
 8004d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d2e:	f04f 0000 	mov.w	r0, #0
 8004d32:	f04f 0100 	mov.w	r1, #0
 8004d36:	00d9      	lsls	r1, r3, #3
 8004d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d3c:	00d0      	lsls	r0, r2, #3
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	1912      	adds	r2, r2, r4
 8004d44:	eb45 0303 	adc.w	r3, r5, r3
 8004d48:	f04f 0000 	mov.w	r0, #0
 8004d4c:	f04f 0100 	mov.w	r1, #0
 8004d50:	0299      	lsls	r1, r3, #10
 8004d52:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d56:	0290      	lsls	r0, r2, #10
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	4619      	mov	r1, r3
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	461a      	mov	r2, r3
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	f7fb ff60 	bl	8000c2c <__aeabi_uldivmod>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4613      	mov	r3, r2
 8004d72:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004d74:	4b0a      	ldr	r3, [pc, #40]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	0f1b      	lsrs	r3, r3, #28
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004d80:	69fa      	ldr	r2, [r7, #28]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d88:	61bb      	str	r3, [r7, #24]
      break;
 8004d8a:	e002      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d8c:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004d8e:	61bb      	str	r3, [r7, #24]
      break;
 8004d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d92:	69bb      	ldr	r3, [r7, #24]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3720      	adds	r7, #32
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d9e:	bf00      	nop
 8004da0:	40023800 	.word	0x40023800
 8004da4:	00f42400 	.word	0x00f42400
 8004da8:	007a1200 	.word	0x007a1200

08004dac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e28d      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f000 8083 	beq.w	8004ed2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004dcc:	4b94      	ldr	r3, [pc, #592]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 030c 	and.w	r3, r3, #12
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d019      	beq.n	8004e0c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004dd8:	4b91      	ldr	r3, [pc, #580]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d106      	bne.n	8004df2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004de4:	4b8e      	ldr	r3, [pc, #568]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004df0:	d00c      	beq.n	8004e0c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004df2:	4b8b      	ldr	r3, [pc, #556]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004dfa:	2b0c      	cmp	r3, #12
 8004dfc:	d112      	bne.n	8004e24 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dfe:	4b88      	ldr	r3, [pc, #544]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e0a:	d10b      	bne.n	8004e24 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e0c:	4b84      	ldr	r3, [pc, #528]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d05b      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x124>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d157      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e25a      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e2c:	d106      	bne.n	8004e3c <HAL_RCC_OscConfig+0x90>
 8004e2e:	4b7c      	ldr	r3, [pc, #496]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a7b      	ldr	r2, [pc, #492]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	e01d      	b.n	8004e78 <HAL_RCC_OscConfig+0xcc>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e44:	d10c      	bne.n	8004e60 <HAL_RCC_OscConfig+0xb4>
 8004e46:	4b76      	ldr	r3, [pc, #472]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a75      	ldr	r2, [pc, #468]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	4b73      	ldr	r3, [pc, #460]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a72      	ldr	r2, [pc, #456]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	e00b      	b.n	8004e78 <HAL_RCC_OscConfig+0xcc>
 8004e60:	4b6f      	ldr	r3, [pc, #444]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a6e      	ldr	r2, [pc, #440]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	4b6c      	ldr	r3, [pc, #432]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a6b      	ldr	r2, [pc, #428]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d013      	beq.n	8004ea8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e80:	f7fd fd66 	bl	8002950 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e88:	f7fd fd62 	bl	8002950 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b64      	cmp	r3, #100	; 0x64
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e21f      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9a:	4b61      	ldr	r3, [pc, #388]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0xdc>
 8004ea6:	e014      	b.n	8004ed2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fd fd52 	bl	8002950 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eb0:	f7fd fd4e 	bl	8002950 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b64      	cmp	r3, #100	; 0x64
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e20b      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec2:	4b57      	ldr	r3, [pc, #348]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x104>
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d06f      	beq.n	8004fbe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ede:	4b50      	ldr	r3, [pc, #320]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d017      	beq.n	8004f1a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004eea:	4b4d      	ldr	r3, [pc, #308]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ef2:	2b08      	cmp	r3, #8
 8004ef4:	d105      	bne.n	8004f02 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ef6:	4b4a      	ldr	r3, [pc, #296]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00b      	beq.n	8004f1a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f02:	4b47      	ldr	r3, [pc, #284]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004f0a:	2b0c      	cmp	r3, #12
 8004f0c:	d11c      	bne.n	8004f48 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f0e:	4b44      	ldr	r3, [pc, #272]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d116      	bne.n	8004f48 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f1a:	4b41      	ldr	r3, [pc, #260]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d005      	beq.n	8004f32 <HAL_RCC_OscConfig+0x186>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d001      	beq.n	8004f32 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e1d3      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f32:	4b3b      	ldr	r3, [pc, #236]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	4937      	ldr	r1, [pc, #220]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f46:	e03a      	b.n	8004fbe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d020      	beq.n	8004f92 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f50:	4b34      	ldr	r3, [pc, #208]	; (8005024 <HAL_RCC_OscConfig+0x278>)
 8004f52:	2201      	movs	r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f56:	f7fd fcfb 	bl	8002950 <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f5e:	f7fd fcf7 	bl	8002950 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e1b4      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f70:	4b2b      	ldr	r3, [pc, #172]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0f0      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f7c:	4b28      	ldr	r3, [pc, #160]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	4925      	ldr	r1, [pc, #148]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	600b      	str	r3, [r1, #0]
 8004f90:	e015      	b.n	8004fbe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f92:	4b24      	ldr	r3, [pc, #144]	; (8005024 <HAL_RCC_OscConfig+0x278>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f98:	f7fd fcda 	bl	8002950 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fa0:	f7fd fcd6 	bl	8002950 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e193      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fb2:	4b1b      	ldr	r3, [pc, #108]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f0      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0308 	and.w	r3, r3, #8
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d036      	beq.n	8005038 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d016      	beq.n	8005000 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd2:	4b15      	ldr	r3, [pc, #84]	; (8005028 <HAL_RCC_OscConfig+0x27c>)
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd8:	f7fd fcba 	bl	8002950 <HAL_GetTick>
 8004fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fe0:	f7fd fcb6 	bl	8002950 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e173      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ff2:	4b0b      	ldr	r3, [pc, #44]	; (8005020 <HAL_RCC_OscConfig+0x274>)
 8004ff4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0f0      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x234>
 8004ffe:	e01b      	b.n	8005038 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005000:	4b09      	ldr	r3, [pc, #36]	; (8005028 <HAL_RCC_OscConfig+0x27c>)
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005006:	f7fd fca3 	bl	8002950 <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800500c:	e00e      	b.n	800502c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800500e:	f7fd fc9f 	bl	8002950 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d907      	bls.n	800502c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e15c      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
 8005020:	40023800 	.word	0x40023800
 8005024:	42470000 	.word	0x42470000
 8005028:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800502c:	4b8a      	ldr	r3, [pc, #552]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800502e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1ea      	bne.n	800500e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 8097 	beq.w	8005174 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005046:	2300      	movs	r3, #0
 8005048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800504a:	4b83      	ldr	r3, [pc, #524]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10f      	bne.n	8005076 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005056:	2300      	movs	r3, #0
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	4b7f      	ldr	r3, [pc, #508]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	4a7e      	ldr	r2, [pc, #504]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005064:	6413      	str	r3, [r2, #64]	; 0x40
 8005066:	4b7c      	ldr	r3, [pc, #496]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506e:	60bb      	str	r3, [r7, #8]
 8005070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005072:	2301      	movs	r3, #1
 8005074:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005076:	4b79      	ldr	r3, [pc, #484]	; (800525c <HAL_RCC_OscConfig+0x4b0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800507e:	2b00      	cmp	r3, #0
 8005080:	d118      	bne.n	80050b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005082:	4b76      	ldr	r3, [pc, #472]	; (800525c <HAL_RCC_OscConfig+0x4b0>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a75      	ldr	r2, [pc, #468]	; (800525c <HAL_RCC_OscConfig+0x4b0>)
 8005088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800508c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800508e:	f7fd fc5f 	bl	8002950 <HAL_GetTick>
 8005092:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005094:	e008      	b.n	80050a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005096:	f7fd fc5b 	bl	8002950 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d901      	bls.n	80050a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e118      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a8:	4b6c      	ldr	r3, [pc, #432]	; (800525c <HAL_RCC_OscConfig+0x4b0>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0f0      	beq.n	8005096 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d106      	bne.n	80050ca <HAL_RCC_OscConfig+0x31e>
 80050bc:	4b66      	ldr	r3, [pc, #408]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050c0:	4a65      	ldr	r2, [pc, #404]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050c2:	f043 0301 	orr.w	r3, r3, #1
 80050c6:	6713      	str	r3, [r2, #112]	; 0x70
 80050c8:	e01c      	b.n	8005104 <HAL_RCC_OscConfig+0x358>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	2b05      	cmp	r3, #5
 80050d0:	d10c      	bne.n	80050ec <HAL_RCC_OscConfig+0x340>
 80050d2:	4b61      	ldr	r3, [pc, #388]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d6:	4a60      	ldr	r2, [pc, #384]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050d8:	f043 0304 	orr.w	r3, r3, #4
 80050dc:	6713      	str	r3, [r2, #112]	; 0x70
 80050de:	4b5e      	ldr	r3, [pc, #376]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e2:	4a5d      	ldr	r2, [pc, #372]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050e4:	f043 0301 	orr.w	r3, r3, #1
 80050e8:	6713      	str	r3, [r2, #112]	; 0x70
 80050ea:	e00b      	b.n	8005104 <HAL_RCC_OscConfig+0x358>
 80050ec:	4b5a      	ldr	r3, [pc, #360]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f0:	4a59      	ldr	r2, [pc, #356]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050f2:	f023 0301 	bic.w	r3, r3, #1
 80050f6:	6713      	str	r3, [r2, #112]	; 0x70
 80050f8:	4b57      	ldr	r3, [pc, #348]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050fc:	4a56      	ldr	r2, [pc, #344]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80050fe:	f023 0304 	bic.w	r3, r3, #4
 8005102:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d015      	beq.n	8005138 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800510c:	f7fd fc20 	bl	8002950 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005112:	e00a      	b.n	800512a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005114:	f7fd fc1c 	bl	8002950 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e0d7      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800512a:	4b4b      	ldr	r3, [pc, #300]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800512c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d0ee      	beq.n	8005114 <HAL_RCC_OscConfig+0x368>
 8005136:	e014      	b.n	8005162 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005138:	f7fd fc0a 	bl	8002950 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800513e:	e00a      	b.n	8005156 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005140:	f7fd fc06 	bl	8002950 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f241 3288 	movw	r2, #5000	; 0x1388
 800514e:	4293      	cmp	r3, r2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e0c1      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005156:	4b40      	ldr	r3, [pc, #256]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1ee      	bne.n	8005140 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005162:	7dfb      	ldrb	r3, [r7, #23]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d105      	bne.n	8005174 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005168:	4b3b      	ldr	r3, [pc, #236]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800516a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516c:	4a3a      	ldr	r2, [pc, #232]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 800516e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005172:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 80ad 	beq.w	80052d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800517e:	4b36      	ldr	r3, [pc, #216]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 030c 	and.w	r3, r3, #12
 8005186:	2b08      	cmp	r3, #8
 8005188:	d060      	beq.n	800524c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	2b02      	cmp	r3, #2
 8005190:	d145      	bne.n	800521e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005192:	4b33      	ldr	r3, [pc, #204]	; (8005260 <HAL_RCC_OscConfig+0x4b4>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005198:	f7fd fbda 	bl	8002950 <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051a0:	f7fd fbd6 	bl	8002950 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e093      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b2:	4b29      	ldr	r3, [pc, #164]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1f0      	bne.n	80051a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	69da      	ldr	r2, [r3, #28]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	431a      	orrs	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051cc:	019b      	lsls	r3, r3, #6
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d4:	085b      	lsrs	r3, r3, #1
 80051d6:	3b01      	subs	r3, #1
 80051d8:	041b      	lsls	r3, r3, #16
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	061b      	lsls	r3, r3, #24
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e8:	071b      	lsls	r3, r3, #28
 80051ea:	491b      	ldr	r1, [pc, #108]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051f0:	4b1b      	ldr	r3, [pc, #108]	; (8005260 <HAL_RCC_OscConfig+0x4b4>)
 80051f2:	2201      	movs	r2, #1
 80051f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f6:	f7fd fbab 	bl	8002950 <HAL_GetTick>
 80051fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051fc:	e008      	b.n	8005210 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051fe:	f7fd fba7 	bl	8002950 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d901      	bls.n	8005210 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e064      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005210:	4b11      	ldr	r3, [pc, #68]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f0      	beq.n	80051fe <HAL_RCC_OscConfig+0x452>
 800521c:	e05c      	b.n	80052d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800521e:	4b10      	ldr	r3, [pc, #64]	; (8005260 <HAL_RCC_OscConfig+0x4b4>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005224:	f7fd fb94 	bl	8002950 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800522c:	f7fd fb90 	bl	8002950 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e04d      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800523e:	4b06      	ldr	r3, [pc, #24]	; (8005258 <HAL_RCC_OscConfig+0x4ac>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0x480>
 800524a:	e045      	b.n	80052d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d107      	bne.n	8005264 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e040      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
 8005258:	40023800 	.word	0x40023800
 800525c:	40007000 	.word	0x40007000
 8005260:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005264:	4b1f      	ldr	r3, [pc, #124]	; (80052e4 <HAL_RCC_OscConfig+0x538>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d030      	beq.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d129      	bne.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528a:	429a      	cmp	r2, r3
 800528c:	d122      	bne.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005294:	4013      	ands	r3, r2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800529a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800529c:	4293      	cmp	r3, r2
 800529e:	d119      	bne.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052aa:	085b      	lsrs	r3, r3, #1
 80052ac:	3b01      	subs	r3, #1
 80052ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d10f      	bne.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d107      	bne.n	80052d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e000      	b.n	80052da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	40023800 	.word	0x40023800

080052e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e03f      	b.n	800537a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fd f9b4 	bl	800267c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2224      	movs	r2, #36	; 0x24
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800532a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f929 	bl	8005584 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691a      	ldr	r2, [r3, #16]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005340:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695a      	ldr	r2, [r3, #20]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005350:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68da      	ldr	r2, [r3, #12]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005360:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b08a      	sub	sp, #40	; 0x28
 8005386:	af02      	add	r7, sp, #8
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	603b      	str	r3, [r7, #0]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b20      	cmp	r3, #32
 80053a0:	d17c      	bne.n	800549c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <HAL_UART_Transmit+0x2c>
 80053a8:	88fb      	ldrh	r3, [r7, #6]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e075      	b.n	800549e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d101      	bne.n	80053c0 <HAL_UART_Transmit+0x3e>
 80053bc:	2302      	movs	r3, #2
 80053be:	e06e      	b.n	800549e <HAL_UART_Transmit+0x11c>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2221      	movs	r2, #33	; 0x21
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053d6:	f7fd fabb 	bl	8002950 <HAL_GetTick>
 80053da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	88fa      	ldrh	r2, [r7, #6]
 80053e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f0:	d108      	bne.n	8005404 <HAL_UART_Transmit+0x82>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d104      	bne.n	8005404 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	e003      	b.n	800540c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005414:	e02a      	b.n	800546c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2200      	movs	r2, #0
 800541e:	2180      	movs	r1, #128	; 0x80
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 f840 	bl	80054a6 <UART_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e036      	b.n	800549e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10b      	bne.n	800544e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005444:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	3302      	adds	r3, #2
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	e007      	b.n	800545e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	781a      	ldrb	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	3301      	adds	r3, #1
 800545c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005470:	b29b      	uxth	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1cf      	bne.n	8005416 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2200      	movs	r2, #0
 800547e:	2140      	movs	r1, #64	; 0x40
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f000 f810 	bl	80054a6 <UART_WaitOnFlagUntilTimeout>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e006      	b.n	800549e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005498:	2300      	movs	r3, #0
 800549a:	e000      	b.n	800549e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800549c:	2302      	movs	r3, #2
  }
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3720      	adds	r7, #32
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b090      	sub	sp, #64	; 0x40
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	603b      	str	r3, [r7, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b6:	e050      	b.n	800555a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054be:	d04c      	beq.n	800555a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d007      	beq.n	80054d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80054c6:	f7fd fa43 	bl	8002950 <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d241      	bcs.n	800555a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	330c      	adds	r3, #12
 80054dc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e0:	e853 3f00 	ldrex	r3, [r3]
 80054e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80054f6:	637a      	str	r2, [r7, #52]	; 0x34
 80054f8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1e5      	bne.n	80054d6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3314      	adds	r3, #20
 8005510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	e853 3f00 	ldrex	r3, [r3]
 8005518:	613b      	str	r3, [r7, #16]
   return(result);
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	63bb      	str	r3, [r7, #56]	; 0x38
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3314      	adds	r3, #20
 8005528:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800552a:	623a      	str	r2, [r7, #32]
 800552c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	69f9      	ldr	r1, [r7, #28]
 8005530:	6a3a      	ldr	r2, [r7, #32]
 8005532:	e841 2300 	strex	r3, r2, [r1]
 8005536:	61bb      	str	r3, [r7, #24]
   return(result);
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1e5      	bne.n	800550a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2220      	movs	r2, #32
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e00f      	b.n	800557a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	4013      	ands	r3, r2
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	429a      	cmp	r2, r3
 8005568:	bf0c      	ite	eq
 800556a:	2301      	moveq	r3, #1
 800556c:	2300      	movne	r3, #0
 800556e:	b2db      	uxtb	r3, r3
 8005570:	461a      	mov	r2, r3
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	429a      	cmp	r2, r3
 8005576:	d09f      	beq.n	80054b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3740      	adds	r7, #64	; 0x40
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
	...

08005584 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005588:	b09f      	sub	sp, #124	; 0x7c
 800558a:	af00      	add	r7, sp, #0
 800558c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800558e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800559a:	68d9      	ldr	r1, [r3, #12]
 800559c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	ea40 0301 	orr.w	r3, r0, r1
 80055a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	431a      	orrs	r2, r3
 80055b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80055be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80055c8:	f021 010c 	bic.w	r1, r1, #12
 80055cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055d2:	430b      	orrs	r3, r1
 80055d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80055e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e2:	6999      	ldr	r1, [r3, #24]
 80055e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	ea40 0301 	orr.w	r3, r0, r1
 80055ec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	4bc5      	ldr	r3, [pc, #788]	; (8005908 <UART_SetConfig+0x384>)
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d004      	beq.n	8005602 <UART_SetConfig+0x7e>
 80055f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	4bc3      	ldr	r3, [pc, #780]	; (800590c <UART_SetConfig+0x388>)
 80055fe:	429a      	cmp	r2, r3
 8005600:	d103      	bne.n	800560a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005602:	f7ff fa0d 	bl	8004a20 <HAL_RCC_GetPCLK2Freq>
 8005606:	6778      	str	r0, [r7, #116]	; 0x74
 8005608:	e002      	b.n	8005610 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800560a:	f7ff f9f5 	bl	80049f8 <HAL_RCC_GetPCLK1Freq>
 800560e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005618:	f040 80b6 	bne.w	8005788 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800561c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800561e:	461c      	mov	r4, r3
 8005620:	f04f 0500 	mov.w	r5, #0
 8005624:	4622      	mov	r2, r4
 8005626:	462b      	mov	r3, r5
 8005628:	1891      	adds	r1, r2, r2
 800562a:	6439      	str	r1, [r7, #64]	; 0x40
 800562c:	415b      	adcs	r3, r3
 800562e:	647b      	str	r3, [r7, #68]	; 0x44
 8005630:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005634:	1912      	adds	r2, r2, r4
 8005636:	eb45 0303 	adc.w	r3, r5, r3
 800563a:	f04f 0000 	mov.w	r0, #0
 800563e:	f04f 0100 	mov.w	r1, #0
 8005642:	00d9      	lsls	r1, r3, #3
 8005644:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005648:	00d0      	lsls	r0, r2, #3
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	1911      	adds	r1, r2, r4
 8005650:	6639      	str	r1, [r7, #96]	; 0x60
 8005652:	416b      	adcs	r3, r5
 8005654:	667b      	str	r3, [r7, #100]	; 0x64
 8005656:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	461a      	mov	r2, r3
 800565c:	f04f 0300 	mov.w	r3, #0
 8005660:	1891      	adds	r1, r2, r2
 8005662:	63b9      	str	r1, [r7, #56]	; 0x38
 8005664:	415b      	adcs	r3, r3
 8005666:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005668:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800566c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005670:	f7fb fadc 	bl	8000c2c <__aeabi_uldivmod>
 8005674:	4602      	mov	r2, r0
 8005676:	460b      	mov	r3, r1
 8005678:	4ba5      	ldr	r3, [pc, #660]	; (8005910 <UART_SetConfig+0x38c>)
 800567a:	fba3 2302 	umull	r2, r3, r3, r2
 800567e:	095b      	lsrs	r3, r3, #5
 8005680:	011e      	lsls	r6, r3, #4
 8005682:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005684:	461c      	mov	r4, r3
 8005686:	f04f 0500 	mov.w	r5, #0
 800568a:	4622      	mov	r2, r4
 800568c:	462b      	mov	r3, r5
 800568e:	1891      	adds	r1, r2, r2
 8005690:	6339      	str	r1, [r7, #48]	; 0x30
 8005692:	415b      	adcs	r3, r3
 8005694:	637b      	str	r3, [r7, #52]	; 0x34
 8005696:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800569a:	1912      	adds	r2, r2, r4
 800569c:	eb45 0303 	adc.w	r3, r5, r3
 80056a0:	f04f 0000 	mov.w	r0, #0
 80056a4:	f04f 0100 	mov.w	r1, #0
 80056a8:	00d9      	lsls	r1, r3, #3
 80056aa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056ae:	00d0      	lsls	r0, r2, #3
 80056b0:	4602      	mov	r2, r0
 80056b2:	460b      	mov	r3, r1
 80056b4:	1911      	adds	r1, r2, r4
 80056b6:	65b9      	str	r1, [r7, #88]	; 0x58
 80056b8:	416b      	adcs	r3, r5
 80056ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	461a      	mov	r2, r3
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	1891      	adds	r1, r2, r2
 80056c8:	62b9      	str	r1, [r7, #40]	; 0x28
 80056ca:	415b      	adcs	r3, r3
 80056cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80056d2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80056d6:	f7fb faa9 	bl	8000c2c <__aeabi_uldivmod>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	4b8c      	ldr	r3, [pc, #560]	; (8005910 <UART_SetConfig+0x38c>)
 80056e0:	fba3 1302 	umull	r1, r3, r3, r2
 80056e4:	095b      	lsrs	r3, r3, #5
 80056e6:	2164      	movs	r1, #100	; 0x64
 80056e8:	fb01 f303 	mul.w	r3, r1, r3
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	3332      	adds	r3, #50	; 0x32
 80056f2:	4a87      	ldr	r2, [pc, #540]	; (8005910 <UART_SetConfig+0x38c>)
 80056f4:	fba2 2303 	umull	r2, r3, r2, r3
 80056f8:	095b      	lsrs	r3, r3, #5
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005700:	441e      	add	r6, r3
 8005702:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005704:	4618      	mov	r0, r3
 8005706:	f04f 0100 	mov.w	r1, #0
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	1894      	adds	r4, r2, r2
 8005710:	623c      	str	r4, [r7, #32]
 8005712:	415b      	adcs	r3, r3
 8005714:	627b      	str	r3, [r7, #36]	; 0x24
 8005716:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800571a:	1812      	adds	r2, r2, r0
 800571c:	eb41 0303 	adc.w	r3, r1, r3
 8005720:	f04f 0400 	mov.w	r4, #0
 8005724:	f04f 0500 	mov.w	r5, #0
 8005728:	00dd      	lsls	r5, r3, #3
 800572a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800572e:	00d4      	lsls	r4, r2, #3
 8005730:	4622      	mov	r2, r4
 8005732:	462b      	mov	r3, r5
 8005734:	1814      	adds	r4, r2, r0
 8005736:	653c      	str	r4, [r7, #80]	; 0x50
 8005738:	414b      	adcs	r3, r1
 800573a:	657b      	str	r3, [r7, #84]	; 0x54
 800573c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	461a      	mov	r2, r3
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	1891      	adds	r1, r2, r2
 8005748:	61b9      	str	r1, [r7, #24]
 800574a:	415b      	adcs	r3, r3
 800574c:	61fb      	str	r3, [r7, #28]
 800574e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005752:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005756:	f7fb fa69 	bl	8000c2c <__aeabi_uldivmod>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4b6c      	ldr	r3, [pc, #432]	; (8005910 <UART_SetConfig+0x38c>)
 8005760:	fba3 1302 	umull	r1, r3, r3, r2
 8005764:	095b      	lsrs	r3, r3, #5
 8005766:	2164      	movs	r1, #100	; 0x64
 8005768:	fb01 f303 	mul.w	r3, r1, r3
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	3332      	adds	r3, #50	; 0x32
 8005772:	4a67      	ldr	r2, [pc, #412]	; (8005910 <UART_SetConfig+0x38c>)
 8005774:	fba2 2303 	umull	r2, r3, r2, r3
 8005778:	095b      	lsrs	r3, r3, #5
 800577a:	f003 0207 	and.w	r2, r3, #7
 800577e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4432      	add	r2, r6
 8005784:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005786:	e0b9      	b.n	80058fc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005788:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800578a:	461c      	mov	r4, r3
 800578c:	f04f 0500 	mov.w	r5, #0
 8005790:	4622      	mov	r2, r4
 8005792:	462b      	mov	r3, r5
 8005794:	1891      	adds	r1, r2, r2
 8005796:	6139      	str	r1, [r7, #16]
 8005798:	415b      	adcs	r3, r3
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80057a0:	1912      	adds	r2, r2, r4
 80057a2:	eb45 0303 	adc.w	r3, r5, r3
 80057a6:	f04f 0000 	mov.w	r0, #0
 80057aa:	f04f 0100 	mov.w	r1, #0
 80057ae:	00d9      	lsls	r1, r3, #3
 80057b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057b4:	00d0      	lsls	r0, r2, #3
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	eb12 0804 	adds.w	r8, r2, r4
 80057be:	eb43 0905 	adc.w	r9, r3, r5
 80057c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f04f 0100 	mov.w	r1, #0
 80057cc:	f04f 0200 	mov.w	r2, #0
 80057d0:	f04f 0300 	mov.w	r3, #0
 80057d4:	008b      	lsls	r3, r1, #2
 80057d6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80057da:	0082      	lsls	r2, r0, #2
 80057dc:	4640      	mov	r0, r8
 80057de:	4649      	mov	r1, r9
 80057e0:	f7fb fa24 	bl	8000c2c <__aeabi_uldivmod>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	4b49      	ldr	r3, [pc, #292]	; (8005910 <UART_SetConfig+0x38c>)
 80057ea:	fba3 2302 	umull	r2, r3, r3, r2
 80057ee:	095b      	lsrs	r3, r3, #5
 80057f0:	011e      	lsls	r6, r3, #4
 80057f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057f4:	4618      	mov	r0, r3
 80057f6:	f04f 0100 	mov.w	r1, #0
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	1894      	adds	r4, r2, r2
 8005800:	60bc      	str	r4, [r7, #8]
 8005802:	415b      	adcs	r3, r3
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800580a:	1812      	adds	r2, r2, r0
 800580c:	eb41 0303 	adc.w	r3, r1, r3
 8005810:	f04f 0400 	mov.w	r4, #0
 8005814:	f04f 0500 	mov.w	r5, #0
 8005818:	00dd      	lsls	r5, r3, #3
 800581a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800581e:	00d4      	lsls	r4, r2, #3
 8005820:	4622      	mov	r2, r4
 8005822:	462b      	mov	r3, r5
 8005824:	1814      	adds	r4, r2, r0
 8005826:	64bc      	str	r4, [r7, #72]	; 0x48
 8005828:	414b      	adcs	r3, r1
 800582a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800582c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	4618      	mov	r0, r3
 8005832:	f04f 0100 	mov.w	r1, #0
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	f04f 0300 	mov.w	r3, #0
 800583e:	008b      	lsls	r3, r1, #2
 8005840:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005844:	0082      	lsls	r2, r0, #2
 8005846:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800584a:	f7fb f9ef 	bl	8000c2c <__aeabi_uldivmod>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4b2f      	ldr	r3, [pc, #188]	; (8005910 <UART_SetConfig+0x38c>)
 8005854:	fba3 1302 	umull	r1, r3, r3, r2
 8005858:	095b      	lsrs	r3, r3, #5
 800585a:	2164      	movs	r1, #100	; 0x64
 800585c:	fb01 f303 	mul.w	r3, r1, r3
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	3332      	adds	r3, #50	; 0x32
 8005866:	4a2a      	ldr	r2, [pc, #168]	; (8005910 <UART_SetConfig+0x38c>)
 8005868:	fba2 2303 	umull	r2, r3, r2, r3
 800586c:	095b      	lsrs	r3, r3, #5
 800586e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005872:	441e      	add	r6, r3
 8005874:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005876:	4618      	mov	r0, r3
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	1894      	adds	r4, r2, r2
 8005882:	603c      	str	r4, [r7, #0]
 8005884:	415b      	adcs	r3, r3
 8005886:	607b      	str	r3, [r7, #4]
 8005888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800588c:	1812      	adds	r2, r2, r0
 800588e:	eb41 0303 	adc.w	r3, r1, r3
 8005892:	f04f 0400 	mov.w	r4, #0
 8005896:	f04f 0500 	mov.w	r5, #0
 800589a:	00dd      	lsls	r5, r3, #3
 800589c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80058a0:	00d4      	lsls	r4, r2, #3
 80058a2:	4622      	mov	r2, r4
 80058a4:	462b      	mov	r3, r5
 80058a6:	eb12 0a00 	adds.w	sl, r2, r0
 80058aa:	eb43 0b01 	adc.w	fp, r3, r1
 80058ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f04f 0100 	mov.w	r1, #0
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	f04f 0300 	mov.w	r3, #0
 80058c0:	008b      	lsls	r3, r1, #2
 80058c2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80058c6:	0082      	lsls	r2, r0, #2
 80058c8:	4650      	mov	r0, sl
 80058ca:	4659      	mov	r1, fp
 80058cc:	f7fb f9ae 	bl	8000c2c <__aeabi_uldivmod>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4b0e      	ldr	r3, [pc, #56]	; (8005910 <UART_SetConfig+0x38c>)
 80058d6:	fba3 1302 	umull	r1, r3, r3, r2
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	2164      	movs	r1, #100	; 0x64
 80058de:	fb01 f303 	mul.w	r3, r1, r3
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	011b      	lsls	r3, r3, #4
 80058e6:	3332      	adds	r3, #50	; 0x32
 80058e8:	4a09      	ldr	r2, [pc, #36]	; (8005910 <UART_SetConfig+0x38c>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	095b      	lsrs	r3, r3, #5
 80058f0:	f003 020f 	and.w	r2, r3, #15
 80058f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4432      	add	r2, r6
 80058fa:	609a      	str	r2, [r3, #8]
}
 80058fc:	bf00      	nop
 80058fe:	377c      	adds	r7, #124	; 0x7c
 8005900:	46bd      	mov	sp, r7
 8005902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005906:	bf00      	nop
 8005908:	40011000 	.word	0x40011000
 800590c:	40011400 	.word	0x40011400
 8005910:	51eb851f 	.word	0x51eb851f

08005914 <calloc>:
 8005914:	4b02      	ldr	r3, [pc, #8]	; (8005920 <calloc+0xc>)
 8005916:	460a      	mov	r2, r1
 8005918:	4601      	mov	r1, r0
 800591a:	6818      	ldr	r0, [r3, #0]
 800591c:	f000 b856 	b.w	80059cc <_calloc_r>
 8005920:	2000000c 	.word	0x2000000c

08005924 <__errno>:
 8005924:	4b01      	ldr	r3, [pc, #4]	; (800592c <__errno+0x8>)
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	2000000c 	.word	0x2000000c

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4d0d      	ldr	r5, [pc, #52]	; (8005968 <__libc_init_array+0x38>)
 8005934:	4c0d      	ldr	r4, [pc, #52]	; (800596c <__libc_init_array+0x3c>)
 8005936:	1b64      	subs	r4, r4, r5
 8005938:	10a4      	asrs	r4, r4, #2
 800593a:	2600      	movs	r6, #0
 800593c:	42a6      	cmp	r6, r4
 800593e:	d109      	bne.n	8005954 <__libc_init_array+0x24>
 8005940:	4d0b      	ldr	r5, [pc, #44]	; (8005970 <__libc_init_array+0x40>)
 8005942:	4c0c      	ldr	r4, [pc, #48]	; (8005974 <__libc_init_array+0x44>)
 8005944:	f000 fcca 	bl	80062dc <_init>
 8005948:	1b64      	subs	r4, r4, r5
 800594a:	10a4      	asrs	r4, r4, #2
 800594c:	2600      	movs	r6, #0
 800594e:	42a6      	cmp	r6, r4
 8005950:	d105      	bne.n	800595e <__libc_init_array+0x2e>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	f855 3b04 	ldr.w	r3, [r5], #4
 8005958:	4798      	blx	r3
 800595a:	3601      	adds	r6, #1
 800595c:	e7ee      	b.n	800593c <__libc_init_array+0xc>
 800595e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005962:	4798      	blx	r3
 8005964:	3601      	adds	r6, #1
 8005966:	e7f2      	b.n	800594e <__libc_init_array+0x1e>
 8005968:	08006404 	.word	0x08006404
 800596c:	08006404 	.word	0x08006404
 8005970:	08006404 	.word	0x08006404
 8005974:	08006408 	.word	0x08006408

08005978 <__itoa>:
 8005978:	1e93      	subs	r3, r2, #2
 800597a:	2b22      	cmp	r3, #34	; 0x22
 800597c:	b510      	push	{r4, lr}
 800597e:	460c      	mov	r4, r1
 8005980:	d904      	bls.n	800598c <__itoa+0x14>
 8005982:	2300      	movs	r3, #0
 8005984:	700b      	strb	r3, [r1, #0]
 8005986:	461c      	mov	r4, r3
 8005988:	4620      	mov	r0, r4
 800598a:	bd10      	pop	{r4, pc}
 800598c:	2a0a      	cmp	r2, #10
 800598e:	d109      	bne.n	80059a4 <__itoa+0x2c>
 8005990:	2800      	cmp	r0, #0
 8005992:	da07      	bge.n	80059a4 <__itoa+0x2c>
 8005994:	232d      	movs	r3, #45	; 0x2d
 8005996:	700b      	strb	r3, [r1, #0]
 8005998:	4240      	negs	r0, r0
 800599a:	2101      	movs	r1, #1
 800599c:	4421      	add	r1, r4
 800599e:	f000 f907 	bl	8005bb0 <__utoa>
 80059a2:	e7f1      	b.n	8005988 <__itoa+0x10>
 80059a4:	2100      	movs	r1, #0
 80059a6:	e7f9      	b.n	800599c <__itoa+0x24>

080059a8 <itoa>:
 80059a8:	f7ff bfe6 	b.w	8005978 <__itoa>

080059ac <malloc>:
 80059ac:	4b02      	ldr	r3, [pc, #8]	; (80059b8 <malloc+0xc>)
 80059ae:	4601      	mov	r1, r0
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	f000 b86b 	b.w	8005a8c <_malloc_r>
 80059b6:	bf00      	nop
 80059b8:	2000000c 	.word	0x2000000c

080059bc <memset>:
 80059bc:	4402      	add	r2, r0
 80059be:	4603      	mov	r3, r0
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d100      	bne.n	80059c6 <memset+0xa>
 80059c4:	4770      	bx	lr
 80059c6:	f803 1b01 	strb.w	r1, [r3], #1
 80059ca:	e7f9      	b.n	80059c0 <memset+0x4>

080059cc <_calloc_r>:
 80059cc:	b513      	push	{r0, r1, r4, lr}
 80059ce:	434a      	muls	r2, r1
 80059d0:	4611      	mov	r1, r2
 80059d2:	9201      	str	r2, [sp, #4]
 80059d4:	f000 f85a 	bl	8005a8c <_malloc_r>
 80059d8:	4604      	mov	r4, r0
 80059da:	b118      	cbz	r0, 80059e4 <_calloc_r+0x18>
 80059dc:	9a01      	ldr	r2, [sp, #4]
 80059de:	2100      	movs	r1, #0
 80059e0:	f7ff ffec 	bl	80059bc <memset>
 80059e4:	4620      	mov	r0, r4
 80059e6:	b002      	add	sp, #8
 80059e8:	bd10      	pop	{r4, pc}
	...

080059ec <_free_r>:
 80059ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059ee:	2900      	cmp	r1, #0
 80059f0:	d048      	beq.n	8005a84 <_free_r+0x98>
 80059f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059f6:	9001      	str	r0, [sp, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f1a1 0404 	sub.w	r4, r1, #4
 80059fe:	bfb8      	it	lt
 8005a00:	18e4      	addlt	r4, r4, r3
 8005a02:	f000 f917 	bl	8005c34 <__malloc_lock>
 8005a06:	4a20      	ldr	r2, [pc, #128]	; (8005a88 <_free_r+0x9c>)
 8005a08:	9801      	ldr	r0, [sp, #4]
 8005a0a:	6813      	ldr	r3, [r2, #0]
 8005a0c:	4615      	mov	r5, r2
 8005a0e:	b933      	cbnz	r3, 8005a1e <_free_r+0x32>
 8005a10:	6063      	str	r3, [r4, #4]
 8005a12:	6014      	str	r4, [r2, #0]
 8005a14:	b003      	add	sp, #12
 8005a16:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a1a:	f000 b911 	b.w	8005c40 <__malloc_unlock>
 8005a1e:	42a3      	cmp	r3, r4
 8005a20:	d90b      	bls.n	8005a3a <_free_r+0x4e>
 8005a22:	6821      	ldr	r1, [r4, #0]
 8005a24:	1862      	adds	r2, r4, r1
 8005a26:	4293      	cmp	r3, r2
 8005a28:	bf04      	itt	eq
 8005a2a:	681a      	ldreq	r2, [r3, #0]
 8005a2c:	685b      	ldreq	r3, [r3, #4]
 8005a2e:	6063      	str	r3, [r4, #4]
 8005a30:	bf04      	itt	eq
 8005a32:	1852      	addeq	r2, r2, r1
 8005a34:	6022      	streq	r2, [r4, #0]
 8005a36:	602c      	str	r4, [r5, #0]
 8005a38:	e7ec      	b.n	8005a14 <_free_r+0x28>
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	b10b      	cbz	r3, 8005a44 <_free_r+0x58>
 8005a40:	42a3      	cmp	r3, r4
 8005a42:	d9fa      	bls.n	8005a3a <_free_r+0x4e>
 8005a44:	6811      	ldr	r1, [r2, #0]
 8005a46:	1855      	adds	r5, r2, r1
 8005a48:	42a5      	cmp	r5, r4
 8005a4a:	d10b      	bne.n	8005a64 <_free_r+0x78>
 8005a4c:	6824      	ldr	r4, [r4, #0]
 8005a4e:	4421      	add	r1, r4
 8005a50:	1854      	adds	r4, r2, r1
 8005a52:	42a3      	cmp	r3, r4
 8005a54:	6011      	str	r1, [r2, #0]
 8005a56:	d1dd      	bne.n	8005a14 <_free_r+0x28>
 8005a58:	681c      	ldr	r4, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	6053      	str	r3, [r2, #4]
 8005a5e:	4421      	add	r1, r4
 8005a60:	6011      	str	r1, [r2, #0]
 8005a62:	e7d7      	b.n	8005a14 <_free_r+0x28>
 8005a64:	d902      	bls.n	8005a6c <_free_r+0x80>
 8005a66:	230c      	movs	r3, #12
 8005a68:	6003      	str	r3, [r0, #0]
 8005a6a:	e7d3      	b.n	8005a14 <_free_r+0x28>
 8005a6c:	6825      	ldr	r5, [r4, #0]
 8005a6e:	1961      	adds	r1, r4, r5
 8005a70:	428b      	cmp	r3, r1
 8005a72:	bf04      	itt	eq
 8005a74:	6819      	ldreq	r1, [r3, #0]
 8005a76:	685b      	ldreq	r3, [r3, #4]
 8005a78:	6063      	str	r3, [r4, #4]
 8005a7a:	bf04      	itt	eq
 8005a7c:	1949      	addeq	r1, r1, r5
 8005a7e:	6021      	streq	r1, [r4, #0]
 8005a80:	6054      	str	r4, [r2, #4]
 8005a82:	e7c7      	b.n	8005a14 <_free_r+0x28>
 8005a84:	b003      	add	sp, #12
 8005a86:	bd30      	pop	{r4, r5, pc}
 8005a88:	20000094 	.word	0x20000094

08005a8c <_malloc_r>:
 8005a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8e:	1ccd      	adds	r5, r1, #3
 8005a90:	f025 0503 	bic.w	r5, r5, #3
 8005a94:	3508      	adds	r5, #8
 8005a96:	2d0c      	cmp	r5, #12
 8005a98:	bf38      	it	cc
 8005a9a:	250c      	movcc	r5, #12
 8005a9c:	2d00      	cmp	r5, #0
 8005a9e:	4606      	mov	r6, r0
 8005aa0:	db01      	blt.n	8005aa6 <_malloc_r+0x1a>
 8005aa2:	42a9      	cmp	r1, r5
 8005aa4:	d903      	bls.n	8005aae <_malloc_r+0x22>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	6033      	str	r3, [r6, #0]
 8005aaa:	2000      	movs	r0, #0
 8005aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005aae:	f000 f8c1 	bl	8005c34 <__malloc_lock>
 8005ab2:	4921      	ldr	r1, [pc, #132]	; (8005b38 <_malloc_r+0xac>)
 8005ab4:	680a      	ldr	r2, [r1, #0]
 8005ab6:	4614      	mov	r4, r2
 8005ab8:	b99c      	cbnz	r4, 8005ae2 <_malloc_r+0x56>
 8005aba:	4f20      	ldr	r7, [pc, #128]	; (8005b3c <_malloc_r+0xb0>)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	b923      	cbnz	r3, 8005aca <_malloc_r+0x3e>
 8005ac0:	4621      	mov	r1, r4
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f000 f83c 	bl	8005b40 <_sbrk_r>
 8005ac8:	6038      	str	r0, [r7, #0]
 8005aca:	4629      	mov	r1, r5
 8005acc:	4630      	mov	r0, r6
 8005ace:	f000 f837 	bl	8005b40 <_sbrk_r>
 8005ad2:	1c43      	adds	r3, r0, #1
 8005ad4:	d123      	bne.n	8005b1e <_malloc_r+0x92>
 8005ad6:	230c      	movs	r3, #12
 8005ad8:	6033      	str	r3, [r6, #0]
 8005ada:	4630      	mov	r0, r6
 8005adc:	f000 f8b0 	bl	8005c40 <__malloc_unlock>
 8005ae0:	e7e3      	b.n	8005aaa <_malloc_r+0x1e>
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	1b5b      	subs	r3, r3, r5
 8005ae6:	d417      	bmi.n	8005b18 <_malloc_r+0x8c>
 8005ae8:	2b0b      	cmp	r3, #11
 8005aea:	d903      	bls.n	8005af4 <_malloc_r+0x68>
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	441c      	add	r4, r3
 8005af0:	6025      	str	r5, [r4, #0]
 8005af2:	e004      	b.n	8005afe <_malloc_r+0x72>
 8005af4:	6863      	ldr	r3, [r4, #4]
 8005af6:	42a2      	cmp	r2, r4
 8005af8:	bf0c      	ite	eq
 8005afa:	600b      	streq	r3, [r1, #0]
 8005afc:	6053      	strne	r3, [r2, #4]
 8005afe:	4630      	mov	r0, r6
 8005b00:	f000 f89e 	bl	8005c40 <__malloc_unlock>
 8005b04:	f104 000b 	add.w	r0, r4, #11
 8005b08:	1d23      	adds	r3, r4, #4
 8005b0a:	f020 0007 	bic.w	r0, r0, #7
 8005b0e:	1ac2      	subs	r2, r0, r3
 8005b10:	d0cc      	beq.n	8005aac <_malloc_r+0x20>
 8005b12:	1a1b      	subs	r3, r3, r0
 8005b14:	50a3      	str	r3, [r4, r2]
 8005b16:	e7c9      	b.n	8005aac <_malloc_r+0x20>
 8005b18:	4622      	mov	r2, r4
 8005b1a:	6864      	ldr	r4, [r4, #4]
 8005b1c:	e7cc      	b.n	8005ab8 <_malloc_r+0x2c>
 8005b1e:	1cc4      	adds	r4, r0, #3
 8005b20:	f024 0403 	bic.w	r4, r4, #3
 8005b24:	42a0      	cmp	r0, r4
 8005b26:	d0e3      	beq.n	8005af0 <_malloc_r+0x64>
 8005b28:	1a21      	subs	r1, r4, r0
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f000 f808 	bl	8005b40 <_sbrk_r>
 8005b30:	3001      	adds	r0, #1
 8005b32:	d1dd      	bne.n	8005af0 <_malloc_r+0x64>
 8005b34:	e7cf      	b.n	8005ad6 <_malloc_r+0x4a>
 8005b36:	bf00      	nop
 8005b38:	20000094 	.word	0x20000094
 8005b3c:	20000098 	.word	0x20000098

08005b40 <_sbrk_r>:
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	4d06      	ldr	r5, [pc, #24]	; (8005b5c <_sbrk_r+0x1c>)
 8005b44:	2300      	movs	r3, #0
 8005b46:	4604      	mov	r4, r0
 8005b48:	4608      	mov	r0, r1
 8005b4a:	602b      	str	r3, [r5, #0]
 8005b4c:	f7fc fe28 	bl	80027a0 <_sbrk>
 8005b50:	1c43      	adds	r3, r0, #1
 8005b52:	d102      	bne.n	8005b5a <_sbrk_r+0x1a>
 8005b54:	682b      	ldr	r3, [r5, #0]
 8005b56:	b103      	cbz	r3, 8005b5a <_sbrk_r+0x1a>
 8005b58:	6023      	str	r3, [r4, #0]
 8005b5a:	bd38      	pop	{r3, r4, r5, pc}
 8005b5c:	2000018c 	.word	0x2000018c

08005b60 <siprintf>:
 8005b60:	b40e      	push	{r1, r2, r3}
 8005b62:	b500      	push	{lr}
 8005b64:	b09c      	sub	sp, #112	; 0x70
 8005b66:	ab1d      	add	r3, sp, #116	; 0x74
 8005b68:	9002      	str	r0, [sp, #8]
 8005b6a:	9006      	str	r0, [sp, #24]
 8005b6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b70:	4809      	ldr	r0, [pc, #36]	; (8005b98 <siprintf+0x38>)
 8005b72:	9107      	str	r1, [sp, #28]
 8005b74:	9104      	str	r1, [sp, #16]
 8005b76:	4909      	ldr	r1, [pc, #36]	; (8005b9c <siprintf+0x3c>)
 8005b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b7c:	9105      	str	r1, [sp, #20]
 8005b7e:	6800      	ldr	r0, [r0, #0]
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	a902      	add	r1, sp, #8
 8005b84:	f000 f8be 	bl	8005d04 <_svfiprintf_r>
 8005b88:	9b02      	ldr	r3, [sp, #8]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	701a      	strb	r2, [r3, #0]
 8005b8e:	b01c      	add	sp, #112	; 0x70
 8005b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b94:	b003      	add	sp, #12
 8005b96:	4770      	bx	lr
 8005b98:	2000000c 	.word	0x2000000c
 8005b9c:	ffff0208 	.word	0xffff0208

08005ba0 <strcpy>:
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ba6:	f803 2b01 	strb.w	r2, [r3], #1
 8005baa:	2a00      	cmp	r2, #0
 8005bac:	d1f9      	bne.n	8005ba2 <strcpy+0x2>
 8005bae:	4770      	bx	lr

08005bb0 <__utoa>:
 8005bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bb2:	4c1f      	ldr	r4, [pc, #124]	; (8005c30 <__utoa+0x80>)
 8005bb4:	b08b      	sub	sp, #44	; 0x2c
 8005bb6:	4605      	mov	r5, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	466e      	mov	r6, sp
 8005bbc:	f104 0c20 	add.w	ip, r4, #32
 8005bc0:	6820      	ldr	r0, [r4, #0]
 8005bc2:	6861      	ldr	r1, [r4, #4]
 8005bc4:	4637      	mov	r7, r6
 8005bc6:	c703      	stmia	r7!, {r0, r1}
 8005bc8:	3408      	adds	r4, #8
 8005bca:	4564      	cmp	r4, ip
 8005bcc:	463e      	mov	r6, r7
 8005bce:	d1f7      	bne.n	8005bc0 <__utoa+0x10>
 8005bd0:	7921      	ldrb	r1, [r4, #4]
 8005bd2:	7139      	strb	r1, [r7, #4]
 8005bd4:	1e91      	subs	r1, r2, #2
 8005bd6:	6820      	ldr	r0, [r4, #0]
 8005bd8:	6038      	str	r0, [r7, #0]
 8005bda:	2922      	cmp	r1, #34	; 0x22
 8005bdc:	f04f 0100 	mov.w	r1, #0
 8005be0:	d904      	bls.n	8005bec <__utoa+0x3c>
 8005be2:	7019      	strb	r1, [r3, #0]
 8005be4:	460b      	mov	r3, r1
 8005be6:	4618      	mov	r0, r3
 8005be8:	b00b      	add	sp, #44	; 0x2c
 8005bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bec:	1e58      	subs	r0, r3, #1
 8005bee:	4684      	mov	ip, r0
 8005bf0:	fbb5 f7f2 	udiv	r7, r5, r2
 8005bf4:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8005bf8:	fb02 5617 	mls	r6, r2, r7, r5
 8005bfc:	4476      	add	r6, lr
 8005bfe:	460c      	mov	r4, r1
 8005c00:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8005c04:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8005c08:	462e      	mov	r6, r5
 8005c0a:	42b2      	cmp	r2, r6
 8005c0c:	f101 0101 	add.w	r1, r1, #1
 8005c10:	463d      	mov	r5, r7
 8005c12:	d9ed      	bls.n	8005bf0 <__utoa+0x40>
 8005c14:	2200      	movs	r2, #0
 8005c16:	545a      	strb	r2, [r3, r1]
 8005c18:	1919      	adds	r1, r3, r4
 8005c1a:	1aa5      	subs	r5, r4, r2
 8005c1c:	42aa      	cmp	r2, r5
 8005c1e:	dae2      	bge.n	8005be6 <__utoa+0x36>
 8005c20:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005c24:	780e      	ldrb	r6, [r1, #0]
 8005c26:	7006      	strb	r6, [r0, #0]
 8005c28:	3201      	adds	r2, #1
 8005c2a:	f801 5901 	strb.w	r5, [r1], #-1
 8005c2e:	e7f4      	b.n	8005c1a <__utoa+0x6a>
 8005c30:	080063a4 	.word	0x080063a4

08005c34 <__malloc_lock>:
 8005c34:	4801      	ldr	r0, [pc, #4]	; (8005c3c <__malloc_lock+0x8>)
 8005c36:	f000 baf9 	b.w	800622c <__retarget_lock_acquire_recursive>
 8005c3a:	bf00      	nop
 8005c3c:	20000194 	.word	0x20000194

08005c40 <__malloc_unlock>:
 8005c40:	4801      	ldr	r0, [pc, #4]	; (8005c48 <__malloc_unlock+0x8>)
 8005c42:	f000 baf4 	b.w	800622e <__retarget_lock_release_recursive>
 8005c46:	bf00      	nop
 8005c48:	20000194 	.word	0x20000194

08005c4c <__ssputs_r>:
 8005c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c50:	688e      	ldr	r6, [r1, #8]
 8005c52:	429e      	cmp	r6, r3
 8005c54:	4682      	mov	sl, r0
 8005c56:	460c      	mov	r4, r1
 8005c58:	4690      	mov	r8, r2
 8005c5a:	461f      	mov	r7, r3
 8005c5c:	d838      	bhi.n	8005cd0 <__ssputs_r+0x84>
 8005c5e:	898a      	ldrh	r2, [r1, #12]
 8005c60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c64:	d032      	beq.n	8005ccc <__ssputs_r+0x80>
 8005c66:	6825      	ldr	r5, [r4, #0]
 8005c68:	6909      	ldr	r1, [r1, #16]
 8005c6a:	eba5 0901 	sub.w	r9, r5, r1
 8005c6e:	6965      	ldr	r5, [r4, #20]
 8005c70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c78:	3301      	adds	r3, #1
 8005c7a:	444b      	add	r3, r9
 8005c7c:	106d      	asrs	r5, r5, #1
 8005c7e:	429d      	cmp	r5, r3
 8005c80:	bf38      	it	cc
 8005c82:	461d      	movcc	r5, r3
 8005c84:	0553      	lsls	r3, r2, #21
 8005c86:	d531      	bpl.n	8005cec <__ssputs_r+0xa0>
 8005c88:	4629      	mov	r1, r5
 8005c8a:	f7ff feff 	bl	8005a8c <_malloc_r>
 8005c8e:	4606      	mov	r6, r0
 8005c90:	b950      	cbnz	r0, 8005ca8 <__ssputs_r+0x5c>
 8005c92:	230c      	movs	r3, #12
 8005c94:	f8ca 3000 	str.w	r3, [sl]
 8005c98:	89a3      	ldrh	r3, [r4, #12]
 8005c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c9e:	81a3      	strh	r3, [r4, #12]
 8005ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca8:	6921      	ldr	r1, [r4, #16]
 8005caa:	464a      	mov	r2, r9
 8005cac:	f000 fac0 	bl	8006230 <memcpy>
 8005cb0:	89a3      	ldrh	r3, [r4, #12]
 8005cb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cba:	81a3      	strh	r3, [r4, #12]
 8005cbc:	6126      	str	r6, [r4, #16]
 8005cbe:	6165      	str	r5, [r4, #20]
 8005cc0:	444e      	add	r6, r9
 8005cc2:	eba5 0509 	sub.w	r5, r5, r9
 8005cc6:	6026      	str	r6, [r4, #0]
 8005cc8:	60a5      	str	r5, [r4, #8]
 8005cca:	463e      	mov	r6, r7
 8005ccc:	42be      	cmp	r6, r7
 8005cce:	d900      	bls.n	8005cd2 <__ssputs_r+0x86>
 8005cd0:	463e      	mov	r6, r7
 8005cd2:	4632      	mov	r2, r6
 8005cd4:	6820      	ldr	r0, [r4, #0]
 8005cd6:	4641      	mov	r1, r8
 8005cd8:	f000 fab8 	bl	800624c <memmove>
 8005cdc:	68a3      	ldr	r3, [r4, #8]
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	1b9b      	subs	r3, r3, r6
 8005ce2:	4432      	add	r2, r6
 8005ce4:	60a3      	str	r3, [r4, #8]
 8005ce6:	6022      	str	r2, [r4, #0]
 8005ce8:	2000      	movs	r0, #0
 8005cea:	e7db      	b.n	8005ca4 <__ssputs_r+0x58>
 8005cec:	462a      	mov	r2, r5
 8005cee:	f000 fac7 	bl	8006280 <_realloc_r>
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d1e1      	bne.n	8005cbc <__ssputs_r+0x70>
 8005cf8:	6921      	ldr	r1, [r4, #16]
 8005cfa:	4650      	mov	r0, sl
 8005cfc:	f7ff fe76 	bl	80059ec <_free_r>
 8005d00:	e7c7      	b.n	8005c92 <__ssputs_r+0x46>
	...

08005d04 <_svfiprintf_r>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	4698      	mov	r8, r3
 8005d0a:	898b      	ldrh	r3, [r1, #12]
 8005d0c:	061b      	lsls	r3, r3, #24
 8005d0e:	b09d      	sub	sp, #116	; 0x74
 8005d10:	4607      	mov	r7, r0
 8005d12:	460d      	mov	r5, r1
 8005d14:	4614      	mov	r4, r2
 8005d16:	d50e      	bpl.n	8005d36 <_svfiprintf_r+0x32>
 8005d18:	690b      	ldr	r3, [r1, #16]
 8005d1a:	b963      	cbnz	r3, 8005d36 <_svfiprintf_r+0x32>
 8005d1c:	2140      	movs	r1, #64	; 0x40
 8005d1e:	f7ff feb5 	bl	8005a8c <_malloc_r>
 8005d22:	6028      	str	r0, [r5, #0]
 8005d24:	6128      	str	r0, [r5, #16]
 8005d26:	b920      	cbnz	r0, 8005d32 <_svfiprintf_r+0x2e>
 8005d28:	230c      	movs	r3, #12
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d30:	e0d1      	b.n	8005ed6 <_svfiprintf_r+0x1d2>
 8005d32:	2340      	movs	r3, #64	; 0x40
 8005d34:	616b      	str	r3, [r5, #20]
 8005d36:	2300      	movs	r3, #0
 8005d38:	9309      	str	r3, [sp, #36]	; 0x24
 8005d3a:	2320      	movs	r3, #32
 8005d3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d44:	2330      	movs	r3, #48	; 0x30
 8005d46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ef0 <_svfiprintf_r+0x1ec>
 8005d4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d4e:	f04f 0901 	mov.w	r9, #1
 8005d52:	4623      	mov	r3, r4
 8005d54:	469a      	mov	sl, r3
 8005d56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d5a:	b10a      	cbz	r2, 8005d60 <_svfiprintf_r+0x5c>
 8005d5c:	2a25      	cmp	r2, #37	; 0x25
 8005d5e:	d1f9      	bne.n	8005d54 <_svfiprintf_r+0x50>
 8005d60:	ebba 0b04 	subs.w	fp, sl, r4
 8005d64:	d00b      	beq.n	8005d7e <_svfiprintf_r+0x7a>
 8005d66:	465b      	mov	r3, fp
 8005d68:	4622      	mov	r2, r4
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	4638      	mov	r0, r7
 8005d6e:	f7ff ff6d 	bl	8005c4c <__ssputs_r>
 8005d72:	3001      	adds	r0, #1
 8005d74:	f000 80aa 	beq.w	8005ecc <_svfiprintf_r+0x1c8>
 8005d78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d7a:	445a      	add	r2, fp
 8005d7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f000 80a2 	beq.w	8005ecc <_svfiprintf_r+0x1c8>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d92:	f10a 0a01 	add.w	sl, sl, #1
 8005d96:	9304      	str	r3, [sp, #16]
 8005d98:	9307      	str	r3, [sp, #28]
 8005d9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d9e:	931a      	str	r3, [sp, #104]	; 0x68
 8005da0:	4654      	mov	r4, sl
 8005da2:	2205      	movs	r2, #5
 8005da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005da8:	4851      	ldr	r0, [pc, #324]	; (8005ef0 <_svfiprintf_r+0x1ec>)
 8005daa:	f7fa fa39 	bl	8000220 <memchr>
 8005dae:	9a04      	ldr	r2, [sp, #16]
 8005db0:	b9d8      	cbnz	r0, 8005dea <_svfiprintf_r+0xe6>
 8005db2:	06d0      	lsls	r0, r2, #27
 8005db4:	bf44      	itt	mi
 8005db6:	2320      	movmi	r3, #32
 8005db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dbc:	0711      	lsls	r1, r2, #28
 8005dbe:	bf44      	itt	mi
 8005dc0:	232b      	movmi	r3, #43	; 0x2b
 8005dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8005dca:	2b2a      	cmp	r3, #42	; 0x2a
 8005dcc:	d015      	beq.n	8005dfa <_svfiprintf_r+0xf6>
 8005dce:	9a07      	ldr	r2, [sp, #28]
 8005dd0:	4654      	mov	r4, sl
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	f04f 0c0a 	mov.w	ip, #10
 8005dd8:	4621      	mov	r1, r4
 8005dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dde:	3b30      	subs	r3, #48	; 0x30
 8005de0:	2b09      	cmp	r3, #9
 8005de2:	d94e      	bls.n	8005e82 <_svfiprintf_r+0x17e>
 8005de4:	b1b0      	cbz	r0, 8005e14 <_svfiprintf_r+0x110>
 8005de6:	9207      	str	r2, [sp, #28]
 8005de8:	e014      	b.n	8005e14 <_svfiprintf_r+0x110>
 8005dea:	eba0 0308 	sub.w	r3, r0, r8
 8005dee:	fa09 f303 	lsl.w	r3, r9, r3
 8005df2:	4313      	orrs	r3, r2
 8005df4:	9304      	str	r3, [sp, #16]
 8005df6:	46a2      	mov	sl, r4
 8005df8:	e7d2      	b.n	8005da0 <_svfiprintf_r+0x9c>
 8005dfa:	9b03      	ldr	r3, [sp, #12]
 8005dfc:	1d19      	adds	r1, r3, #4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	9103      	str	r1, [sp, #12]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	bfbb      	ittet	lt
 8005e06:	425b      	neglt	r3, r3
 8005e08:	f042 0202 	orrlt.w	r2, r2, #2
 8005e0c:	9307      	strge	r3, [sp, #28]
 8005e0e:	9307      	strlt	r3, [sp, #28]
 8005e10:	bfb8      	it	lt
 8005e12:	9204      	strlt	r2, [sp, #16]
 8005e14:	7823      	ldrb	r3, [r4, #0]
 8005e16:	2b2e      	cmp	r3, #46	; 0x2e
 8005e18:	d10c      	bne.n	8005e34 <_svfiprintf_r+0x130>
 8005e1a:	7863      	ldrb	r3, [r4, #1]
 8005e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8005e1e:	d135      	bne.n	8005e8c <_svfiprintf_r+0x188>
 8005e20:	9b03      	ldr	r3, [sp, #12]
 8005e22:	1d1a      	adds	r2, r3, #4
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	9203      	str	r2, [sp, #12]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bfb8      	it	lt
 8005e2c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005e30:	3402      	adds	r4, #2
 8005e32:	9305      	str	r3, [sp, #20]
 8005e34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005f00 <_svfiprintf_r+0x1fc>
 8005e38:	7821      	ldrb	r1, [r4, #0]
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	4650      	mov	r0, sl
 8005e3e:	f7fa f9ef 	bl	8000220 <memchr>
 8005e42:	b140      	cbz	r0, 8005e56 <_svfiprintf_r+0x152>
 8005e44:	2340      	movs	r3, #64	; 0x40
 8005e46:	eba0 000a 	sub.w	r0, r0, sl
 8005e4a:	fa03 f000 	lsl.w	r0, r3, r0
 8005e4e:	9b04      	ldr	r3, [sp, #16]
 8005e50:	4303      	orrs	r3, r0
 8005e52:	3401      	adds	r4, #1
 8005e54:	9304      	str	r3, [sp, #16]
 8005e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e5a:	4826      	ldr	r0, [pc, #152]	; (8005ef4 <_svfiprintf_r+0x1f0>)
 8005e5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e60:	2206      	movs	r2, #6
 8005e62:	f7fa f9dd 	bl	8000220 <memchr>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d038      	beq.n	8005edc <_svfiprintf_r+0x1d8>
 8005e6a:	4b23      	ldr	r3, [pc, #140]	; (8005ef8 <_svfiprintf_r+0x1f4>)
 8005e6c:	bb1b      	cbnz	r3, 8005eb6 <_svfiprintf_r+0x1b2>
 8005e6e:	9b03      	ldr	r3, [sp, #12]
 8005e70:	3307      	adds	r3, #7
 8005e72:	f023 0307 	bic.w	r3, r3, #7
 8005e76:	3308      	adds	r3, #8
 8005e78:	9303      	str	r3, [sp, #12]
 8005e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e7c:	4433      	add	r3, r6
 8005e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e80:	e767      	b.n	8005d52 <_svfiprintf_r+0x4e>
 8005e82:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e86:	460c      	mov	r4, r1
 8005e88:	2001      	movs	r0, #1
 8005e8a:	e7a5      	b.n	8005dd8 <_svfiprintf_r+0xd4>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	3401      	adds	r4, #1
 8005e90:	9305      	str	r3, [sp, #20]
 8005e92:	4619      	mov	r1, r3
 8005e94:	f04f 0c0a 	mov.w	ip, #10
 8005e98:	4620      	mov	r0, r4
 8005e9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e9e:	3a30      	subs	r2, #48	; 0x30
 8005ea0:	2a09      	cmp	r2, #9
 8005ea2:	d903      	bls.n	8005eac <_svfiprintf_r+0x1a8>
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0c5      	beq.n	8005e34 <_svfiprintf_r+0x130>
 8005ea8:	9105      	str	r1, [sp, #20]
 8005eaa:	e7c3      	b.n	8005e34 <_svfiprintf_r+0x130>
 8005eac:	fb0c 2101 	mla	r1, ip, r1, r2
 8005eb0:	4604      	mov	r4, r0
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e7f0      	b.n	8005e98 <_svfiprintf_r+0x194>
 8005eb6:	ab03      	add	r3, sp, #12
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	462a      	mov	r2, r5
 8005ebc:	4b0f      	ldr	r3, [pc, #60]	; (8005efc <_svfiprintf_r+0x1f8>)
 8005ebe:	a904      	add	r1, sp, #16
 8005ec0:	4638      	mov	r0, r7
 8005ec2:	f3af 8000 	nop.w
 8005ec6:	1c42      	adds	r2, r0, #1
 8005ec8:	4606      	mov	r6, r0
 8005eca:	d1d6      	bne.n	8005e7a <_svfiprintf_r+0x176>
 8005ecc:	89ab      	ldrh	r3, [r5, #12]
 8005ece:	065b      	lsls	r3, r3, #25
 8005ed0:	f53f af2c 	bmi.w	8005d2c <_svfiprintf_r+0x28>
 8005ed4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ed6:	b01d      	add	sp, #116	; 0x74
 8005ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005edc:	ab03      	add	r3, sp, #12
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	462a      	mov	r2, r5
 8005ee2:	4b06      	ldr	r3, [pc, #24]	; (8005efc <_svfiprintf_r+0x1f8>)
 8005ee4:	a904      	add	r1, sp, #16
 8005ee6:	4638      	mov	r0, r7
 8005ee8:	f000 f87a 	bl	8005fe0 <_printf_i>
 8005eec:	e7eb      	b.n	8005ec6 <_svfiprintf_r+0x1c2>
 8005eee:	bf00      	nop
 8005ef0:	080063c9 	.word	0x080063c9
 8005ef4:	080063d3 	.word	0x080063d3
 8005ef8:	00000000 	.word	0x00000000
 8005efc:	08005c4d 	.word	0x08005c4d
 8005f00:	080063cf 	.word	0x080063cf

08005f04 <_printf_common>:
 8005f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f08:	4616      	mov	r6, r2
 8005f0a:	4699      	mov	r9, r3
 8005f0c:	688a      	ldr	r2, [r1, #8]
 8005f0e:	690b      	ldr	r3, [r1, #16]
 8005f10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f14:	4293      	cmp	r3, r2
 8005f16:	bfb8      	it	lt
 8005f18:	4613      	movlt	r3, r2
 8005f1a:	6033      	str	r3, [r6, #0]
 8005f1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f20:	4607      	mov	r7, r0
 8005f22:	460c      	mov	r4, r1
 8005f24:	b10a      	cbz	r2, 8005f2a <_printf_common+0x26>
 8005f26:	3301      	adds	r3, #1
 8005f28:	6033      	str	r3, [r6, #0]
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	0699      	lsls	r1, r3, #26
 8005f2e:	bf42      	ittt	mi
 8005f30:	6833      	ldrmi	r3, [r6, #0]
 8005f32:	3302      	addmi	r3, #2
 8005f34:	6033      	strmi	r3, [r6, #0]
 8005f36:	6825      	ldr	r5, [r4, #0]
 8005f38:	f015 0506 	ands.w	r5, r5, #6
 8005f3c:	d106      	bne.n	8005f4c <_printf_common+0x48>
 8005f3e:	f104 0a19 	add.w	sl, r4, #25
 8005f42:	68e3      	ldr	r3, [r4, #12]
 8005f44:	6832      	ldr	r2, [r6, #0]
 8005f46:	1a9b      	subs	r3, r3, r2
 8005f48:	42ab      	cmp	r3, r5
 8005f4a:	dc26      	bgt.n	8005f9a <_printf_common+0x96>
 8005f4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f50:	1e13      	subs	r3, r2, #0
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	bf18      	it	ne
 8005f56:	2301      	movne	r3, #1
 8005f58:	0692      	lsls	r2, r2, #26
 8005f5a:	d42b      	bmi.n	8005fb4 <_printf_common+0xb0>
 8005f5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f60:	4649      	mov	r1, r9
 8005f62:	4638      	mov	r0, r7
 8005f64:	47c0      	blx	r8
 8005f66:	3001      	adds	r0, #1
 8005f68:	d01e      	beq.n	8005fa8 <_printf_common+0xa4>
 8005f6a:	6823      	ldr	r3, [r4, #0]
 8005f6c:	68e5      	ldr	r5, [r4, #12]
 8005f6e:	6832      	ldr	r2, [r6, #0]
 8005f70:	f003 0306 	and.w	r3, r3, #6
 8005f74:	2b04      	cmp	r3, #4
 8005f76:	bf08      	it	eq
 8005f78:	1aad      	subeq	r5, r5, r2
 8005f7a:	68a3      	ldr	r3, [r4, #8]
 8005f7c:	6922      	ldr	r2, [r4, #16]
 8005f7e:	bf0c      	ite	eq
 8005f80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f84:	2500      	movne	r5, #0
 8005f86:	4293      	cmp	r3, r2
 8005f88:	bfc4      	itt	gt
 8005f8a:	1a9b      	subgt	r3, r3, r2
 8005f8c:	18ed      	addgt	r5, r5, r3
 8005f8e:	2600      	movs	r6, #0
 8005f90:	341a      	adds	r4, #26
 8005f92:	42b5      	cmp	r5, r6
 8005f94:	d11a      	bne.n	8005fcc <_printf_common+0xc8>
 8005f96:	2000      	movs	r0, #0
 8005f98:	e008      	b.n	8005fac <_printf_common+0xa8>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	4652      	mov	r2, sl
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	47c0      	blx	r8
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d103      	bne.n	8005fb0 <_printf_common+0xac>
 8005fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb0:	3501      	adds	r5, #1
 8005fb2:	e7c6      	b.n	8005f42 <_printf_common+0x3e>
 8005fb4:	18e1      	adds	r1, r4, r3
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	2030      	movs	r0, #48	; 0x30
 8005fba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fbe:	4422      	add	r2, r4
 8005fc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fc8:	3302      	adds	r3, #2
 8005fca:	e7c7      	b.n	8005f5c <_printf_common+0x58>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	4622      	mov	r2, r4
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	47c0      	blx	r8
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	d0e6      	beq.n	8005fa8 <_printf_common+0xa4>
 8005fda:	3601      	adds	r6, #1
 8005fdc:	e7d9      	b.n	8005f92 <_printf_common+0x8e>
	...

08005fe0 <_printf_i>:
 8005fe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	4691      	mov	r9, r2
 8005fe8:	7e27      	ldrb	r7, [r4, #24]
 8005fea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fec:	2f78      	cmp	r7, #120	; 0x78
 8005fee:	4680      	mov	r8, r0
 8005ff0:	469a      	mov	sl, r3
 8005ff2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ff6:	d807      	bhi.n	8006008 <_printf_i+0x28>
 8005ff8:	2f62      	cmp	r7, #98	; 0x62
 8005ffa:	d80a      	bhi.n	8006012 <_printf_i+0x32>
 8005ffc:	2f00      	cmp	r7, #0
 8005ffe:	f000 80d8 	beq.w	80061b2 <_printf_i+0x1d2>
 8006002:	2f58      	cmp	r7, #88	; 0x58
 8006004:	f000 80a3 	beq.w	800614e <_printf_i+0x16e>
 8006008:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800600c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006010:	e03a      	b.n	8006088 <_printf_i+0xa8>
 8006012:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006016:	2b15      	cmp	r3, #21
 8006018:	d8f6      	bhi.n	8006008 <_printf_i+0x28>
 800601a:	a001      	add	r0, pc, #4	; (adr r0, 8006020 <_printf_i+0x40>)
 800601c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006020:	08006079 	.word	0x08006079
 8006024:	0800608d 	.word	0x0800608d
 8006028:	08006009 	.word	0x08006009
 800602c:	08006009 	.word	0x08006009
 8006030:	08006009 	.word	0x08006009
 8006034:	08006009 	.word	0x08006009
 8006038:	0800608d 	.word	0x0800608d
 800603c:	08006009 	.word	0x08006009
 8006040:	08006009 	.word	0x08006009
 8006044:	08006009 	.word	0x08006009
 8006048:	08006009 	.word	0x08006009
 800604c:	08006199 	.word	0x08006199
 8006050:	080060bd 	.word	0x080060bd
 8006054:	0800617b 	.word	0x0800617b
 8006058:	08006009 	.word	0x08006009
 800605c:	08006009 	.word	0x08006009
 8006060:	080061bb 	.word	0x080061bb
 8006064:	08006009 	.word	0x08006009
 8006068:	080060bd 	.word	0x080060bd
 800606c:	08006009 	.word	0x08006009
 8006070:	08006009 	.word	0x08006009
 8006074:	08006183 	.word	0x08006183
 8006078:	680b      	ldr	r3, [r1, #0]
 800607a:	1d1a      	adds	r2, r3, #4
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	600a      	str	r2, [r1, #0]
 8006080:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006084:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006088:	2301      	movs	r3, #1
 800608a:	e0a3      	b.n	80061d4 <_printf_i+0x1f4>
 800608c:	6825      	ldr	r5, [r4, #0]
 800608e:	6808      	ldr	r0, [r1, #0]
 8006090:	062e      	lsls	r6, r5, #24
 8006092:	f100 0304 	add.w	r3, r0, #4
 8006096:	d50a      	bpl.n	80060ae <_printf_i+0xce>
 8006098:	6805      	ldr	r5, [r0, #0]
 800609a:	600b      	str	r3, [r1, #0]
 800609c:	2d00      	cmp	r5, #0
 800609e:	da03      	bge.n	80060a8 <_printf_i+0xc8>
 80060a0:	232d      	movs	r3, #45	; 0x2d
 80060a2:	426d      	negs	r5, r5
 80060a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a8:	485e      	ldr	r0, [pc, #376]	; (8006224 <_printf_i+0x244>)
 80060aa:	230a      	movs	r3, #10
 80060ac:	e019      	b.n	80060e2 <_printf_i+0x102>
 80060ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060b2:	6805      	ldr	r5, [r0, #0]
 80060b4:	600b      	str	r3, [r1, #0]
 80060b6:	bf18      	it	ne
 80060b8:	b22d      	sxthne	r5, r5
 80060ba:	e7ef      	b.n	800609c <_printf_i+0xbc>
 80060bc:	680b      	ldr	r3, [r1, #0]
 80060be:	6825      	ldr	r5, [r4, #0]
 80060c0:	1d18      	adds	r0, r3, #4
 80060c2:	6008      	str	r0, [r1, #0]
 80060c4:	0628      	lsls	r0, r5, #24
 80060c6:	d501      	bpl.n	80060cc <_printf_i+0xec>
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	e002      	b.n	80060d2 <_printf_i+0xf2>
 80060cc:	0669      	lsls	r1, r5, #25
 80060ce:	d5fb      	bpl.n	80060c8 <_printf_i+0xe8>
 80060d0:	881d      	ldrh	r5, [r3, #0]
 80060d2:	4854      	ldr	r0, [pc, #336]	; (8006224 <_printf_i+0x244>)
 80060d4:	2f6f      	cmp	r7, #111	; 0x6f
 80060d6:	bf0c      	ite	eq
 80060d8:	2308      	moveq	r3, #8
 80060da:	230a      	movne	r3, #10
 80060dc:	2100      	movs	r1, #0
 80060de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060e2:	6866      	ldr	r6, [r4, #4]
 80060e4:	60a6      	str	r6, [r4, #8]
 80060e6:	2e00      	cmp	r6, #0
 80060e8:	bfa2      	ittt	ge
 80060ea:	6821      	ldrge	r1, [r4, #0]
 80060ec:	f021 0104 	bicge.w	r1, r1, #4
 80060f0:	6021      	strge	r1, [r4, #0]
 80060f2:	b90d      	cbnz	r5, 80060f8 <_printf_i+0x118>
 80060f4:	2e00      	cmp	r6, #0
 80060f6:	d04d      	beq.n	8006194 <_printf_i+0x1b4>
 80060f8:	4616      	mov	r6, r2
 80060fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80060fe:	fb03 5711 	mls	r7, r3, r1, r5
 8006102:	5dc7      	ldrb	r7, [r0, r7]
 8006104:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006108:	462f      	mov	r7, r5
 800610a:	42bb      	cmp	r3, r7
 800610c:	460d      	mov	r5, r1
 800610e:	d9f4      	bls.n	80060fa <_printf_i+0x11a>
 8006110:	2b08      	cmp	r3, #8
 8006112:	d10b      	bne.n	800612c <_printf_i+0x14c>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	07df      	lsls	r7, r3, #31
 8006118:	d508      	bpl.n	800612c <_printf_i+0x14c>
 800611a:	6923      	ldr	r3, [r4, #16]
 800611c:	6861      	ldr	r1, [r4, #4]
 800611e:	4299      	cmp	r1, r3
 8006120:	bfde      	ittt	le
 8006122:	2330      	movle	r3, #48	; 0x30
 8006124:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006128:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800612c:	1b92      	subs	r2, r2, r6
 800612e:	6122      	str	r2, [r4, #16]
 8006130:	f8cd a000 	str.w	sl, [sp]
 8006134:	464b      	mov	r3, r9
 8006136:	aa03      	add	r2, sp, #12
 8006138:	4621      	mov	r1, r4
 800613a:	4640      	mov	r0, r8
 800613c:	f7ff fee2 	bl	8005f04 <_printf_common>
 8006140:	3001      	adds	r0, #1
 8006142:	d14c      	bne.n	80061de <_printf_i+0x1fe>
 8006144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006148:	b004      	add	sp, #16
 800614a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800614e:	4835      	ldr	r0, [pc, #212]	; (8006224 <_printf_i+0x244>)
 8006150:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	680e      	ldr	r6, [r1, #0]
 8006158:	061f      	lsls	r7, r3, #24
 800615a:	f856 5b04 	ldr.w	r5, [r6], #4
 800615e:	600e      	str	r6, [r1, #0]
 8006160:	d514      	bpl.n	800618c <_printf_i+0x1ac>
 8006162:	07d9      	lsls	r1, r3, #31
 8006164:	bf44      	itt	mi
 8006166:	f043 0320 	orrmi.w	r3, r3, #32
 800616a:	6023      	strmi	r3, [r4, #0]
 800616c:	b91d      	cbnz	r5, 8006176 <_printf_i+0x196>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	f023 0320 	bic.w	r3, r3, #32
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	2310      	movs	r3, #16
 8006178:	e7b0      	b.n	80060dc <_printf_i+0xfc>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	f043 0320 	orr.w	r3, r3, #32
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	2378      	movs	r3, #120	; 0x78
 8006184:	4828      	ldr	r0, [pc, #160]	; (8006228 <_printf_i+0x248>)
 8006186:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800618a:	e7e3      	b.n	8006154 <_printf_i+0x174>
 800618c:	065e      	lsls	r6, r3, #25
 800618e:	bf48      	it	mi
 8006190:	b2ad      	uxthmi	r5, r5
 8006192:	e7e6      	b.n	8006162 <_printf_i+0x182>
 8006194:	4616      	mov	r6, r2
 8006196:	e7bb      	b.n	8006110 <_printf_i+0x130>
 8006198:	680b      	ldr	r3, [r1, #0]
 800619a:	6826      	ldr	r6, [r4, #0]
 800619c:	6960      	ldr	r0, [r4, #20]
 800619e:	1d1d      	adds	r5, r3, #4
 80061a0:	600d      	str	r5, [r1, #0]
 80061a2:	0635      	lsls	r5, r6, #24
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	d501      	bpl.n	80061ac <_printf_i+0x1cc>
 80061a8:	6018      	str	r0, [r3, #0]
 80061aa:	e002      	b.n	80061b2 <_printf_i+0x1d2>
 80061ac:	0671      	lsls	r1, r6, #25
 80061ae:	d5fb      	bpl.n	80061a8 <_printf_i+0x1c8>
 80061b0:	8018      	strh	r0, [r3, #0]
 80061b2:	2300      	movs	r3, #0
 80061b4:	6123      	str	r3, [r4, #16]
 80061b6:	4616      	mov	r6, r2
 80061b8:	e7ba      	b.n	8006130 <_printf_i+0x150>
 80061ba:	680b      	ldr	r3, [r1, #0]
 80061bc:	1d1a      	adds	r2, r3, #4
 80061be:	600a      	str	r2, [r1, #0]
 80061c0:	681e      	ldr	r6, [r3, #0]
 80061c2:	6862      	ldr	r2, [r4, #4]
 80061c4:	2100      	movs	r1, #0
 80061c6:	4630      	mov	r0, r6
 80061c8:	f7fa f82a 	bl	8000220 <memchr>
 80061cc:	b108      	cbz	r0, 80061d2 <_printf_i+0x1f2>
 80061ce:	1b80      	subs	r0, r0, r6
 80061d0:	6060      	str	r0, [r4, #4]
 80061d2:	6863      	ldr	r3, [r4, #4]
 80061d4:	6123      	str	r3, [r4, #16]
 80061d6:	2300      	movs	r3, #0
 80061d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061dc:	e7a8      	b.n	8006130 <_printf_i+0x150>
 80061de:	6923      	ldr	r3, [r4, #16]
 80061e0:	4632      	mov	r2, r6
 80061e2:	4649      	mov	r1, r9
 80061e4:	4640      	mov	r0, r8
 80061e6:	47d0      	blx	sl
 80061e8:	3001      	adds	r0, #1
 80061ea:	d0ab      	beq.n	8006144 <_printf_i+0x164>
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	079b      	lsls	r3, r3, #30
 80061f0:	d413      	bmi.n	800621a <_printf_i+0x23a>
 80061f2:	68e0      	ldr	r0, [r4, #12]
 80061f4:	9b03      	ldr	r3, [sp, #12]
 80061f6:	4298      	cmp	r0, r3
 80061f8:	bfb8      	it	lt
 80061fa:	4618      	movlt	r0, r3
 80061fc:	e7a4      	b.n	8006148 <_printf_i+0x168>
 80061fe:	2301      	movs	r3, #1
 8006200:	4632      	mov	r2, r6
 8006202:	4649      	mov	r1, r9
 8006204:	4640      	mov	r0, r8
 8006206:	47d0      	blx	sl
 8006208:	3001      	adds	r0, #1
 800620a:	d09b      	beq.n	8006144 <_printf_i+0x164>
 800620c:	3501      	adds	r5, #1
 800620e:	68e3      	ldr	r3, [r4, #12]
 8006210:	9903      	ldr	r1, [sp, #12]
 8006212:	1a5b      	subs	r3, r3, r1
 8006214:	42ab      	cmp	r3, r5
 8006216:	dcf2      	bgt.n	80061fe <_printf_i+0x21e>
 8006218:	e7eb      	b.n	80061f2 <_printf_i+0x212>
 800621a:	2500      	movs	r5, #0
 800621c:	f104 0619 	add.w	r6, r4, #25
 8006220:	e7f5      	b.n	800620e <_printf_i+0x22e>
 8006222:	bf00      	nop
 8006224:	080063da 	.word	0x080063da
 8006228:	080063eb 	.word	0x080063eb

0800622c <__retarget_lock_acquire_recursive>:
 800622c:	4770      	bx	lr

0800622e <__retarget_lock_release_recursive>:
 800622e:	4770      	bx	lr

08006230 <memcpy>:
 8006230:	440a      	add	r2, r1
 8006232:	4291      	cmp	r1, r2
 8006234:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006238:	d100      	bne.n	800623c <memcpy+0xc>
 800623a:	4770      	bx	lr
 800623c:	b510      	push	{r4, lr}
 800623e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006242:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006246:	4291      	cmp	r1, r2
 8006248:	d1f9      	bne.n	800623e <memcpy+0xe>
 800624a:	bd10      	pop	{r4, pc}

0800624c <memmove>:
 800624c:	4288      	cmp	r0, r1
 800624e:	b510      	push	{r4, lr}
 8006250:	eb01 0402 	add.w	r4, r1, r2
 8006254:	d902      	bls.n	800625c <memmove+0x10>
 8006256:	4284      	cmp	r4, r0
 8006258:	4623      	mov	r3, r4
 800625a:	d807      	bhi.n	800626c <memmove+0x20>
 800625c:	1e43      	subs	r3, r0, #1
 800625e:	42a1      	cmp	r1, r4
 8006260:	d008      	beq.n	8006274 <memmove+0x28>
 8006262:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006266:	f803 2f01 	strb.w	r2, [r3, #1]!
 800626a:	e7f8      	b.n	800625e <memmove+0x12>
 800626c:	4402      	add	r2, r0
 800626e:	4601      	mov	r1, r0
 8006270:	428a      	cmp	r2, r1
 8006272:	d100      	bne.n	8006276 <memmove+0x2a>
 8006274:	bd10      	pop	{r4, pc}
 8006276:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800627a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800627e:	e7f7      	b.n	8006270 <memmove+0x24>

08006280 <_realloc_r>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	4607      	mov	r7, r0
 8006284:	4614      	mov	r4, r2
 8006286:	460e      	mov	r6, r1
 8006288:	b921      	cbnz	r1, 8006294 <_realloc_r+0x14>
 800628a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800628e:	4611      	mov	r1, r2
 8006290:	f7ff bbfc 	b.w	8005a8c <_malloc_r>
 8006294:	b922      	cbnz	r2, 80062a0 <_realloc_r+0x20>
 8006296:	f7ff fba9 	bl	80059ec <_free_r>
 800629a:	4625      	mov	r5, r4
 800629c:	4628      	mov	r0, r5
 800629e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062a0:	f000 f814 	bl	80062cc <_malloc_usable_size_r>
 80062a4:	42a0      	cmp	r0, r4
 80062a6:	d20f      	bcs.n	80062c8 <_realloc_r+0x48>
 80062a8:	4621      	mov	r1, r4
 80062aa:	4638      	mov	r0, r7
 80062ac:	f7ff fbee 	bl	8005a8c <_malloc_r>
 80062b0:	4605      	mov	r5, r0
 80062b2:	2800      	cmp	r0, #0
 80062b4:	d0f2      	beq.n	800629c <_realloc_r+0x1c>
 80062b6:	4631      	mov	r1, r6
 80062b8:	4622      	mov	r2, r4
 80062ba:	f7ff ffb9 	bl	8006230 <memcpy>
 80062be:	4631      	mov	r1, r6
 80062c0:	4638      	mov	r0, r7
 80062c2:	f7ff fb93 	bl	80059ec <_free_r>
 80062c6:	e7e9      	b.n	800629c <_realloc_r+0x1c>
 80062c8:	4635      	mov	r5, r6
 80062ca:	e7e7      	b.n	800629c <_realloc_r+0x1c>

080062cc <_malloc_usable_size_r>:
 80062cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062d0:	1f18      	subs	r0, r3, #4
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	bfbc      	itt	lt
 80062d6:	580b      	ldrlt	r3, [r1, r0]
 80062d8:	18c0      	addlt	r0, r0, r3
 80062da:	4770      	bx	lr

080062dc <_init>:
 80062dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062de:	bf00      	nop
 80062e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062e2:	bc08      	pop	{r3}
 80062e4:	469e      	mov	lr, r3
 80062e6:	4770      	bx	lr

080062e8 <_fini>:
 80062e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ea:	bf00      	nop
 80062ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ee:	bc08      	pop	{r3}
 80062f0:	469e      	mov	lr, r3
 80062f2:	4770      	bx	lr
