Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 13:08:09 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.047        0.000                      0                16575        0.044        0.000                      0                16575        3.225        0.000                       0                  7643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.047        0.000                      0                16575        0.044        0.000                      0                16575        3.225        0.000                       0                  7643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.162ns (23.560%)  route 3.770ns (76.440%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 f  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 r  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 r  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.157     1.618    j2_0/mem[11][0][31]_i_5__1
    SLICE_X21Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     1.766 f  j2_0/mem[11][0][31]_i_16__2/O
                         net (fo=1, routed)           0.105     1.871    fsm5/mem_reg[0][1][0]_11
    SLICE_X21Y115        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.985 r  fsm5/mem[11][0][31]_i_5__1/O
                         net (fo=432, routed)         1.256     3.241    A0_1/A0_1_addr0[1]
    SLICE_X36Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.305 r  A0_1/out[19]_i_12__0/O
                         net (fo=1, routed)           0.108     3.413    A0_1/out[19]_i_12__0_n_0
    SLICE_X36Y148        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.561 r  A0_1/out[19]_i_4__0/O
                         net (fo=1, routed)           0.220     3.781    A0_1/out[19]_i_4__0_n_0
    SLICE_X35Y146        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.928 r  A0_1/out[19]_i_1__0/O
                         net (fo=3, routed)           1.041     4.969    A_read0_10/A0_1_read_data[19]
    SLICE_X23Y105        FDRE                                         r  A_read0_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.024     7.024    A_read0_10/clk
    SLICE_X23Y105        FDRE                                         r  A_read0_10/out_reg[19]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y105        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.162ns (23.690%)  route 3.743ns (76.310%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 f  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 r  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 r  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.157     1.618    j2_0/mem[11][0][31]_i_5__1
    SLICE_X21Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     1.766 f  j2_0/mem[11][0][31]_i_16__2/O
                         net (fo=1, routed)           0.105     1.871    fsm5/mem_reg[0][1][0]_11
    SLICE_X21Y115        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.985 r  fsm5/mem[11][0][31]_i_5__1/O
                         net (fo=432, routed)         1.256     3.241    A0_1/A0_1_addr0[1]
    SLICE_X36Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.305 r  A0_1/out[19]_i_12__0/O
                         net (fo=1, routed)           0.108     3.413    A0_1/out[19]_i_12__0_n_0
    SLICE_X36Y148        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.561 r  A0_1/out[19]_i_4__0/O
                         net (fo=1, routed)           0.220     3.781    A0_1/out[19]_i_4__0_n_0
    SLICE_X35Y146        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.928 r  A0_1/out[19]_i_1__0/O
                         net (fo=3, routed)           1.014     4.942    A_j2_k_10/A0_1_read_data[19]
    SLICE_X28Y102        FDRE                                         r  A_j2_k_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_j2_k_10/clk
    SLICE_X28Y102        FDRE                                         r  A_j2_k_10/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y102        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_j2_k_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_10/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.163ns (23.905%)  route 3.702ns (76.095%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.195     1.969    fsm5/B_i_k_10_write_en
    SLICE_X23Y114        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.148 r  fsm5/mem[11][3][31]_i_4/O
                         net (fo=4, routed)           0.178     2.326    fsm5/mem[11][3][31]_i_4_n_0
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.505 r  fsm5/mem[11][3][31]_i_3__2/O
                         net (fo=33, routed)          1.245     3.750    B0_1/out_reg[0]_4
    SLICE_X31Y66         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.850 r  B0_1/out[12]_i_3__2/O
                         net (fo=1, routed)           0.107     3.957    B0_1/out[12]_i_3__2_n_0
    SLICE_X30Y66         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.057 r  B0_1/out[12]_i_1__2/O
                         net (fo=3, routed)           0.845     4.902    B_read0_10/B0_1_read_data[12]
    SLICE_X28Y104        FDRE                                         r  B_read0_10/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    B_read0_10/clk
    SLICE_X28Y104        FDRE                                         r  B_read0_10/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y104        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_10/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.063ns (21.940%)  route 3.782ns (78.060%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 f  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 r  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 r  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.157     1.618    j2_0/mem[11][0][31]_i_5__1
    SLICE_X21Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     1.766 f  j2_0/mem[11][0][31]_i_16__2/O
                         net (fo=1, routed)           0.105     1.871    fsm5/mem_reg[0][1][0]_11
    SLICE_X21Y115        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.985 r  fsm5/mem[11][0][31]_i_5__1/O
                         net (fo=432, routed)         1.164     3.149    A0_1/A0_1_addr0[1]
    SLICE_X35Y149        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.247 r  A0_1/out[25]_i_13__0/O
                         net (fo=1, routed)           0.290     3.537    A0_1/out[25]_i_13__0_n_0
    SLICE_X36Y150        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.637 r  A0_1/out[25]_i_4__0/O
                         net (fo=1, routed)           0.205     3.842    A0_1/out[25]_i_4__0_n_0
    SLICE_X35Y151        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     3.904 r  A0_1/out[25]_i_1__0/O
                         net (fo=3, routed)           0.978     4.882    A_j2_k_10/A0_1_read_data[25]
    SLICE_X27Y102        FDRE                                         r  A_j2_k_10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.025     7.025    A_j2_k_10/clk
    SLICE_X27Y102        FDRE                                         r  A_j2_k_10/out_reg[25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y102        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_j2_k_10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.091ns (22.560%)  route 3.745ns (77.440%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.079     1.853    fsm5/B_i_k_10_write_en
    SLICE_X22Y113        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     2.030 r  fsm5/mem[11][0][31]_i_3__2/O
                         net (fo=176, routed)         1.517     3.547    B0_1/out_reg[0]_0
    SLICE_X28Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     3.729 r  B0_1/out[3]_i_3__2/O
                         net (fo=1, routed)           0.180     3.909    B0_1/out[3]_i_3__2_n_0
    SLICE_X29Y67         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     3.973 r  B0_1/out[3]_i_1__2/O
                         net (fo=3, routed)           0.778     4.751    B0_0/B0_1_read_data[3]
    SLICE_X25Y105        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     4.814 r  B0_0/out[3]_i_1__3/O
                         net (fo=1, routed)           0.059     4.873    B_sh_read0_0/D[3]
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.024     7.024    B_sh_read0_0/clk
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y105        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    B_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.883ns (18.266%)  route 3.951ns (81.734%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.177     1.951    fsm5/B_i_k_10_write_en
    SLICE_X22Y112        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.990 r  fsm5/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.524     3.514    B0_1/out[31]_i_4__1_0
    SLICE_X29Y76         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.552 r  B0_1/out[20]_i_13__2/O
                         net (fo=1, routed)           0.176     3.728    B0_1/out[20]_i_13__2_n_0
    SLICE_X28Y78         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     3.766 r  B0_1/out[20]_i_4__2/O
                         net (fo=1, routed)           0.167     3.933    B0_1/out[20]_i_4__2_n_0
    SLICE_X28Y81         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.996 r  B0_1/out[20]_i_1__2/O
                         net (fo=3, routed)           0.707     4.703    B0_0/B0_1_read_data[20]
    SLICE_X24Y105        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     4.803 r  B0_0/out[20]_i_1__3/O
                         net (fo=1, routed)           0.068     4.871    B_sh_read0_0/D[20]
    SLICE_X24Y105        FDRE                                         r  B_sh_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X24Y105        FDRE                                         r  B_sh_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y105        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.097ns (22.755%)  route 3.724ns (77.245%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.177     1.951    fsm5/B_i_k_10_write_en
    SLICE_X22Y112        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.990 r  fsm5/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.362     3.352    B0_1/out[31]_i_4__1_0
    SLICE_X29Y74         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     3.500 r  B0_1/out[4]_i_16__2/O
                         net (fo=1, routed)           0.226     3.726    B0_1/out[4]_i_16__2_n_0
    SLICE_X30Y73         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.789 r  B0_1/out[4]_i_5__2/O
                         net (fo=1, routed)           0.098     3.887    B0_1/out[4]_i_5__2_n_0
    SLICE_X30Y73         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.950 r  B0_1/out[4]_i_1__2/O
                         net (fo=3, routed)           0.669     4.619    B0_0/B0_1_read_data[4]
    SLICE_X26Y104        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     4.798 r  B0_0/out[4]_i_1__3/O
                         net (fo=1, routed)           0.060     4.858    B_sh_read0_0/D[4]
    SLICE_X26Y104        FDRE                                         r  B_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X26Y104        FDRE                                         r  B_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y104        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.191ns (24.854%)  route 3.601ns (75.146%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.195     1.969    fsm5/B_i_k_10_write_en
    SLICE_X23Y114        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.148 r  fsm5/mem[11][3][31]_i_4/O
                         net (fo=4, routed)           0.178     2.326    fsm5/mem[11][3][31]_i_4_n_0
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.505 r  fsm5/mem[11][3][31]_i_3__2/O
                         net (fo=33, routed)          1.242     3.747    B0_1/out_reg[0]_4
    SLICE_X32Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.811 r  B0_1/out[30]_i_3__2/O
                         net (fo=1, routed)           0.111     3.922    B0_1/out[30]_i_3__2_n_0
    SLICE_X30Y65         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     3.986 r  B0_1/out[30]_i_1__2/O
                         net (fo=3, routed)           0.683     4.669    B0_0/B0_1_read_data[30]
    SLICE_X25Y105        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.769 r  B0_0/out[30]_i_1__3/O
                         net (fo=1, routed)           0.060     4.829    B_sh_read0_0/D[30]
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y105        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.063ns (22.201%)  route 3.725ns (77.799%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 f  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 r  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 r  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.157     1.618    j2_0/mem[11][0][31]_i_5__1
    SLICE_X21Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     1.766 f  j2_0/mem[11][0][31]_i_16__2/O
                         net (fo=1, routed)           0.105     1.871    fsm5/mem_reg[0][1][0]_11
    SLICE_X21Y115        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.985 r  fsm5/mem[11][0][31]_i_5__1/O
                         net (fo=432, routed)         1.164     3.149    A0_1/A0_1_addr0[1]
    SLICE_X35Y149        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.247 r  A0_1/out[25]_i_13__0/O
                         net (fo=1, routed)           0.290     3.537    A0_1/out[25]_i_13__0_n_0
    SLICE_X36Y150        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.637 r  A0_1/out[25]_i_4__0/O
                         net (fo=1, routed)           0.205     3.842    A0_1/out[25]_i_4__0_n_0
    SLICE_X35Y151        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     3.904 r  A0_1/out[25]_i_1__0/O
                         net (fo=3, routed)           0.921     4.825    A_read0_10/A0_1_read_data[25]
    SLICE_X23Y105        FDRE                                         r  A_read0_10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.024     7.024    A_read0_10/clk
    SLICE_X23Y105        FDRE                                         r  A_read0_10/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y105        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.388ns (29.026%)  route 3.394ns (70.974%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    done_reg8/clk
    SLICE_X20Y115        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.284     0.417    fsm10/done_reg8_out
    SLICE_X23Y115        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.610 r  fsm10/out[0]_i_2__10/O
                         net (fo=8, routed)           0.340     0.950    fsm7/out_reg[0]_7
    SLICE_X19Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.066 f  fsm7/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=14, routed)          0.259     1.325    fsm5/out_reg[2]_9
    SLICE_X21Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.461 f  fsm5/out[31]_i_2__5/O
                         net (fo=22, routed)          0.249     1.710    fsm5/out_reg[1]_1
    SLICE_X22Y113        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     1.774 r  fsm5/out[31]_i_2__4/O
                         net (fo=41, routed)          0.195     1.969    fsm5/B_i_k_10_write_en
    SLICE_X23Y114        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.148 r  fsm5/mem[11][3][31]_i_4/O
                         net (fo=4, routed)           0.178     2.326    fsm5/mem[11][3][31]_i_4_n_0
    SLICE_X23Y113        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.505 r  fsm5/mem[11][3][31]_i_3__2/O
                         net (fo=33, routed)          1.072     3.577    B0_1/out_reg[0]_4
    SLICE_X30Y76         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.725 r  B0_1/out[31]_i_4__1/O
                         net (fo=1, routed)           0.246     3.971    B0_1/out[31]_i_4__1_n_0
    SLICE_X28Y79         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     4.148 r  B0_1/out[31]_i_2__2/O
                         net (fo=3, routed)           0.514     4.662    B0_0/B0_1_read_data[31]
    SLICE_X25Y105        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     4.762 r  B0_0/out[31]_i_2__3/O
                         net (fo=1, routed)           0.057     4.819    B_sh_read0_0/D[31]
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X25Y105        FDRE                                         r  B_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y105        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  2.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    cond_stored2/clk
    SLICE_X26Y116        FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored2/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    cond_computed2/cond_stored2_out
    SLICE_X26Y116        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.092 r  cond_computed2/out[0]_i_1__100/O
                         net (fo=1, routed)           0.016     0.108    cond_stored2/out_reg[0]_0
    SLICE_X26Y116        FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    cond_stored2/clk
    SLICE_X26Y116        FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X22Y113        FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset2/par_done_reg8_out
    SLICE_X22Y113        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset2/out[0]_i_1__42/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X22Y113        FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X22Y113        FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_stored11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    cond_stored11/clk
    SLICE_X26Y118        FDRE                                         r  cond_stored11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored11/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    done_reg11/cond_stored11_out
    SLICE_X26Y118        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  done_reg11/out[0]_i_1__68/O
                         net (fo=1, routed)           0.016     0.109    done_reg11/out[0]_i_1__68_n_0
    SLICE_X26Y118        FDRE                                         r  done_reg11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    done_reg11/clk
    SLICE_X26Y118        FDRE                                         r  done_reg11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y118        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X19Y110        FDRE                                         r  mult_pipe1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[17]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read1_0/Q[17]
    SLICE_X18Y110        FDRE                                         r  bin_read1_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X18Y110        FDRE                                         r  bin_read1_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y110        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    done_reg9/clk
    SLICE_X26Y119        FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  done_reg9/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.079    done_reg9/done_reg9_out
    SLICE_X26Y119        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.094 r  done_reg9/out[0]_i_1__60/O
                         net (fo=1, routed)           0.017     0.111    done_reg9/out[0]_i_1__60_n_0
    SLICE_X26Y119        FDRE                                         r  done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    done_reg9/clk
    SLICE_X26Y119        FDRE                                         r  done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y119        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    par_reset6/clk
    SLICE_X25Y118        FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  par_reset6/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.081    par_reset6/par_reset6_out
    SLICE_X25Y118        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.095 r  par_reset6/out[0]_i_1__74/O
                         net (fo=1, routed)           0.016     0.111    par_done_reg21/out_reg[0]_0
    SLICE_X25Y118        FDRE                                         r  par_done_reg21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    par_done_reg21/clk
    SLICE_X25Y118        FDRE                                         r  par_done_reg21/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y118        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    cond_stored10/clk
    SLICE_X26Y119        FDRE                                         r  cond_stored10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored10/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    j01/cond_stored10_out
    SLICE_X26Y119        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.095 r  j01/out[0]_i_1__62/O
                         net (fo=1, routed)           0.015     0.110    cond_stored10/out_reg[0]_0
    SLICE_X26Y119        FDRE                                         r  cond_stored10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    cond_stored10/clk
    SLICE_X26Y119        FDRE                                         r  cond_stored10/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    par_done_reg13/clk
    SLICE_X21Y116        FDRE                                         r  par_done_reg13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg13/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.080    par_reset3/par_done_reg13_out
    SLICE_X21Y116        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  par_reset3/out[0]_i_1__47/O
                         net (fo=1, routed)           0.016     0.110    par_done_reg13/out_reg[0]_0
    SLICE_X21Y116        FDRE                                         r  par_done_reg13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    par_done_reg13/clk
    SLICE_X21Y116        FDRE                                         r  par_done_reg13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X19Y92         FDRE                                         r  mult_pipe0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y92         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[17]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read0_0/Q[17]
    SLICE_X19Y91         FDRE                                         r  bin_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X19Y91         FDRE                                         r  bin_read0_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y91         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X23Y119        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    done_reg0/cond_computed0_out
    SLICE_X23Y119        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  done_reg0/out[0]_i_1__24/O
                         net (fo=1, routed)           0.016     0.111    done_reg0/out[0]_i_1__24_n_0
    SLICE_X23Y119        FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    done_reg0/clk
    SLICE_X23Y119        FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y119        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y38  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y44  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y35  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y43  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y47  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y39  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y37  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y42  mult_pipe7/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe8/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y36  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y119  A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y123  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y119  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y128  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y128  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y121  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y119  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y119  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y126  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y123  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y123  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y119  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y119  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y128  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y128  A0_0/mem_reg[0][0][12]/C



