//Verilog generated by VPR 8.1.0-dev+unkown from post-place-and-route implementation
module fabric_mealy_fsm (
    input \$clk_buf_$ibuf_clk ,
    input \$fclk_buf_div_clk ,
    input \$ibuf_go_btn ,
    input \$ibuf_rst_btn ,
    output \$obuf_done_sig ,
    output \$obuf_led[0] ,
    output \$obuf_led[1] ,
    output \$obuf_led[2] ,
    output \$obuf_led[3] ,
    output \div_clk ,
    output \$auto_3901 ,
    output \$auto_3902 ,
    output \$auto_3903 ,
    output \$auto_3904 ,
    output \$auto_3905 ,
    output \$auto_3906 ,
    output \$auto_3907 ,
    output \$auto_3908 
);

    //Wires
    wire \$clk_buf_$ibuf_clk_output_0_0 ;
    wire \$fclk_buf_div_clk_output_0_0 ;
    wire \$ibuf_go_btn_output_0_0 ;
    wire \$ibuf_rst_btn_output_0_0 ;
    wire \lut_$auto_3901_output_0_0 ;
    wire \lut_$auto_3902_output_0_0 ;
    wire \lut_$auto_3903_output_0_0 ;
    wire \lut_$auto_3904_output_0_0 ;
    wire \lut_$auto_3905_output_0_0 ;
    wire \lut_$auto_3906_output_0_0 ;
    wire \lut_$auto_3907_output_0_0 ;
    wire \lut_$auto_3908_output_0_0 ;
    wire \dffre_$obuf_done_sig_output_0_0 ;
    wire \dffre_$obuf_led[0]_output_0_0 ;
    wire \dffre_$obuf_led[1]_output_0_0 ;
    wire \dffre_$obuf_led[2]_output_0_0 ;
    wire \dffre_$obuf_led[3]_output_0_0 ;
    wire \dffre_div_clk_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$1735$li00_li00_output_0_0 ;
    wire \dffre_clk_count[0]_output_0_0 ;
    wire \lut_$abc$1735$li01_li01_output_0_0 ;
    wire \dffre_clk_count[1]_output_0_0 ;
    wire \lut_$abc$1735$li02_li02_output_0_0 ;
    wire \dffre_clk_count[2]_output_0_0 ;
    wire \lut_$abc$1735$li03_li03_output_0_0 ;
    wire \dffre_clk_count[3]_output_0_0 ;
    wire \lut_$abc$1735$li04_li04_output_0_0 ;
    wire \dffre_clk_count[4]_output_0_0 ;
    wire \lut_$abc$1735$li05_li05_output_0_0 ;
    wire \dffre_clk_count[5]_output_0_0 ;
    wire \lut_$abc$1735$li06_li06_output_0_0 ;
    wire \dffre_clk_count[6]_output_0_0 ;
    wire \lut_$abc$1735$li07_li07_output_0_0 ;
    wire \dffre_clk_count[7]_output_0_0 ;
    wire \lut_$abc$1735$li08_li08_output_0_0 ;
    wire \dffre_clk_count[8]_output_0_0 ;
    wire \lut_$abc$1735$li09_li09_output_0_0 ;
    wire \dffre_clk_count[9]_output_0_0 ;
    wire \lut_$abc$1735$li10_li10_output_0_0 ;
    wire \dffre_clk_count[10]_output_0_0 ;
    wire \lut_$abc$1735$li11_li11_output_0_0 ;
    wire \dffre_clk_count[11]_output_0_0 ;
    wire \lut_$abc$1735$li12_li12_output_0_0 ;
    wire \dffre_clk_count[12]_output_0_0 ;
    wire \lut_$abc$1735$li13_li13_output_0_0 ;
    wire \dffre_clk_count[13]_output_0_0 ;
    wire \lut_$abc$1735$li14_li14_output_0_0 ;
    wire \dffre_clk_count[14]_output_0_0 ;
    wire \lut_$abc$1735$li15_li15_output_0_0 ;
    wire \dffre_clk_count[15]_output_0_0 ;
    wire \lut_$abc$1735$li16_li16_output_0_0 ;
    wire \dffre_clk_count[16]_output_0_0 ;
    wire \lut_$abc$1735$li17_li17_output_0_0 ;
    wire \dffre_clk_count[17]_output_0_0 ;
    wire \lut_$abc$1735$li18_li18_output_0_0 ;
    wire \dffre_clk_count[18]_output_0_0 ;
    wire \lut_$abc$1735$li19_li19_output_0_0 ;
    wire \dffre_clk_count[19]_output_0_0 ;
    wire \lut_$abc$1735$li20_li20_output_0_0 ;
    wire \dffre_clk_count[20]_output_0_0 ;
    wire \lut_$abc$1735$li21_li21_output_0_0 ;
    wire \dffre_clk_count[21]_output_0_0 ;
    wire \lut_$abc$1735$li22_li22_output_0_0 ;
    wire \dffre_clk_count[22]_output_0_0 ;
    wire \lut_$abc$1735$li23_li23_output_0_0 ;
    wire \dffre_clk_count[23]_output_0_0 ;
    wire \lut_$abc$1879$li0_li0_output_0_0 ;
    wire \lut_$abc$1879$li1_li1_output_0_0 ;
    wire \lut_$abc$1879$li2_li2_output_0_0 ;
    wire \lut_$abc$1879$li3_li3_output_0_0 ;
    wire \lut_$abc$1879$li4_li4_output_0_0 ;
    wire \dffre_state_output_0_0 ;
    wire \lut_$abc$1903$li0_li0_output_0_0 ;
    wire \lut_$abc$3810$new_new_n65___output_0_0 ;
    wire \lut_$abc$3810$new_new_n66___output_0_0 ;
    wire \lut_$abc$3810$new_new_n67___output_0_0 ;
    wire \lut_$abc$3810$new_new_n68___output_0_0 ;
    wire \lut_$abc$3810$new_new_n69___output_0_0 ;
    wire \lut_$abc$1879$new_n30__output_0_0 ;
    wire \lut_$abc$3810$new_new_n77___output_0_0 ;
    wire \lut_$abc$3810$new_new_n78___output_0_0 ;
    wire \lut_$abc$3810$new_new_n79___output_0_0 ;
    wire \lut_$abc$3810$new_new_n80___output_0_0 ;
    wire \lut_$abc$3810$new_new_n89___output_0_0 ;
    wire \dffre_clk_count[16]_clock_0_0 ;
    wire \dffre_clk_count[11]_clock_0_0 ;
    wire \dffre_clk_count[10]_clock_0_0 ;
    wire \dffre_clk_count[6]_clock_0_0 ;
    wire \dffre_clk_count[12]_clock_0_0 ;
    wire \dffre_clk_count[2]_clock_0_0 ;
    wire \dffre_clk_count[9]_clock_0_0 ;
    wire \dffre_clk_count[8]_clock_0_0 ;
    wire \dffre_clk_count[7]_clock_0_0 ;
    wire \dffre_clk_count[5]_clock_0_0 ;
    wire \dffre_clk_count[14]_clock_0_0 ;
    wire \dffre_clk_count[13]_clock_0_0 ;
    wire \dffre_clk_count[20]_clock_0_0 ;
    wire \dffre_clk_count[21]_clock_0_0 ;
    wire \dffre_clk_count[15]_clock_0_0 ;
    wire \dffre_clk_count[23]_clock_0_0 ;
    wire \dffre_clk_count[22]_clock_0_0 ;
    wire \dffre_clk_count[19]_clock_0_0 ;
    wire \dffre_clk_count[17]_clock_0_0 ;
    wire \dffre_clk_count[18]_clock_0_0 ;
    wire \dffre_clk_count[4]_clock_0_0 ;
    wire \dffre_clk_count[3]_clock_0_0 ;
    wire \dffre_clk_count[0]_clock_0_0 ;
    wire \dffre_clk_count[1]_clock_0_0 ;
    wire \dffre_div_clk_clock_0_0 ;
    wire \dffre_$obuf_led[3]_clock_0_0 ;
    wire \dffre_$obuf_led[2]_clock_0_0 ;
    wire \dffre_$obuf_led[1]_clock_0_0 ;
    wire \dffre_$obuf_led[0]_clock_0_0 ;
    wire \dffre_state_clock_0_0 ;
    wire \dffre_$obuf_done_sig_clock_0_0 ;
    wire \lut_$abc$1879$li4_li4_input_0_3 ;
    wire \dffre_$obuf_led[3]_input_1_0 ;
    wire \dffre_$obuf_led[2]_input_1_0 ;
    wire \lut_$abc$1879$new_n30__input_0_3 ;
    wire \dffre_$obuf_led[1]_input_1_0 ;
    wire \dffre_$obuf_led[0]_input_1_0 ;
    wire \dffre_state_input_1_0 ;
    wire \dffre_clk_count[16]_input_1_0 ;
    wire \dffre_clk_count[11]_input_1_0 ;
    wire \dffre_clk_count[10]_input_1_0 ;
    wire \dffre_clk_count[6]_input_1_0 ;
    wire \dffre_clk_count[12]_input_1_0 ;
    wire \dffre_clk_count[2]_input_1_0 ;
    wire \dffre_clk_count[9]_input_1_0 ;
    wire \dffre_clk_count[8]_input_1_0 ;
    wire \dffre_clk_count[7]_input_1_0 ;
    wire \dffre_clk_count[5]_input_1_0 ;
    wire \dffre_clk_count[14]_input_1_0 ;
    wire \dffre_clk_count[13]_input_1_0 ;
    wire \dffre_clk_count[20]_input_1_0 ;
    wire \dffre_clk_count[21]_input_1_0 ;
    wire \dffre_clk_count[15]_input_1_0 ;
    wire \dffre_clk_count[23]_input_1_0 ;
    wire \dffre_clk_count[22]_input_1_0 ;
    wire \dffre_clk_count[19]_input_1_0 ;
    wire \dffre_clk_count[17]_input_1_0 ;
    wire \dffre_clk_count[18]_input_1_0 ;
    wire \dffre_clk_count[4]_input_1_0 ;
    wire \dffre_clk_count[3]_input_1_0 ;
    wire \dffre_clk_count[0]_input_1_0 ;
    wire \dffre_clk_count[1]_input_1_0 ;
    wire \lut_$abc$1903$li0_li0_input_0_4 ;
    wire \$auto_3901_input_0_0 ;
    wire \$auto_3902_input_0_0 ;
    wire \$auto_3903_input_0_0 ;
    wire \$auto_3904_input_0_0 ;
    wire \$auto_3905_input_0_0 ;
    wire \$auto_3906_input_0_0 ;
    wire \$auto_3907_input_0_0 ;
    wire \$auto_3908_input_0_0 ;
    wire \$obuf_done_sig_input_0_0 ;
    wire \lut_$abc$1879$li3_li3_input_0_4 ;
    wire \lut_$abc$1879$li2_li2_input_0_4 ;
    wire \lut_$abc$1879$new_n30__input_0_4 ;
    wire \lut_$abc$1879$li1_li1_input_0_4 ;
    wire \lut_$abc$1879$li0_li0_input_0_4 ;
    wire \lut_$abc$1879$li4_li4_input_0_4 ;
    wire \$obuf_led[0]_input_0_0 ;
    wire \lut_$abc$1879$li3_li3_input_0_2 ;
    wire \lut_$abc$1879$li2_li2_input_0_2 ;
    wire \lut_$abc$1879$new_n30__input_0_2 ;
    wire \lut_$abc$1879$li1_li1_input_0_0 ;
    wire \lut_$abc$1879$li4_li4_input_0_2 ;
    wire \$obuf_led[1]_input_0_0 ;
    wire \lut_$abc$1879$li3_li3_input_0_1 ;
    wire \lut_$abc$1879$li2_li2_input_0_1 ;
    wire \lut_$abc$1879$new_n30__input_0_5 ;
    wire \lut_$abc$1879$li4_li4_input_0_1 ;
    wire \$obuf_led[2]_input_0_0 ;
    wire \lut_$abc$1879$li3_li3_input_0_0 ;
    wire \lut_$abc$1879$new_n30__input_0_0 ;
    wire \lut_$abc$1879$li4_li4_input_0_0 ;
    wire \$obuf_led[3]_input_0_0 ;
    wire \lut_$abc$1903$li0_li0_input_0_0 ;
    wire \div_clk_input_0_0 ;
    wire \dffre_$obuf_led[3]_input_2_0 ;
    wire \dffre_$obuf_led[2]_input_2_0 ;
    wire \dffre_$obuf_led[1]_input_2_0 ;
    wire \dffre_$obuf_led[0]_input_2_0 ;
    wire \dffre_state_input_2_0 ;
    wire \dffre_clk_count[16]_input_2_0 ;
    wire \dffre_clk_count[11]_input_2_0 ;
    wire \dffre_clk_count[10]_input_2_0 ;
    wire \dffre_clk_count[6]_input_2_0 ;
    wire \dffre_clk_count[12]_input_2_0 ;
    wire \dffre_clk_count[2]_input_2_0 ;
    wire \dffre_clk_count[9]_input_2_0 ;
    wire \dffre_clk_count[8]_input_2_0 ;
    wire \dffre_clk_count[7]_input_2_0 ;
    wire \dffre_clk_count[5]_input_2_0 ;
    wire \dffre_clk_count[14]_input_2_0 ;
    wire \dffre_clk_count[13]_input_2_0 ;
    wire \dffre_clk_count[20]_input_2_0 ;
    wire \dffre_clk_count[21]_input_2_0 ;
    wire \dffre_clk_count[15]_input_2_0 ;
    wire \dffre_clk_count[23]_input_2_0 ;
    wire \dffre_clk_count[22]_input_2_0 ;
    wire \dffre_clk_count[19]_input_2_0 ;
    wire \dffre_clk_count[17]_input_2_0 ;
    wire \dffre_clk_count[18]_input_2_0 ;
    wire \dffre_clk_count[4]_input_2_0 ;
    wire \dffre_clk_count[3]_input_2_0 ;
    wire \dffre_clk_count[0]_input_2_0 ;
    wire \dffre_clk_count[1]_input_2_0 ;
    wire \lut_$auto_3907_input_0_2 ;
    wire \dffre_div_clk_input_1_0 ;
    wire \dffre_div_clk_input_2_0 ;
    wire \lut_$auto_3904_input_0_0 ;
    wire \lut_$auto_3906_input_0_0 ;
    wire \lut_$auto_3903_input_0_4 ;
    wire \lut_$auto_3905_input_0_4 ;
    wire \lut_$auto_3901_input_0_4 ;
    wire \lut_$auto_3908_input_0_4 ;
    wire \lut_$auto_3902_input_0_4 ;
    wire \dffre_$obuf_done_sig_input_1_0 ;
    wire \dffre_clk_count[0]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n77___input_0_1 ;
    wire \lut_$abc$1735$li02_li02_input_0_1 ;
    wire \lut_$abc$3810$new_new_n68___input_0_3 ;
    wire \lut_$abc$1735$li04_li04_input_0_3 ;
    wire \lut_$abc$1735$li03_li03_input_0_3 ;
    wire \lut_$abc$1735$li00_li00_input_0_3 ;
    wire \lut_$abc$1735$li01_li01_input_0_3 ;
    wire \dffre_clk_count[1]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n77___input_0_0 ;
    wire \lut_$abc$1735$li02_li02_input_0_0 ;
    wire \lut_$abc$3810$new_new_n69___input_0_3 ;
    wire \lut_$abc$1735$li04_li04_input_0_4 ;
    wire \lut_$abc$1735$li03_li03_input_0_4 ;
    wire \lut_$abc$1735$li01_li01_input_0_4 ;
    wire \dffre_clk_count[2]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n77___input_0_4 ;
    wire \lut_$abc$1735$li02_li02_input_0_4 ;
    wire \lut_$abc$3810$new_new_n67___input_0_1 ;
    wire \lut_$abc$1735$li04_li04_input_0_0 ;
    wire \lut_$abc$1735$li03_li03_input_0_0 ;
    wire \dffre_clk_count[3]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n77___input_0_3 ;
    wire \lut_$abc$3810$new_new_n67___input_0_3 ;
    wire \lut_$abc$1735$li04_li04_input_0_2 ;
    wire \lut_$abc$1735$li03_li03_input_0_2 ;
    wire \dffre_clk_count[4]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n77___input_0_2 ;
    wire \lut_$abc$3810$new_new_n68___input_0_2 ;
    wire \lut_$abc$1735$li04_li04_input_0_1 ;
    wire \dffre_clk_count[5]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n89___input_0_4 ;
    wire \lut_$abc$1735$li06_li06_input_0_4 ;
    wire \lut_$abc$1735$li07_li07_input_0_0 ;
    wire \lut_$abc$1735$li05_li05_input_0_0 ;
    wire \lut_$abc$3810$new_new_n65___input_0_4 ;
    wire \dffre_clk_count[6]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n89___input_0_2 ;
    wire \lut_$abc$1735$li06_li06_input_0_2 ;
    wire \lut_$abc$1735$li07_li07_input_0_2 ;
    wire \lut_$abc$3810$new_new_n65___input_0_2 ;
    wire \dffre_clk_count[7]_input_0_0 ;
    wire \lut_$abc$1735$li16_li16_input_0_4 ;
    wire \lut_$abc$3810$new_new_n79___input_0_4 ;
    wire \lut_$abc$3810$new_new_n89___input_0_0 ;
    wire \lut_$abc$1735$li07_li07_input_0_4 ;
    wire \lut_$abc$3810$new_new_n68___input_0_0 ;
    wire \dffre_clk_count[8]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n78___input_0_4 ;
    wire \lut_$abc$1735$li11_li11_input_0_4 ;
    wire \lut_$abc$1735$li10_li10_input_0_4 ;
    wire \lut_$abc$1735$li12_li12_input_0_4 ;
    wire \lut_$abc$1735$li09_li09_input_0_4 ;
    wire \lut_$abc$1735$li08_li08_input_0_4 ;
    wire \lut_$abc$3810$new_new_n68___input_0_4 ;
    wire \dffre_clk_count[9]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n78___input_0_2 ;
    wire \lut_$abc$1735$li11_li11_input_0_0 ;
    wire \lut_$abc$1735$li10_li10_input_0_0 ;
    wire \lut_$abc$1735$li12_li12_input_0_2 ;
    wire \lut_$abc$1735$li09_li09_input_0_0 ;
    wire \lut_$abc$3810$new_new_n66___input_0_3 ;
    wire \dffre_clk_count[10]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n78___input_0_1 ;
    wire \lut_$abc$1735$li11_li11_input_0_1 ;
    wire \lut_$abc$1735$li10_li10_input_0_1 ;
    wire \lut_$abc$1735$li12_li12_input_0_0 ;
    wire \lut_$abc$3810$new_new_n66___input_0_2 ;
    wire \dffre_clk_count[11]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n78___input_0_0 ;
    wire \lut_$abc$1735$li11_li11_input_0_3 ;
    wire \lut_$abc$1735$li12_li12_input_0_5 ;
    wire \lut_$abc$3810$new_new_n68___input_0_5 ;
    wire \dffre_clk_count[12]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n78___input_0_3 ;
    wire \lut_$abc$1735$li12_li12_input_0_3 ;
    wire \lut_$abc$3810$new_new_n68___input_0_1 ;
    wire \dffre_clk_count[13]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n65___input_0_1 ;
    wire \lut_$abc$1735$li14_li14_input_0_0 ;
    wire \lut_$abc$1735$li13_li13_input_0_0 ;
    wire \lut_$abc$1735$li15_li15_input_0_0 ;
    wire \dffre_clk_count[14]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n65___input_0_0 ;
    wire \lut_$abc$1735$li14_li14_input_0_1 ;
    wire \lut_$abc$1735$li15_li15_input_0_1 ;
    wire \dffre_clk_count[15]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n65___input_0_3 ;
    wire \lut_$abc$1735$li15_li15_input_0_3 ;
    wire \dffre_clk_count[16]_input_0_0 ;
    wire \lut_$abc$1735$li16_li16_input_0_0 ;
    wire \lut_$abc$1735$li19_li19_input_0_2 ;
    wire \lut_$abc$3810$new_new_n80___input_0_2 ;
    wire \lut_$abc$1735$li17_li17_input_0_4 ;
    wire \lut_$abc$1735$li18_li18_input_0_4 ;
    wire \lut_$abc$3810$new_new_n66___input_0_5 ;
    wire \dffre_clk_count[17]_input_0_0 ;
    wire \lut_$abc$1735$li19_li19_input_0_4 ;
    wire \lut_$abc$3810$new_new_n80___input_0_4 ;
    wire \lut_$abc$1735$li17_li17_input_0_3 ;
    wire \lut_$abc$1735$li18_li18_input_0_3 ;
    wire \lut_$abc$3810$new_new_n66___input_0_4 ;
    wire \dffre_clk_count[18]_input_0_0 ;
    wire \lut_$abc$1735$li19_li19_input_0_1 ;
    wire \lut_$abc$3810$new_new_n80___input_0_1 ;
    wire \lut_$abc$1735$li18_li18_input_0_1 ;
    wire \lut_$abc$3810$new_new_n66___input_0_1 ;
    wire \dffre_clk_count[19]_input_0_0 ;
    wire \lut_$abc$1735$li19_li19_input_0_0 ;
    wire \lut_$abc$3810$new_new_n80___input_0_0 ;
    wire \lut_$abc$3810$new_new_n66___input_0_0 ;
    wire \dffre_clk_count[20]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n67___input_0_0 ;
    wire \lut_$abc$1735$li20_li20_input_0_0 ;
    wire \lut_$abc$1735$li21_li21_input_0_0 ;
    wire \lut_$abc$1735$li23_li23_input_0_0 ;
    wire \lut_$abc$1735$li22_li22_input_0_0 ;
    wire \dffre_clk_count[21]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n67___input_0_2 ;
    wire \lut_$abc$1735$li21_li21_input_0_2 ;
    wire \lut_$abc$1735$li23_li23_input_0_2 ;
    wire \lut_$abc$1735$li22_li22_input_0_2 ;
    wire \dffre_clk_count[22]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n69___input_0_5 ;
    wire \lut_$abc$1735$li23_li23_input_0_5 ;
    wire \lut_$abc$1735$li22_li22_input_0_4 ;
    wire \dffre_clk_count[23]_input_0_0 ;
    wire \lut_$abc$3810$new_new_n67___input_0_4 ;
    wire \lut_$abc$1735$li23_li23_input_0_4 ;
    wire \dffre_$obuf_led[0]_input_0_0 ;
    wire \dffre_$obuf_led[1]_input_0_0 ;
    wire \dffre_$obuf_led[2]_input_0_0 ;
    wire \dffre_$obuf_led[3]_input_0_0 ;
    wire \dffre_state_input_0_0 ;
    wire \lut_$abc$1879$new_n30__input_0_1 ;
    wire \lut_$abc$1879$li0_li0_input_0_1 ;
    wire \lut_$abc$1879$li4_li4_input_0_5 ;
    wire \dffre_$obuf_done_sig_input_0_0 ;
    wire \dffre_div_clk_input_0_0 ;
    wire \lut_$abc$1735$li16_li16_input_0_2 ;
    wire \lut_$abc$3810$new_new_n79___input_0_2 ;
    wire \lut_$abc$3810$new_new_n69___input_0_0 ;
    wire \lut_$abc$3810$new_new_n69___input_0_2 ;
    wire \lut_$abc$3810$new_new_n69___input_0_1 ;
    wire \lut_$abc$3810$new_new_n69___input_0_4 ;
    wire \lut_$abc$1735$li06_li06_input_0_1 ;
    wire \lut_$abc$1735$li09_li09_input_0_1 ;
    wire \lut_$abc$1735$li08_li08_input_0_1 ;
    wire \lut_$abc$1735$li05_li05_input_0_1 ;
    wire \lut_$abc$1735$li14_li14_input_0_4 ;
    wire \lut_$abc$1735$li13_li13_input_0_4 ;
    wire \lut_$abc$1735$li20_li20_input_0_4 ;
    wire \lut_$abc$1735$li15_li15_input_0_4 ;
    wire \lut_$abc$1735$li17_li17_input_0_0 ;
    wire \lut_$abc$1735$li18_li18_input_0_0 ;
    wire \lut_$abc$1735$li00_li00_input_0_2 ;
    wire \lut_$abc$1903$li0_li0_input_0_3 ;
    wire \dffre_$obuf_done_sig_input_2_0 ;
    wire \lut_$abc$1735$li16_li16_input_0_3 ;
    wire \lut_$abc$3810$new_new_n79___input_0_3 ;
    wire \lut_$abc$3810$new_new_n89___input_0_3 ;
    wire \lut_$abc$1735$li06_li06_input_0_3 ;
    wire \lut_$abc$1735$li07_li07_input_0_3 ;
    wire \lut_$abc$1735$li05_li05_input_0_3 ;
    wire \lut_$abc$1735$li16_li16_input_0_1 ;
    wire \lut_$abc$3810$new_new_n79___input_0_1 ;
    wire \lut_$abc$1735$li14_li14_input_0_2 ;
    wire \lut_$abc$1735$li13_li13_input_0_2 ;
    wire \lut_$abc$1735$li15_li15_input_0_5 ;
    wire \lut_$abc$1735$li20_li20_input_0_3 ;
    wire \lut_$abc$1735$li21_li21_input_0_3 ;
    wire \lut_$abc$1735$li23_li23_input_0_1 ;
    wire \lut_$abc$1735$li22_li22_input_0_1 ;
    wire \lut_$abc$1735$li19_li19_input_0_3 ;
    wire \lut_$abc$1735$li17_li17_input_0_2 ;
    wire \lut_$abc$1735$li18_li18_input_0_2 ;
    wire \lut_$abc$1735$li20_li20_input_0_1 ;
    wire \lut_$abc$1735$li21_li21_input_0_1 ;
    wire \lut_$abc$1735$li23_li23_input_0_3 ;
    wire \lut_$abc$1735$li22_li22_input_0_3 ;
    wire \lut_$abc$1735$li11_li11_input_0_2 ;
    wire \lut_$abc$1735$li10_li10_input_0_2 ;
    wire \lut_$abc$1735$li12_li12_input_0_1 ;
    wire \lut_$abc$1735$li09_li09_input_0_2 ;
    wire \lut_$abc$1735$li08_li08_input_0_2 ;
    wire \lut_$abc$1735$li14_li14_input_0_3 ;
    wire \lut_$abc$1735$li13_li13_input_0_3 ;
    wire \lut_$abc$1735$li15_li15_input_0_2 ;

    //IO assignments
    assign \$obuf_done_sig  = \$obuf_done_sig_input_0_0 ;
    assign \$obuf_led[0]  = \$obuf_led[0]_input_0_0 ;
    assign \$obuf_led[1]  = \$obuf_led[1]_input_0_0 ;
    assign \$obuf_led[2]  = \$obuf_led[2]_input_0_0 ;
    assign \$obuf_led[3]  = \$obuf_led[3]_input_0_0 ;
    assign \div_clk  = \div_clk_input_0_0 ;
    assign \$auto_3901  = \$auto_3901_input_0_0 ;
    assign \$auto_3902  = \$auto_3902_input_0_0 ;
    assign \$auto_3903  = \$auto_3903_input_0_0 ;
    assign \$auto_3904  = \$auto_3904_input_0_0 ;
    assign \$auto_3905  = \$auto_3905_input_0_0 ;
    assign \$auto_3906  = \$auto_3906_input_0_0 ;
    assign \$auto_3907  = \$auto_3907_input_0_0 ;
    assign \$auto_3908  = \$auto_3908_input_0_0 ;
    assign \$clk_buf_$ibuf_clk_output_0_0  = \$clk_buf_$ibuf_clk ;
    assign \$fclk_buf_div_clk_output_0_0  = \$fclk_buf_div_clk ;
    assign \$ibuf_go_btn_output_0_0  = \$ibuf_go_btn ;
    assign \$ibuf_rst_btn_output_0_0  = \$ibuf_rst_btn ;

    //Interconnect
    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[16]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[11]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[10]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[6]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[12]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[2]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[9]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[8]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[7]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[5]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[14]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[13]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[20]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[21]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[15]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[23]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[22]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[19]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[17]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[18]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[4]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[3]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[0]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_clk_count[1]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_clk_count[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_div_clk_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_div_clk_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_$obuf_led[3]_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_$obuf_led[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_$obuf_led[2]_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_$obuf_led[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_$obuf_led[1]_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_$obuf_led[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_$obuf_led[0]_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_$obuf_led[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_state_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_state_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$fclk_buf_div_clk_output_0_0_to_dffre_$obuf_done_sig_clock_0_0  (
        .datain(\$fclk_buf_div_clk_output_0_0 ),
        .dataout(\dffre_$obuf_done_sig_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_go_btn_output_0_0_to_lut_$abc$1879$li4_li4_input_0_3  (
        .datain(\$ibuf_go_btn_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_$obuf_led[3]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_$obuf_led[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_$obuf_led[2]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_$obuf_led[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_lut_$abc$1879$new_n30__input_0_3  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_3 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_$obuf_led[1]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_$obuf_led[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_$obuf_led[0]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_$obuf_led[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_state_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_state_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[16]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[11]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[10]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[6]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[12]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[2]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[9]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[8]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[7]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[5]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[14]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[13]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[20]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[21]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[15]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[23]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[22]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[19]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[17]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[18]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[4]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[3]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[0]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_dffre_clk_count[1]_input_1_0  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\dffre_clk_count[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_rst_btn_output_0_0_to_lut_$abc$1903$li0_li0_input_0_4  (
        .datain(\$ibuf_rst_btn_output_0_0 ),
        .dataout(\lut_$abc$1903$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3901_output_0_0_to_$auto_3901_input_0_0  (
        .datain(\lut_$auto_3901_output_0_0 ),
        .dataout(\$auto_3901_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3902_output_0_0_to_$auto_3902_input_0_0  (
        .datain(\lut_$auto_3902_output_0_0 ),
        .dataout(\$auto_3902_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3903_output_0_0_to_$auto_3903_input_0_0  (
        .datain(\lut_$auto_3903_output_0_0 ),
        .dataout(\$auto_3903_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3904_output_0_0_to_$auto_3904_input_0_0  (
        .datain(\lut_$auto_3904_output_0_0 ),
        .dataout(\$auto_3904_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3905_output_0_0_to_$auto_3905_input_0_0  (
        .datain(\lut_$auto_3905_output_0_0 ),
        .dataout(\$auto_3905_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3906_output_0_0_to_$auto_3906_input_0_0  (
        .datain(\lut_$auto_3906_output_0_0 ),
        .dataout(\$auto_3906_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3907_output_0_0_to_$auto_3907_input_0_0  (
        .datain(\lut_$auto_3907_output_0_0 ),
        .dataout(\$auto_3907_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_3908_output_0_0_to_$auto_3908_input_0_0  (
        .datain(\lut_$auto_3908_output_0_0 ),
        .dataout(\$auto_3908_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_done_sig_output_0_0_to_$obuf_done_sig_input_0_0  (
        .datain(\dffre_$obuf_done_sig_output_0_0 ),
        .dataout(\$obuf_done_sig_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$li3_li3_input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$li2_li2_input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$new_n30__input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$li1_li1_input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$li0_li0_input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_lut_$abc$1879$li4_li4_input_0_4  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[0]_output_0_0_to_$obuf_led[0]_input_0_0  (
        .datain(\dffre_$obuf_led[0]_output_0_0 ),
        .dataout(\$obuf_led[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_lut_$abc$1879$li3_li3_input_0_2  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_lut_$abc$1879$li2_li2_input_0_2  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_lut_$abc$1879$new_n30__input_0_2  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_lut_$abc$1879$li1_li1_input_0_0  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_lut_$abc$1879$li4_li4_input_0_2  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[1]_output_0_0_to_$obuf_led[1]_input_0_0  (
        .datain(\dffre_$obuf_led[1]_output_0_0 ),
        .dataout(\$obuf_led[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[2]_output_0_0_to_lut_$abc$1879$li3_li3_input_0_1  (
        .datain(\dffre_$obuf_led[2]_output_0_0 ),
        .dataout(\lut_$abc$1879$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[2]_output_0_0_to_lut_$abc$1879$li2_li2_input_0_1  (
        .datain(\dffre_$obuf_led[2]_output_0_0 ),
        .dataout(\lut_$abc$1879$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[2]_output_0_0_to_lut_$abc$1879$new_n30__input_0_5  (
        .datain(\dffre_$obuf_led[2]_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[2]_output_0_0_to_lut_$abc$1879$li4_li4_input_0_1  (
        .datain(\dffre_$obuf_led[2]_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[2]_output_0_0_to_$obuf_led[2]_input_0_0  (
        .datain(\dffre_$obuf_led[2]_output_0_0 ),
        .dataout(\$obuf_led[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[3]_output_0_0_to_lut_$abc$1879$li3_li3_input_0_0  (
        .datain(\dffre_$obuf_led[3]_output_0_0 ),
        .dataout(\lut_$abc$1879$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[3]_output_0_0_to_lut_$abc$1879$new_n30__input_0_0  (
        .datain(\dffre_$obuf_led[3]_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[3]_output_0_0_to_lut_$abc$1879$li4_li4_input_0_0  (
        .datain(\dffre_$obuf_led[3]_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_led[3]_output_0_0_to_$obuf_led[3]_input_0_0  (
        .datain(\dffre_$obuf_led[3]_output_0_0 ),
        .dataout(\$obuf_led[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_div_clk_output_0_0_to_lut_$abc$1903$li0_li0_input_0_0  (
        .datain(\dffre_div_clk_output_0_0 ),
        .dataout(\lut_$abc$1903$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_div_clk_output_0_0_to_div_clk_input_0_0  (
        .datain(\dffre_div_clk_output_0_0 ),
        .dataout(\div_clk_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_led[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_led[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_led[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_led[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_led[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_led[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_led[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_led[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_state_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_state_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_clk_count[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_clk_count[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3907_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3907_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_div_clk_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_div_clk_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_div_clk_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_div_clk_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3904_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3904_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3906_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3906_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3903_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3903_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3905_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3905_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3901_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3901_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3908_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3908_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_3902_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_3902_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_done_sig_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_done_sig_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li00_li00_output_0_0_to_dffre_clk_count[0]_input_0_0  (
        .datain(\lut_$abc$1735$li00_li00_output_0_0 ),
        .dataout(\dffre_clk_count[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$3810$new_new_n77___input_0_1  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n77___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$1735$li02_li02_input_0_1  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$1735$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_3  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$1735$li04_li04_input_0_3  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$1735$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$1735$li03_li03_input_0_3  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$1735$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$1735$li00_li00_input_0_3  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$1735$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[0]_output_0_0_to_lut_$abc$1735$li01_li01_input_0_3  (
        .datain(\dffre_clk_count[0]_output_0_0 ),
        .dataout(\lut_$abc$1735$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li01_li01_output_0_0_to_dffre_clk_count[1]_input_0_0  (
        .datain(\lut_$abc$1735$li01_li01_output_0_0 ),
        .dataout(\dffre_clk_count[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$3810$new_new_n77___input_0_0  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n77___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$1735$li02_li02_input_0_0  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$1735$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$3810$new_new_n69___input_0_3  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$1735$li04_li04_input_0_4  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$1735$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$1735$li03_li03_input_0_4  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$1735$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[1]_output_0_0_to_lut_$abc$1735$li01_li01_input_0_4  (
        .datain(\dffre_clk_count[1]_output_0_0 ),
        .dataout(\lut_$abc$1735$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li02_li02_output_0_0_to_dffre_clk_count[2]_input_0_0  (
        .datain(\lut_$abc$1735$li02_li02_output_0_0 ),
        .dataout(\dffre_clk_count[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[2]_output_0_0_to_lut_$abc$3810$new_new_n77___input_0_4  (
        .datain(\dffre_clk_count[2]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n77___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[2]_output_0_0_to_lut_$abc$1735$li02_li02_input_0_4  (
        .datain(\dffre_clk_count[2]_output_0_0 ),
        .dataout(\lut_$abc$1735$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[2]_output_0_0_to_lut_$abc$3810$new_new_n67___input_0_1  (
        .datain(\dffre_clk_count[2]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n67___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[2]_output_0_0_to_lut_$abc$1735$li04_li04_input_0_0  (
        .datain(\dffre_clk_count[2]_output_0_0 ),
        .dataout(\lut_$abc$1735$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[2]_output_0_0_to_lut_$abc$1735$li03_li03_input_0_0  (
        .datain(\dffre_clk_count[2]_output_0_0 ),
        .dataout(\lut_$abc$1735$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li03_li03_output_0_0_to_dffre_clk_count[3]_input_0_0  (
        .datain(\lut_$abc$1735$li03_li03_output_0_0 ),
        .dataout(\dffre_clk_count[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[3]_output_0_0_to_lut_$abc$3810$new_new_n77___input_0_3  (
        .datain(\dffre_clk_count[3]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n77___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[3]_output_0_0_to_lut_$abc$3810$new_new_n67___input_0_3  (
        .datain(\dffre_clk_count[3]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n67___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[3]_output_0_0_to_lut_$abc$1735$li04_li04_input_0_2  (
        .datain(\dffre_clk_count[3]_output_0_0 ),
        .dataout(\lut_$abc$1735$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[3]_output_0_0_to_lut_$abc$1735$li03_li03_input_0_2  (
        .datain(\dffre_clk_count[3]_output_0_0 ),
        .dataout(\lut_$abc$1735$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li04_li04_output_0_0_to_dffre_clk_count[4]_input_0_0  (
        .datain(\lut_$abc$1735$li04_li04_output_0_0 ),
        .dataout(\dffre_clk_count[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[4]_output_0_0_to_lut_$abc$3810$new_new_n77___input_0_2  (
        .datain(\dffre_clk_count[4]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n77___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[4]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_2  (
        .datain(\dffre_clk_count[4]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[4]_output_0_0_to_lut_$abc$1735$li04_li04_input_0_1  (
        .datain(\dffre_clk_count[4]_output_0_0 ),
        .dataout(\lut_$abc$1735$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li05_li05_output_0_0_to_dffre_clk_count[5]_input_0_0  (
        .datain(\lut_$abc$1735$li05_li05_output_0_0 ),
        .dataout(\dffre_clk_count[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[5]_output_0_0_to_lut_$abc$3810$new_new_n89___input_0_4  (
        .datain(\dffre_clk_count[5]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n89___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[5]_output_0_0_to_lut_$abc$1735$li06_li06_input_0_4  (
        .datain(\dffre_clk_count[5]_output_0_0 ),
        .dataout(\lut_$abc$1735$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[5]_output_0_0_to_lut_$abc$1735$li07_li07_input_0_0  (
        .datain(\dffre_clk_count[5]_output_0_0 ),
        .dataout(\lut_$abc$1735$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[5]_output_0_0_to_lut_$abc$1735$li05_li05_input_0_0  (
        .datain(\dffre_clk_count[5]_output_0_0 ),
        .dataout(\lut_$abc$1735$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[5]_output_0_0_to_lut_$abc$3810$new_new_n65___input_0_4  (
        .datain(\dffre_clk_count[5]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n65___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li06_li06_output_0_0_to_dffre_clk_count[6]_input_0_0  (
        .datain(\lut_$abc$1735$li06_li06_output_0_0 ),
        .dataout(\dffre_clk_count[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[6]_output_0_0_to_lut_$abc$3810$new_new_n89___input_0_2  (
        .datain(\dffre_clk_count[6]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n89___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[6]_output_0_0_to_lut_$abc$1735$li06_li06_input_0_2  (
        .datain(\dffre_clk_count[6]_output_0_0 ),
        .dataout(\lut_$abc$1735$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[6]_output_0_0_to_lut_$abc$1735$li07_li07_input_0_2  (
        .datain(\dffre_clk_count[6]_output_0_0 ),
        .dataout(\lut_$abc$1735$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[6]_output_0_0_to_lut_$abc$3810$new_new_n65___input_0_2  (
        .datain(\dffre_clk_count[6]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n65___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li07_li07_output_0_0_to_dffre_clk_count[7]_input_0_0  (
        .datain(\lut_$abc$1735$li07_li07_output_0_0 ),
        .dataout(\dffre_clk_count[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[7]_output_0_0_to_lut_$abc$1735$li16_li16_input_0_4  (
        .datain(\dffre_clk_count[7]_output_0_0 ),
        .dataout(\lut_$abc$1735$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[7]_output_0_0_to_lut_$abc$3810$new_new_n79___input_0_4  (
        .datain(\dffre_clk_count[7]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n79___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[7]_output_0_0_to_lut_$abc$3810$new_new_n89___input_0_0  (
        .datain(\dffre_clk_count[7]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n89___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[7]_output_0_0_to_lut_$abc$1735$li07_li07_input_0_4  (
        .datain(\dffre_clk_count[7]_output_0_0 ),
        .dataout(\lut_$abc$1735$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[7]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_0  (
        .datain(\dffre_clk_count[7]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li08_li08_output_0_0_to_dffre_clk_count[8]_input_0_0  (
        .datain(\lut_$abc$1735$li08_li08_output_0_0 ),
        .dataout(\dffre_clk_count[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$3810$new_new_n78___input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n78___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$1735$li11_li11_input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$1735$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$1735$li10_li10_input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$1735$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$1735$li12_li12_input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$1735$li09_li09_input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$1735$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$1735$li08_li08_input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$1735$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[8]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_4  (
        .datain(\dffre_clk_count[8]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li09_li09_output_0_0_to_dffre_clk_count[9]_input_0_0  (
        .datain(\lut_$abc$1735$li09_li09_output_0_0 ),
        .dataout(\dffre_clk_count[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$3810$new_new_n78___input_0_2  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n78___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$1735$li11_li11_input_0_0  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$1735$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$1735$li10_li10_input_0_0  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$1735$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$1735$li12_li12_input_0_2  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$1735$li09_li09_input_0_0  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$1735$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[9]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_3  (
        .datain(\dffre_clk_count[9]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li10_li10_output_0_0_to_dffre_clk_count[10]_input_0_0  (
        .datain(\lut_$abc$1735$li10_li10_output_0_0 ),
        .dataout(\dffre_clk_count[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[10]_output_0_0_to_lut_$abc$3810$new_new_n78___input_0_1  (
        .datain(\dffre_clk_count[10]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n78___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[10]_output_0_0_to_lut_$abc$1735$li11_li11_input_0_1  (
        .datain(\dffre_clk_count[10]_output_0_0 ),
        .dataout(\lut_$abc$1735$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[10]_output_0_0_to_lut_$abc$1735$li10_li10_input_0_1  (
        .datain(\dffre_clk_count[10]_output_0_0 ),
        .dataout(\lut_$abc$1735$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[10]_output_0_0_to_lut_$abc$1735$li12_li12_input_0_0  (
        .datain(\dffre_clk_count[10]_output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[10]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_2  (
        .datain(\dffre_clk_count[10]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li11_li11_output_0_0_to_dffre_clk_count[11]_input_0_0  (
        .datain(\lut_$abc$1735$li11_li11_output_0_0 ),
        .dataout(\dffre_clk_count[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[11]_output_0_0_to_lut_$abc$3810$new_new_n78___input_0_0  (
        .datain(\dffre_clk_count[11]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n78___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[11]_output_0_0_to_lut_$abc$1735$li11_li11_input_0_3  (
        .datain(\dffre_clk_count[11]_output_0_0 ),
        .dataout(\lut_$abc$1735$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[11]_output_0_0_to_lut_$abc$1735$li12_li12_input_0_5  (
        .datain(\dffre_clk_count[11]_output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[11]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_5  (
        .datain(\dffre_clk_count[11]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li12_li12_output_0_0_to_dffre_clk_count[12]_input_0_0  (
        .datain(\lut_$abc$1735$li12_li12_output_0_0 ),
        .dataout(\dffre_clk_count[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[12]_output_0_0_to_lut_$abc$3810$new_new_n78___input_0_3  (
        .datain(\dffre_clk_count[12]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n78___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[12]_output_0_0_to_lut_$abc$1735$li12_li12_input_0_3  (
        .datain(\dffre_clk_count[12]_output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[12]_output_0_0_to_lut_$abc$3810$new_new_n68___input_0_1  (
        .datain(\dffre_clk_count[12]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n68___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li13_li13_output_0_0_to_dffre_clk_count[13]_input_0_0  (
        .datain(\lut_$abc$1735$li13_li13_output_0_0 ),
        .dataout(\dffre_clk_count[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[13]_output_0_0_to_lut_$abc$3810$new_new_n65___input_0_1  (
        .datain(\dffre_clk_count[13]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n65___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[13]_output_0_0_to_lut_$abc$1735$li14_li14_input_0_0  (
        .datain(\dffre_clk_count[13]_output_0_0 ),
        .dataout(\lut_$abc$1735$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[13]_output_0_0_to_lut_$abc$1735$li13_li13_input_0_0  (
        .datain(\dffre_clk_count[13]_output_0_0 ),
        .dataout(\lut_$abc$1735$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[13]_output_0_0_to_lut_$abc$1735$li15_li15_input_0_0  (
        .datain(\dffre_clk_count[13]_output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li14_li14_output_0_0_to_dffre_clk_count[14]_input_0_0  (
        .datain(\lut_$abc$1735$li14_li14_output_0_0 ),
        .dataout(\dffre_clk_count[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[14]_output_0_0_to_lut_$abc$3810$new_new_n65___input_0_0  (
        .datain(\dffre_clk_count[14]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n65___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[14]_output_0_0_to_lut_$abc$1735$li14_li14_input_0_1  (
        .datain(\dffre_clk_count[14]_output_0_0 ),
        .dataout(\lut_$abc$1735$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[14]_output_0_0_to_lut_$abc$1735$li15_li15_input_0_1  (
        .datain(\dffre_clk_count[14]_output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li15_li15_output_0_0_to_dffre_clk_count[15]_input_0_0  (
        .datain(\lut_$abc$1735$li15_li15_output_0_0 ),
        .dataout(\dffre_clk_count[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[15]_output_0_0_to_lut_$abc$3810$new_new_n65___input_0_3  (
        .datain(\dffre_clk_count[15]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n65___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[15]_output_0_0_to_lut_$abc$1735$li15_li15_input_0_3  (
        .datain(\dffre_clk_count[15]_output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li16_li16_output_0_0_to_dffre_clk_count[16]_input_0_0  (
        .datain(\lut_$abc$1735$li16_li16_output_0_0 ),
        .dataout(\dffre_clk_count[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$1735$li16_li16_input_0_0  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$1735$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$1735$li19_li19_input_0_2  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$1735$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$3810$new_new_n80___input_0_2  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n80___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$1735$li17_li17_input_0_4  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$1735$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$1735$li18_li18_input_0_4  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$1735$li18_li18_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[16]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_5  (
        .datain(\dffre_clk_count[16]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li17_li17_output_0_0_to_dffre_clk_count[17]_input_0_0  (
        .datain(\lut_$abc$1735$li17_li17_output_0_0 ),
        .dataout(\dffre_clk_count[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[17]_output_0_0_to_lut_$abc$1735$li19_li19_input_0_4  (
        .datain(\dffre_clk_count[17]_output_0_0 ),
        .dataout(\lut_$abc$1735$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[17]_output_0_0_to_lut_$abc$3810$new_new_n80___input_0_4  (
        .datain(\dffre_clk_count[17]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n80___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[17]_output_0_0_to_lut_$abc$1735$li17_li17_input_0_3  (
        .datain(\dffre_clk_count[17]_output_0_0 ),
        .dataout(\lut_$abc$1735$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[17]_output_0_0_to_lut_$abc$1735$li18_li18_input_0_3  (
        .datain(\dffre_clk_count[17]_output_0_0 ),
        .dataout(\lut_$abc$1735$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[17]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_4  (
        .datain(\dffre_clk_count[17]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li18_li18_output_0_0_to_dffre_clk_count[18]_input_0_0  (
        .datain(\lut_$abc$1735$li18_li18_output_0_0 ),
        .dataout(\dffre_clk_count[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[18]_output_0_0_to_lut_$abc$1735$li19_li19_input_0_1  (
        .datain(\dffre_clk_count[18]_output_0_0 ),
        .dataout(\lut_$abc$1735$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[18]_output_0_0_to_lut_$abc$3810$new_new_n80___input_0_1  (
        .datain(\dffre_clk_count[18]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n80___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[18]_output_0_0_to_lut_$abc$1735$li18_li18_input_0_1  (
        .datain(\dffre_clk_count[18]_output_0_0 ),
        .dataout(\lut_$abc$1735$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[18]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_1  (
        .datain(\dffre_clk_count[18]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li19_li19_output_0_0_to_dffre_clk_count[19]_input_0_0  (
        .datain(\lut_$abc$1735$li19_li19_output_0_0 ),
        .dataout(\dffre_clk_count[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[19]_output_0_0_to_lut_$abc$1735$li19_li19_input_0_0  (
        .datain(\dffre_clk_count[19]_output_0_0 ),
        .dataout(\lut_$abc$1735$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[19]_output_0_0_to_lut_$abc$3810$new_new_n80___input_0_0  (
        .datain(\dffre_clk_count[19]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n80___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[19]_output_0_0_to_lut_$abc$3810$new_new_n66___input_0_0  (
        .datain(\dffre_clk_count[19]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n66___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li20_li20_output_0_0_to_dffre_clk_count[20]_input_0_0  (
        .datain(\lut_$abc$1735$li20_li20_output_0_0 ),
        .dataout(\dffre_clk_count[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[20]_output_0_0_to_lut_$abc$3810$new_new_n67___input_0_0  (
        .datain(\dffre_clk_count[20]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n67___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[20]_output_0_0_to_lut_$abc$1735$li20_li20_input_0_0  (
        .datain(\dffre_clk_count[20]_output_0_0 ),
        .dataout(\lut_$abc$1735$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[20]_output_0_0_to_lut_$abc$1735$li21_li21_input_0_0  (
        .datain(\dffre_clk_count[20]_output_0_0 ),
        .dataout(\lut_$abc$1735$li21_li21_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[20]_output_0_0_to_lut_$abc$1735$li23_li23_input_0_0  (
        .datain(\dffre_clk_count[20]_output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[20]_output_0_0_to_lut_$abc$1735$li22_li22_input_0_0  (
        .datain(\dffre_clk_count[20]_output_0_0 ),
        .dataout(\lut_$abc$1735$li22_li22_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li21_li21_output_0_0_to_dffre_clk_count[21]_input_0_0  (
        .datain(\lut_$abc$1735$li21_li21_output_0_0 ),
        .dataout(\dffre_clk_count[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[21]_output_0_0_to_lut_$abc$3810$new_new_n67___input_0_2  (
        .datain(\dffre_clk_count[21]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n67___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[21]_output_0_0_to_lut_$abc$1735$li21_li21_input_0_2  (
        .datain(\dffre_clk_count[21]_output_0_0 ),
        .dataout(\lut_$abc$1735$li21_li21_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[21]_output_0_0_to_lut_$abc$1735$li23_li23_input_0_2  (
        .datain(\dffre_clk_count[21]_output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[21]_output_0_0_to_lut_$abc$1735$li22_li22_input_0_2  (
        .datain(\dffre_clk_count[21]_output_0_0 ),
        .dataout(\lut_$abc$1735$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li22_li22_output_0_0_to_dffre_clk_count[22]_input_0_0  (
        .datain(\lut_$abc$1735$li22_li22_output_0_0 ),
        .dataout(\dffre_clk_count[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[22]_output_0_0_to_lut_$abc$3810$new_new_n69___input_0_5  (
        .datain(\dffre_clk_count[22]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[22]_output_0_0_to_lut_$abc$1735$li23_li23_input_0_5  (
        .datain(\dffre_clk_count[22]_output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[22]_output_0_0_to_lut_$abc$1735$li22_li22_input_0_4  (
        .datain(\dffre_clk_count[22]_output_0_0 ),
        .dataout(\lut_$abc$1735$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1735$li23_li23_output_0_0_to_dffre_clk_count[23]_input_0_0  (
        .datain(\lut_$abc$1735$li23_li23_output_0_0 ),
        .dataout(\dffre_clk_count[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[23]_output_0_0_to_lut_$abc$3810$new_new_n67___input_0_4  (
        .datain(\dffre_clk_count[23]_output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n67___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_clk_count[23]_output_0_0_to_lut_$abc$1735$li23_li23_input_0_4  (
        .datain(\dffre_clk_count[23]_output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$li0_li0_output_0_0_to_dffre_$obuf_led[0]_input_0_0  (
        .datain(\lut_$abc$1879$li0_li0_output_0_0 ),
        .dataout(\dffre_$obuf_led[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$li1_li1_output_0_0_to_dffre_$obuf_led[1]_input_0_0  (
        .datain(\lut_$abc$1879$li1_li1_output_0_0 ),
        .dataout(\dffre_$obuf_led[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$li2_li2_output_0_0_to_dffre_$obuf_led[2]_input_0_0  (
        .datain(\lut_$abc$1879$li2_li2_output_0_0 ),
        .dataout(\dffre_$obuf_led[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$li3_li3_output_0_0_to_dffre_$obuf_led[3]_input_0_0  (
        .datain(\lut_$abc$1879$li3_li3_output_0_0 ),
        .dataout(\dffre_$obuf_led[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$li4_li4_output_0_0_to_dffre_state_input_0_0  (
        .datain(\lut_$abc$1879$li4_li4_output_0_0 ),
        .dataout(\dffre_state_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_state_output_0_0_to_lut_$abc$1879$new_n30__input_0_1  (
        .datain(\dffre_state_output_0_0 ),
        .dataout(\lut_$abc$1879$new_n30__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_state_output_0_0_to_lut_$abc$1879$li0_li0_input_0_1  (
        .datain(\dffre_state_output_0_0 ),
        .dataout(\lut_$abc$1879$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_state_output_0_0_to_lut_$abc$1879$li4_li4_input_0_5  (
        .datain(\dffre_state_output_0_0 ),
        .dataout(\lut_$abc$1879$li4_li4_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_state_output_0_0_to_dffre_$obuf_done_sig_input_0_0  (
        .datain(\dffre_state_output_0_0 ),
        .dataout(\dffre_$obuf_done_sig_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1903$li0_li0_output_0_0_to_dffre_div_clk_input_0_0  (
        .datain(\lut_$abc$1903$li0_li0_output_0_0 ),
        .dataout(\dffre_div_clk_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n65___output_0_0_to_lut_$abc$1735$li16_li16_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n65___output_0_0 ),
        .dataout(\lut_$abc$1735$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n65___output_0_0_to_lut_$abc$3810$new_new_n79___input_0_2  (
        .datain(\lut_$abc$3810$new_new_n65___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n79___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n65___output_0_0_to_lut_$abc$3810$new_new_n69___input_0_0  (
        .datain(\lut_$abc$3810$new_new_n65___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n66___output_0_0_to_lut_$abc$3810$new_new_n69___input_0_2  (
        .datain(\lut_$abc$3810$new_new_n66___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n67___output_0_0_to_lut_$abc$3810$new_new_n69___input_0_1  (
        .datain(\lut_$abc$3810$new_new_n67___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n68___output_0_0_to_lut_$abc$3810$new_new_n69___input_0_4  (
        .datain(\lut_$abc$3810$new_new_n68___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n69___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li06_li06_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li06_li06_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li09_li09_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li08_li08_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li05_li05_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li14_li14_input_0_4  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li13_li13_input_0_4  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li20_li20_input_0_4  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li15_li15_input_0_4  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li17_li17_input_0_0  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li18_li18_input_0_0  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1735$li00_li00_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1735$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n69___output_0_0_to_lut_$abc$1903$li0_li0_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1903$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1879$new_n30__output_0_0_to_dffre_$obuf_done_sig_input_2_0  (
        .datain(\lut_$abc$1879$new_n30__output_0_0 ),
        .dataout(\dffre_$obuf_done_sig_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$1735$li16_li16_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$1735$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$3810$new_new_n79___input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n79___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$3810$new_new_n89___input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n89___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$1735$li06_li06_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$1735$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$1735$li07_li07_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$1735$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n77___output_0_0_to_lut_$abc$1735$li05_li05_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n77___output_0_0 ),
        .dataout(\lut_$abc$1735$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n78___output_0_0_to_lut_$abc$1735$li16_li16_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n78___output_0_0 ),
        .dataout(\lut_$abc$1735$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n78___output_0_0_to_lut_$abc$3810$new_new_n79___input_0_1  (
        .datain(\lut_$abc$3810$new_new_n78___output_0_0 ),
        .dataout(\lut_$abc$3810$new_new_n79___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n78___output_0_0_to_lut_$abc$1735$li14_li14_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n78___output_0_0 ),
        .dataout(\lut_$abc$1735$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n78___output_0_0_to_lut_$abc$1735$li13_li13_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n78___output_0_0 ),
        .dataout(\lut_$abc$1735$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n78___output_0_0_to_lut_$abc$1735$li15_li15_input_0_5  (
        .datain(\lut_$abc$3810$new_new_n78___output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li20_li20_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li21_li21_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li23_li23_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li22_li22_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li19_li19_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li17_li17_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n79___output_0_0_to_lut_$abc$1735$li18_li18_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n79___output_0_0 ),
        .dataout(\lut_$abc$1735$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n80___output_0_0_to_lut_$abc$1735$li20_li20_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n80___output_0_0 ),
        .dataout(\lut_$abc$1735$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n80___output_0_0_to_lut_$abc$1735$li21_li21_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n80___output_0_0 ),
        .dataout(\lut_$abc$1735$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n80___output_0_0_to_lut_$abc$1735$li23_li23_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n80___output_0_0 ),
        .dataout(\lut_$abc$1735$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n80___output_0_0_to_lut_$abc$1735$li22_li22_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n80___output_0_0 ),
        .dataout(\lut_$abc$1735$li22_li22_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li11_li11_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li10_li10_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li12_li12_input_0_1  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li09_li09_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li08_li08_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li14_li14_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li13_li13_input_0_3  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3810$new_new_n89___output_0_0_to_lut_$abc$1735$li15_li15_input_0_2  (
        .datain(\lut_$abc$3810$new_new_n89___output_0_0 ),
        .dataout(\lut_$abc$1735$li15_li15_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$1879$li3_li3  (
        .in({
            \lut_$abc$1879$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$1879$li3_li3_input_0_2 ,
            \lut_$abc$1879$li3_li3_input_0_1 ,
            \lut_$abc$1879$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$1879$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_led[3]  (
        .C(\dffre_$obuf_led[3]_clock_0_0 ),
        .D(\dffre_$obuf_led[3]_input_0_0 ),
        .E(\dffre_$obuf_led[3]_input_2_0 ),
        .R(\dffre_$obuf_led[3]_input_1_0 ),
        .Q(\dffre_$obuf_led[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$1879$li2_li2  (
        .in({
            \lut_$abc$1879$li2_li2_input_0_4 ,
            1'b0,
            \lut_$abc$1879$li2_li2_input_0_2 ,
            \lut_$abc$1879$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1879$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_led[2]  (
        .C(\dffre_$obuf_led[2]_clock_0_0 ),
        .D(\dffre_$obuf_led[2]_input_0_0 ),
        .E(\dffre_$obuf_led[2]_input_2_0 ),
        .R(\dffre_$obuf_led[2]_input_1_0 ),
        .Q(\dffre_$obuf_led[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011001100000000001100110000000000110011000000000011001100000000)
    ) \lut_$abc$1879$new_n30_  (
        .in({
            \lut_$abc$1879$new_n30__input_0_5 ,
            \lut_$abc$1879$new_n30__input_0_4 ,
            \lut_$abc$1879$new_n30__input_0_3 ,
            \lut_$abc$1879$new_n30__input_0_2 ,
            \lut_$abc$1879$new_n30__input_0_1 ,
            \lut_$abc$1879$new_n30__input_0_0 
         }),
        .out(\lut_$abc$1879$new_n30__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$abc$1879$li1_li1  (
        .in({
            \lut_$abc$1879$li1_li1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1879$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$1879$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_led[1]  (
        .C(\dffre_$obuf_led[1]_clock_0_0 ),
        .D(\dffre_$obuf_led[1]_input_0_0 ),
        .E(\dffre_$obuf_led[1]_input_2_0 ),
        .R(\dffre_$obuf_led[1]_input_1_0 ),
        .Q(\dffre_$obuf_led[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$1879$li0_li0  (
        .in({
            \lut_$abc$1879$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$1879$li0_li0_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1879$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_led[0]  (
        .C(\dffre_$obuf_led[0]_clock_0_0 ),
        .D(\dffre_$obuf_led[0]_input_0_0 ),
        .E(\dffre_$obuf_led[0]_input_2_0 ),
        .R(\dffre_$obuf_led[0]_input_1_0 ),
        .Q(\dffre_$obuf_led[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111101111111111111111111111100000000111111110000000011111111)
    ) \lut_$abc$1879$li4_li4  (
        .in({
            \lut_$abc$1879$li4_li4_input_0_5 ,
            \lut_$abc$1879$li4_li4_input_0_4 ,
            \lut_$abc$1879$li4_li4_input_0_3 ,
            \lut_$abc$1879$li4_li4_input_0_2 ,
            \lut_$abc$1879$li4_li4_input_0_1 ,
            \lut_$abc$1879$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$1879$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_state  (
        .C(\dffre_state_clock_0_0 ),
        .D(\dffre_state_input_0_0 ),
        .E(\dffre_state_input_2_0 ),
        .R(\dffre_state_input_1_0 ),
        .Q(\dffre_state_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$1735$li16_li16  (
        .in({
            \lut_$abc$1735$li16_li16_input_0_4 ,
            \lut_$abc$1735$li16_li16_input_0_3 ,
            \lut_$abc$1735$li16_li16_input_0_2 ,
            \lut_$abc$1735$li16_li16_input_0_1 ,
            \lut_$abc$1735$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$1735$li16_li16_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[16]  (
        .C(\dffre_clk_count[16]_clock_0_0 ),
        .D(\dffre_clk_count[16]_input_0_0 ),
        .E(\dffre_clk_count[16]_input_2_0 ),
        .R(\dffre_clk_count[16]_input_1_0 ),
        .Q(\dffre_clk_count[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000000000000000000000000)
    ) \lut_$abc$3810$new_new_n79__  (
        .in({
            \lut_$abc$3810$new_new_n79___input_0_4 ,
            \lut_$abc$3810$new_new_n79___input_0_3 ,
            \lut_$abc$3810$new_new_n79___input_0_2 ,
            \lut_$abc$3810$new_new_n79___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3810$new_new_n79___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$3810$new_new_n78__  (
        .in({
            \lut_$abc$3810$new_new_n78___input_0_4 ,
            \lut_$abc$3810$new_new_n78___input_0_3 ,
            \lut_$abc$3810$new_new_n78___input_0_2 ,
            \lut_$abc$3810$new_new_n78___input_0_1 ,
            \lut_$abc$3810$new_new_n78___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n78___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$1735$li11_li11  (
        .in({
            \lut_$abc$1735$li11_li11_input_0_4 ,
            \lut_$abc$1735$li11_li11_input_0_3 ,
            \lut_$abc$1735$li11_li11_input_0_2 ,
            \lut_$abc$1735$li11_li11_input_0_1 ,
            \lut_$abc$1735$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$1735$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[11]  (
        .C(\dffre_clk_count[11]_clock_0_0 ),
        .D(\dffre_clk_count[11]_input_0_0 ),
        .E(\dffre_clk_count[11]_input_2_0 ),
        .R(\dffre_clk_count[11]_input_1_0 ),
        .Q(\dffre_clk_count[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011011000000000011001100)
    ) \lut_$abc$1735$li10_li10  (
        .in({
            \lut_$abc$1735$li10_li10_input_0_4 ,
            1'b0,
            \lut_$abc$1735$li10_li10_input_0_2 ,
            \lut_$abc$1735$li10_li10_input_0_1 ,
            \lut_$abc$1735$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$1735$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[10]  (
        .C(\dffre_clk_count[10]_clock_0_0 ),
        .D(\dffre_clk_count[10]_input_0_0 ),
        .E(\dffre_clk_count[10]_input_2_0 ),
        .R(\dffre_clk_count[10]_input_1_0 ),
        .Q(\dffre_clk_count[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_$abc$3810$new_new_n89__  (
        .in({
            \lut_$abc$3810$new_new_n89___input_0_4 ,
            \lut_$abc$3810$new_new_n89___input_0_3 ,
            \lut_$abc$3810$new_new_n89___input_0_2 ,
            1'b0,
            \lut_$abc$3810$new_new_n89___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n89___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100000001000000010000)
    ) \lut_$abc$1735$li06_li06  (
        .in({
            \lut_$abc$1735$li06_li06_input_0_4 ,
            \lut_$abc$1735$li06_li06_input_0_3 ,
            \lut_$abc$1735$li06_li06_input_0_2 ,
            \lut_$abc$1735$li06_li06_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1735$li06_li06_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[6]  (
        .C(\dffre_clk_count[6]_clock_0_0 ),
        .D(\dffre_clk_count[6]_input_0_0 ),
        .E(\dffre_clk_count[6]_input_2_0 ),
        .R(\dffre_clk_count[6]_input_1_0 ),
        .Q(\dffre_clk_count[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111110000000111111110000000011111111000000001111111100000000)
    ) \lut_$abc$1735$li12_li12  (
        .in({
            \lut_$abc$1735$li12_li12_input_0_5 ,
            \lut_$abc$1735$li12_li12_input_0_4 ,
            \lut_$abc$1735$li12_li12_input_0_3 ,
            \lut_$abc$1735$li12_li12_input_0_2 ,
            \lut_$abc$1735$li12_li12_input_0_1 ,
            \lut_$abc$1735$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$1735$li12_li12_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[12]  (
        .C(\dffre_clk_count[12]_clock_0_0 ),
        .D(\dffre_clk_count[12]_input_0_0 ),
        .E(\dffre_clk_count[12]_input_2_0 ),
        .R(\dffre_clk_count[12]_input_1_0 ),
        .Q(\dffre_clk_count[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$3810$new_new_n77__  (
        .in({
            \lut_$abc$3810$new_new_n77___input_0_4 ,
            \lut_$abc$3810$new_new_n77___input_0_3 ,
            \lut_$abc$3810$new_new_n77___input_0_2 ,
            \lut_$abc$3810$new_new_n77___input_0_1 ,
            \lut_$abc$3810$new_new_n77___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n77___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001110000000000001000)
    ) \lut_$abc$1735$li02_li02  (
        .in({
            \lut_$abc$1735$li02_li02_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$1735$li02_li02_input_0_1 ,
            \lut_$abc$1735$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$1735$li02_li02_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[2]  (
        .C(\dffre_clk_count[2]_clock_0_0 ),
        .D(\dffre_clk_count[2]_input_0_0 ),
        .E(\dffre_clk_count[2]_input_2_0 ),
        .R(\dffre_clk_count[2]_input_1_0 ),
        .Q(\dffre_clk_count[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000100010)
    ) \lut_$abc$1735$li09_li09  (
        .in({
            \lut_$abc$1735$li09_li09_input_0_4 ,
            1'b0,
            \lut_$abc$1735$li09_li09_input_0_2 ,
            \lut_$abc$1735$li09_li09_input_0_1 ,
            \lut_$abc$1735$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$1735$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[9]  (
        .C(\dffre_clk_count[9]_clock_0_0 ),
        .D(\dffre_clk_count[9]_input_0_0 ),
        .E(\dffre_clk_count[9]_input_2_0 ),
        .R(\dffre_clk_count[9]_input_1_0 ),
        .Q(\dffre_clk_count[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$1735$li08_li08  (
        .in({
            \lut_$abc$1735$li08_li08_input_0_4 ,
            1'b0,
            \lut_$abc$1735$li08_li08_input_0_2 ,
            \lut_$abc$1735$li08_li08_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1735$li08_li08_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[8]  (
        .C(\dffre_clk_count[8]_clock_0_0 ),
        .D(\dffre_clk_count[8]_input_0_0 ),
        .E(\dffre_clk_count[8]_input_2_0 ),
        .R(\dffre_clk_count[8]_input_1_0 ),
        .Q(\dffre_clk_count[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010011001100110010000000000000)
    ) \lut_$abc$1735$li07_li07  (
        .in({
            \lut_$abc$1735$li07_li07_input_0_4 ,
            \lut_$abc$1735$li07_li07_input_0_3 ,
            \lut_$abc$1735$li07_li07_input_0_2 ,
            1'b0,
            \lut_$abc$1735$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$1735$li07_li07_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[7]  (
        .C(\dffre_clk_count[7]_clock_0_0 ),
        .D(\dffre_clk_count[7]_input_0_0 ),
        .E(\dffre_clk_count[7]_input_2_0 ),
        .R(\dffre_clk_count[7]_input_1_0 ),
        .Q(\dffre_clk_count[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$1735$li05_li05  (
        .in({
            1'b0,
            \lut_$abc$1735$li05_li05_input_0_3 ,
            1'b0,
            \lut_$abc$1735$li05_li05_input_0_1 ,
            \lut_$abc$1735$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$1735$li05_li05_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[5]  (
        .C(\dffre_clk_count[5]_clock_0_0 ),
        .D(\dffre_clk_count[5]_input_0_0 ),
        .E(\dffre_clk_count[5]_input_2_0 ),
        .R(\dffre_clk_count[5]_input_1_0 ),
        .Q(\dffre_clk_count[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$3810$new_new_n65__  (
        .in({
            \lut_$abc$3810$new_new_n65___input_0_4 ,
            \lut_$abc$3810$new_new_n65___input_0_3 ,
            \lut_$abc$3810$new_new_n65___input_0_2 ,
            \lut_$abc$3810$new_new_n65___input_0_1 ,
            \lut_$abc$3810$new_new_n65___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n65___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3810$new_new_n67__  (
        .in({
            \lut_$abc$3810$new_new_n67___input_0_4 ,
            \lut_$abc$3810$new_new_n67___input_0_3 ,
            \lut_$abc$3810$new_new_n67___input_0_2 ,
            \lut_$abc$3810$new_new_n67___input_0_1 ,
            \lut_$abc$3810$new_new_n67___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n67___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110110011001100)
    ) \lut_$abc$1735$li14_li14  (
        .in({
            \lut_$abc$1735$li14_li14_input_0_4 ,
            \lut_$abc$1735$li14_li14_input_0_3 ,
            \lut_$abc$1735$li14_li14_input_0_2 ,
            \lut_$abc$1735$li14_li14_input_0_1 ,
            \lut_$abc$1735$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$1735$li14_li14_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[14]  (
        .C(\dffre_clk_count[14]_clock_0_0 ),
        .D(\dffre_clk_count[14]_input_0_0 ),
        .E(\dffre_clk_count[14]_input_2_0 ),
        .R(\dffre_clk_count[14]_input_1_0 ),
        .Q(\dffre_clk_count[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000100010)
    ) \lut_$abc$1735$li13_li13  (
        .in({
            \lut_$abc$1735$li13_li13_input_0_4 ,
            \lut_$abc$1735$li13_li13_input_0_3 ,
            \lut_$abc$1735$li13_li13_input_0_2 ,
            1'b0,
            \lut_$abc$1735$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$1735$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[13]  (
        .C(\dffre_clk_count[13]_clock_0_0 ),
        .D(\dffre_clk_count[13]_input_0_0 ),
        .E(\dffre_clk_count[13]_input_2_0 ),
        .R(\dffre_clk_count[13]_input_1_0 ),
        .Q(\dffre_clk_count[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001010)
    ) \lut_$abc$1735$li20_li20  (
        .in({
            \lut_$abc$1735$li20_li20_input_0_4 ,
            \lut_$abc$1735$li20_li20_input_0_3 ,
            1'b0,
            \lut_$abc$1735$li20_li20_input_0_1 ,
            \lut_$abc$1735$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$1735$li20_li20_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[20]  (
        .C(\dffre_clk_count[20]_clock_0_0 ),
        .D(\dffre_clk_count[20]_input_0_0 ),
        .E(\dffre_clk_count[20]_input_2_0 ),
        .R(\dffre_clk_count[20]_input_1_0 ),
        .Q(\dffre_clk_count[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000111100011110000)
    ) \lut_$abc$1735$li21_li21  (
        .in({
            1'b0,
            \lut_$abc$1735$li21_li21_input_0_3 ,
            \lut_$abc$1735$li21_li21_input_0_2 ,
            \lut_$abc$1735$li21_li21_input_0_1 ,
            \lut_$abc$1735$li21_li21_input_0_0 
         }),
        .out(\lut_$abc$1735$li21_li21_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[21]  (
        .C(\dffre_clk_count[21]_clock_0_0 ),
        .D(\dffre_clk_count[21]_input_0_0 ),
        .E(\dffre_clk_count[21]_input_2_0 ),
        .R(\dffre_clk_count[21]_input_1_0 ),
        .Q(\dffre_clk_count[21]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000011111111000000000000000000000001111111100000000)
    ) \lut_$abc$1735$li15_li15  (
        .in({
            \lut_$abc$1735$li15_li15_input_0_5 ,
            \lut_$abc$1735$li15_li15_input_0_4 ,
            \lut_$abc$1735$li15_li15_input_0_3 ,
            \lut_$abc$1735$li15_li15_input_0_2 ,
            \lut_$abc$1735$li15_li15_input_0_1 ,
            \lut_$abc$1735$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$1735$li15_li15_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[15]  (
        .C(\dffre_clk_count[15]_clock_0_0 ),
        .D(\dffre_clk_count[15]_input_0_0 ),
        .E(\dffre_clk_count[15]_input_2_0 ),
        .R(\dffre_clk_count[15]_input_1_0 ),
        .Q(\dffre_clk_count[15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000100000000000000000000000)
    ) \lut_$abc$3810$new_new_n69__  (
        .in({
            \lut_$abc$3810$new_new_n69___input_0_5 ,
            \lut_$abc$3810$new_new_n69___input_0_4 ,
            \lut_$abc$3810$new_new_n69___input_0_3 ,
            \lut_$abc$3810$new_new_n69___input_0_2 ,
            \lut_$abc$3810$new_new_n69___input_0_1 ,
            \lut_$abc$3810$new_new_n69___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n69___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111100000000000000011111111111111110000000000000000)
    ) \lut_$abc$1735$li23_li23  (
        .in({
            \lut_$abc$1735$li23_li23_input_0_5 ,
            \lut_$abc$1735$li23_li23_input_0_4 ,
            \lut_$abc$1735$li23_li23_input_0_3 ,
            \lut_$abc$1735$li23_li23_input_0_2 ,
            \lut_$abc$1735$li23_li23_input_0_1 ,
            \lut_$abc$1735$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$1735$li23_li23_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[23]  (
        .C(\dffre_clk_count[23]_clock_0_0 ),
        .D(\dffre_clk_count[23]_input_0_0 ),
        .E(\dffre_clk_count[23]_input_2_0 ),
        .R(\dffre_clk_count[23]_input_1_0 ),
        .Q(\dffre_clk_count[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111111111111000000000000000)
    ) \lut_$abc$1735$li22_li22  (
        .in({
            \lut_$abc$1735$li22_li22_input_0_4 ,
            \lut_$abc$1735$li22_li22_input_0_3 ,
            \lut_$abc$1735$li22_li22_input_0_2 ,
            \lut_$abc$1735$li22_li22_input_0_1 ,
            \lut_$abc$1735$li22_li22_input_0_0 
         }),
        .out(\lut_$abc$1735$li22_li22_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[22]  (
        .C(\dffre_clk_count[22]_clock_0_0 ),
        .D(\dffre_clk_count[22]_input_0_0 ),
        .E(\dffre_clk_count[22]_input_2_0 ),
        .R(\dffre_clk_count[22]_input_1_0 ),
        .Q(\dffre_clk_count[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000010000000000000000)
    ) \lut_$abc$3810$new_new_n68__  (
        .in({
            \lut_$abc$3810$new_new_n68___input_0_5 ,
            \lut_$abc$3810$new_new_n68___input_0_4 ,
            \lut_$abc$3810$new_new_n68___input_0_3 ,
            \lut_$abc$3810$new_new_n68___input_0_2 ,
            \lut_$abc$3810$new_new_n68___input_0_1 ,
            \lut_$abc$3810$new_new_n68___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n68___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$1735$li19_li19  (
        .in({
            \lut_$abc$1735$li19_li19_input_0_4 ,
            \lut_$abc$1735$li19_li19_input_0_3 ,
            \lut_$abc$1735$li19_li19_input_0_2 ,
            \lut_$abc$1735$li19_li19_input_0_1 ,
            \lut_$abc$1735$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$1735$li19_li19_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[19]  (
        .C(\dffre_clk_count[19]_clock_0_0 ),
        .D(\dffre_clk_count[19]_input_0_0 ),
        .E(\dffre_clk_count[19]_input_2_0 ),
        .R(\dffre_clk_count[19]_input_1_0 ),
        .Q(\dffre_clk_count[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100000000000000000000000)
    ) \lut_$abc$3810$new_new_n80__  (
        .in({
            \lut_$abc$3810$new_new_n80___input_0_4 ,
            1'b0,
            \lut_$abc$3810$new_new_n80___input_0_2 ,
            \lut_$abc$3810$new_new_n80___input_0_1 ,
            \lut_$abc$3810$new_new_n80___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n80___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100000001000100000000)
    ) \lut_$abc$1735$li17_li17  (
        .in({
            \lut_$abc$1735$li17_li17_input_0_4 ,
            \lut_$abc$1735$li17_li17_input_0_3 ,
            \lut_$abc$1735$li17_li17_input_0_2 ,
            1'b0,
            \lut_$abc$1735$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$1735$li17_li17_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[17]  (
        .C(\dffre_clk_count[17]_clock_0_0 ),
        .D(\dffre_clk_count[17]_input_0_0 ),
        .E(\dffre_clk_count[17]_input_2_0 ),
        .R(\dffre_clk_count[17]_input_1_0 ),
        .Q(\dffre_clk_count[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010001000100010001000100)
    ) \lut_$abc$1735$li18_li18  (
        .in({
            \lut_$abc$1735$li18_li18_input_0_4 ,
            \lut_$abc$1735$li18_li18_input_0_3 ,
            \lut_$abc$1735$li18_li18_input_0_2 ,
            \lut_$abc$1735$li18_li18_input_0_1 ,
            \lut_$abc$1735$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$1735$li18_li18_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[18]  (
        .C(\dffre_clk_count[18]_clock_0_0 ),
        .D(\dffre_clk_count[18]_input_0_0 ),
        .E(\dffre_clk_count[18]_input_2_0 ),
        .R(\dffre_clk_count[18]_input_1_0 ),
        .Q(\dffre_clk_count[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100110011001100110011001100)
    ) \lut_$abc$1735$li04_li04  (
        .in({
            \lut_$abc$1735$li04_li04_input_0_4 ,
            \lut_$abc$1735$li04_li04_input_0_3 ,
            \lut_$abc$1735$li04_li04_input_0_2 ,
            \lut_$abc$1735$li04_li04_input_0_1 ,
            \lut_$abc$1735$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$1735$li04_li04_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[4]  (
        .C(\dffre_clk_count[4]_clock_0_0 ),
        .D(\dffre_clk_count[4]_input_0_0 ),
        .E(\dffre_clk_count[4]_input_2_0 ),
        .R(\dffre_clk_count[4]_input_1_0 ),
        .Q(\dffre_clk_count[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010010001100000011000000110000)
    ) \lut_$abc$1735$li03_li03  (
        .in({
            \lut_$abc$1735$li03_li03_input_0_4 ,
            \lut_$abc$1735$li03_li03_input_0_3 ,
            \lut_$abc$1735$li03_li03_input_0_2 ,
            1'b0,
            \lut_$abc$1735$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$1735$li03_li03_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[3]  (
        .C(\dffre_clk_count[3]_clock_0_0 ),
        .D(\dffre_clk_count[3]_input_0_0 ),
        .E(\dffre_clk_count[3]_input_2_0 ),
        .R(\dffre_clk_count[3]_input_1_0 ),
        .Q(\dffre_clk_count[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000100000000000000000000000000)
    ) \lut_$abc$3810$new_new_n66__  (
        .in({
            \lut_$abc$3810$new_new_n66___input_0_5 ,
            \lut_$abc$3810$new_new_n66___input_0_4 ,
            \lut_$abc$3810$new_new_n66___input_0_3 ,
            \lut_$abc$3810$new_new_n66___input_0_2 ,
            \lut_$abc$3810$new_new_n66___input_0_1 ,
            \lut_$abc$3810$new_new_n66___input_0_0 
         }),
        .out(\lut_$abc$3810$new_new_n66___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1735$li00_li00  (
        .in({
            1'b0,
            \lut_$abc$1735$li00_li00_input_0_3 ,
            \lut_$abc$1735$li00_li00_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1735$li00_li00_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[0]  (
        .C(\dffre_clk_count[0]_clock_0_0 ),
        .D(\dffre_clk_count[0]_input_0_0 ),
        .E(\dffre_clk_count[0]_input_2_0 ),
        .R(\dffre_clk_count[0]_input_1_0 ),
        .Q(\dffre_clk_count[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$1735$li01_li01  (
        .in({
            \lut_$abc$1735$li01_li01_input_0_4 ,
            \lut_$abc$1735$li01_li01_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1735$li01_li01_output_0_0 )
    );

    DFFRE #(
    ) \dffre_clk_count[1]  (
        .C(\dffre_clk_count[1]_clock_0_0 ),
        .D(\dffre_clk_count[1]_input_0_0 ),
        .E(\dffre_clk_count[1]_input_2_0 ),
        .R(\dffre_clk_count[1]_input_1_0 ),
        .Q(\dffre_clk_count[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_3907  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_3907_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3907_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000010)
    ) \lut_$abc$1903$li0_li0  (
        .in({
            \lut_$abc$1903$li0_li0_input_0_4 ,
            \lut_$abc$1903$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1903$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1903$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_div_clk  (
        .C(\dffre_div_clk_clock_0_0 ),
        .D(\dffre_div_clk_input_0_0 ),
        .E(\dffre_div_clk_input_2_0 ),
        .R(\dffre_div_clk_input_1_0 ),
        .Q(\dffre_div_clk_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_3904  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_3904_input_0_0 
         }),
        .out(\lut_$auto_3904_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_3906  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_3906_input_0_0 
         }),
        .out(\lut_$auto_3906_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_3903  (
        .in({
            \lut_$auto_3903_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3903_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_3905  (
        .in({
            \lut_$auto_3905_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3905_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_3901  (
        .in({
            \lut_$auto_3901_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3901_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_3908  (
        .in({
            \lut_$auto_3908_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3908_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_3902  (
        .in({
            \lut_$auto_3902_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_3902_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_done_sig  (
        .C(\dffre_$obuf_done_sig_clock_0_0 ),
        .D(\dffre_$obuf_done_sig_input_0_0 ),
        .E(\dffre_$obuf_done_sig_input_2_0 ),
        .R(\dffre_$obuf_done_sig_input_1_0 ),
        .Q(\dffre_$obuf_done_sig_output_0_0 )
    );


endmodule
