<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: vectored vector invalid access tests
rc: 3 (means success: 0)
should_fail_because: bit selects are not permitted on vectored vector nets
tags: 6.9.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-6
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv</a>
defines: 
time_elapsed: 0.104s
ram usage: 28272 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmps0fkd5xw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-6 <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[SNT:PA0207] <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:7: Syntax error: no viable alternative at input &#39;module top();\n\tlogic vectored&#39;,
	logic vectored [15:0] a = 0;
       ^-- ./slpp_all/work/.<a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:7:.

[WRN:PA0205] <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-7" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:7</a>: No timescale set for &#34;MODULE NAME UNKNOWN&#34;.

[INF:CP0300] Compilation...

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-7" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:7</a>: Top level module &#34;work@MODULE NAME UNKNOWN&#34;.

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

</pre>
</body>