// Seed: 3357395054
module module_0 #(
    parameter id_2 = 32'd0
) (
    output tri id_0,
    input tri0 id_1,
    input tri _id_2,
    input supply0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7[1 : -1],
    input tri id_8,
    input uwire id_9,
    output wor id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wire id_14,
    input tri1 id_15
);
  logic id_17;
  ;
  tri0 id_18 = -1;
  wire [id_2 : -1] id_19 = id_19;
  wire id_20;
  always id_17 <= id_14;
  assign {-1} = -1;
  wire id_21 = id_7;
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_9 = 32'd90
) (
    input  tri0 id_0,
    input  tri  _id_1,
    output wor  id_2
);
  localparam id_4[-1 : 1] = 1, id_5 = id_0, id_6 = -1, id_7 = 1, id_8 = id_6, id_9 = id_5;
  wire  id_10;
  logic id_11;
  if (1) always @(posedge "" & "" or posedge -1);
  logic id_12;
  wire [(  -1  ) : id_9] id_13;
  parameter id_14[-1 : id_1] = -1;
  assign id_2 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_8,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
