# JBI
Implemented a JBus Interface (JBI) in 14nm ASIC flow with 84 macros and 4-level hierarchy. Used async clocks (0.9ns, 1.1ns), applied SDC constraints for uncertainty, IO delays (60/40%), and env limits (fanout 16, load 6, trans 0.3ns) to ensure accurate STA and CDC handling. 
