Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Sun Dec 13 00:50:56 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt rgb_blinky_rgb_blinky_imp.tw1 rgb_blinky_rgb_blinky_imp_map.udb -gui

-----------------------------------------
Design:          rgb_blink
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          65.121 ns |         15.356 MHz 
u_HSOSC.osc_inst/CLKHF (MPW)            |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 44.114%

3.1.2  Timing Errors
---------------------
Timing Errors: 35 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 506.565 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
frequency_counter_i_Z[25].ff_inst/D      |  -44.289 ns 
frequency_counter_i_Z[24].ff_inst/D      |  -41.936 ns 
frequency_counter_i_Z[23].ff_inst/D      |  -39.583 ns 
frequency_counter_i_Z[22].ff_inst/D      |  -37.230 ns 
frequency_counter_i_Z[21].ff_inst/D      |  -34.877 ns 
frequency_counter_i_Z[20].ff_inst/D      |  -32.524 ns 
frequency_counter_i_Z[19].ff_inst/D      |  -30.171 ns 
frequency_counter_i_Z[18].ff_inst/D      |  -27.818 ns 
frequency_counter_i_Z[17].ff_inst/D      |  -25.465 ns 
frequency_counter_i_Z[16].ff_inst/D      |  -23.112 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          35 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin_0_926_10                     |    2.784 ns 
secured_pin_0_923_44                     |    2.803 ns 
secured_pin_0_923_43                     |    2.803 ns 
secured_pin_0_923_42                     |    2.803 ns 
secured_pin_0_923_41                     |    2.803 ns 
secured_pin_0_923_40                     |    2.803 ns 
secured_pin_0_923_39                     |    2.803 ns 
secured_pin_0_923_38                     |    2.803 ns 
secured_pin_0_922_53                     |    2.803 ns 
secured_pin_0_922_52                     |    2.803 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
secured_pin_0_241_15                    |          No required time
secured_pin_0_242_15                    |          No required time
secured_pin_0_243_15                    |          No required time
secured_pin_0_244_15                    |          No required time
secured_pin_0_245_15                    |          No required time
secured_pin_0_246_15                    |          No required time
secured_pin_0_247_15                    |          No required time
secured_pin_0_248_15                    |          No required time
secured_pin_0_249_15                    |          No required time
secured_pin_0_250_15                    |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        33
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
secured_pin_0_124_1                     |           No arrival time
secured_pin_0_125_1                     |           No arrival time
secured_pin_0_126_1                     |           No arrival time
secured_pin_0_127_1                     |           No arrival time
secured_pin_0_128_1                     |           No arrival time
secured_pin_0_129_1                     |           No arrival time
secured_pin_0_130_1                     |           No arrival time
secured_pin_0_131_1                     |           No arrival time
secured_pin_0_132_1                     |           No arrival time
secured_pin_0_133_1                     |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        79
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
JTAG_TDO                                |                    output
led_green                               |                    output
led_blue                                |                    output
led_red                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
secured_instance_0_13                   |                  No Clock
secured_instance_0_11                   |                  No Clock
secured_instance_0_10                   |                  No Clock
secured_instance_0_12                   |                  No Clock
secured_instance_0_14                   |                  No Clock
secured_instance_0_61                   |                  No Clock
secured_instance_0_64                   |                  No Clock
secured_instance_0_62                   |                  No Clock
secured_instance_0_63                   |                  No Clock
secured_instance_0_65                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1613
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[25].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 27
Delay Ratio      : 86.3% (route), 13.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -44.288 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.259  2       
frequency_counter_i_1_cry_20_c_0.CO0                      NET DELAY            2.075        63.334  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.612  2       
carry_pack.frequency_counter_i_1_cry_21                   NET DELAY            2.075        65.687  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_22_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.965  2       
frequency_counter_i_1_cry_22_c_0.CO0                      NET DELAY            2.075        68.040  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_22_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.318  2       
carry_pack.frequency_counter_i_1_cry_23                   NET DELAY            2.075        70.393  1       
frequency_counter_i_1_cry_24_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_24_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        70.671  2       
frequency_counter_i_1_cry_24_c_0.CO0                      NET DELAY            2.075        72.746  1       
frequency_counter_i_1_cry_24_c_0.fa22_inst/D1->frequency_counter_i_1_cry_24_c_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        73.223  1       
frequency_counter_i_1[25] ( DI1 )                         NET DELAY            2.075        75.298  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -75.297  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -44.288  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[24].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 86.2% (route), 13.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -41.935 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.259  2       
frequency_counter_i_1_cry_20_c_0.CO0                      NET DELAY            2.075        63.334  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.612  2       
carry_pack.frequency_counter_i_1_cry_21                   NET DELAY            2.075        65.687  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_22_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.965  2       
frequency_counter_i_1_cry_22_c_0.CO0                      NET DELAY            2.075        68.040  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_22_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.318  2       
carry_pack.frequency_counter_i_1_cry_23                   NET DELAY            2.075        70.393  1       
frequency_counter_i_1_cry_24_c_0.fa22_inst/D0->frequency_counter_i_1_cry_24_c_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        70.870  1       
frequency_counter_i_1[24] ( DI0 )                         NET DELAY            2.075        72.945  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -72.944  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -41.935  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[23].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -39.582 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.259  2       
frequency_counter_i_1_cry_20_c_0.CO0                      NET DELAY            2.075        63.334  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.612  2       
carry_pack.frequency_counter_i_1_cry_21                   NET DELAY            2.075        65.687  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_22_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.965  2       
frequency_counter_i_1_cry_22_c_0.CO0                      NET DELAY            2.075        68.040  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/D1->frequency_counter_i_1_cry_22_c_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        68.517  1       
frequency_counter_i_1[23] ( DI1 )                         NET DELAY            2.075        70.592  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -70.591  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -39.582  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[22].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 86.1% (route), 13.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -37.229 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.259  2       
frequency_counter_i_1_cry_20_c_0.CO0                      NET DELAY            2.075        63.334  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.612  2       
carry_pack.frequency_counter_i_1_cry_21                   NET DELAY            2.075        65.687  1       
frequency_counter_i_1_cry_22_c_0.fa22_inst/D0->frequency_counter_i_1_cry_22_c_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        66.164  1       
frequency_counter_i_1[22] ( DI0 )                         NET DELAY            2.075        68.239  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -68.238  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -37.229  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[21].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 86.0% (route), 14.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -34.876 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_20_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.259  2       
frequency_counter_i_1_cry_20_c_0.CO0                      NET DELAY            2.075        63.334  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/D1->frequency_counter_i_1_cry_20_c_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        63.811  1       
frequency_counter_i_1[21] ( DI1 )                         NET DELAY            2.075        65.886  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -65.885  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -34.876  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[20].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 85.9% (route), 14.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -32.523 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.906  2       
carry_pack.frequency_counter_i_1_cry_19                   NET DELAY            2.075        60.981  1       
frequency_counter_i_1_cry_20_c_0.fa22_inst/D0->frequency_counter_i_1_cry_20_c_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        61.458  1       
frequency_counter_i_1[20] ( DI0 )                         NET DELAY            2.075        63.533  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -63.532  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -32.523  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[19].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -30.170 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_18_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.553  2       
frequency_counter_i_1_cry_18_c_0.CO0                      NET DELAY            2.075        58.628  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/D1->frequency_counter_i_1_cry_18_c_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        59.105  1       
frequency_counter_i_1[19] ( DI1 )                         NET DELAY            2.075        61.180  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -61.179  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -30.170  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[18].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 85.7% (route), 14.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -27.817 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.200  2       
carry_pack.frequency_counter_i_1_cry_17                   NET DELAY            2.075        56.275  1       
frequency_counter_i_1_cry_18_c_0.fa22_inst/D0->frequency_counter_i_1_cry_18_c_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        56.752  1       
frequency_counter_i_1[18] ( DI0 )                         NET DELAY            2.075        58.827  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -58.826  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -27.817  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[17].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 85.5% (route), 14.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.464 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_16_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.847  2       
frequency_counter_i_1_cry_16_c_0.CO0                      NET DELAY            2.075        53.922  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/D1->frequency_counter_i_1_cry_16_c_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.399  1       
frequency_counter_i_1[17] ( DI1 )                         NET DELAY            2.075        56.474  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -56.473  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -25.464  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : frequency_counter_i_Z[0].ff_inst/Q  (SLICE)
Path End         : frequency_counter_i_Z[16].ff_inst/D  (SLICE)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.111 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



frequency_counter_i_Z[0].ff_inst/CK->frequency_counter_i_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.766  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/trace_din[6]
                                                          NET DELAY            2.075        13.841  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/B0->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        14.199  2       
frequency_counter_i_1_cry_1_c_0.CO0                       NET DELAY            2.075        16.274  1       
frequency_counter_i_1_cry_1_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_1_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.552  2       
carry_pack.frequency_counter_i_1_cry_1                    NET DELAY            2.075        18.627  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.905  2       
frequency_counter_i_1_cry_2_c_0.CO0                       NET DELAY            2.075        20.980  1       
frequency_counter_i_1_cry_2_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_2_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.258  2       
carry_pack.frequency_counter_i_1_cry_3                    NET DELAY            2.075        23.333  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.611  2       
frequency_counter_i_1_cry_4_c_0.CO0                       NET DELAY            2.075        25.686  1       
frequency_counter_i_1_cry_4_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_4_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.964  2       
carry_pack.frequency_counter_i_1_cry_5                    NET DELAY            2.075        28.039  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.317  2       
frequency_counter_i_1_cry_6_c_0.CO0                       NET DELAY            2.075        30.392  1       
frequency_counter_i_1_cry_6_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_6_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.670  2       
carry_pack.frequency_counter_i_1_cry_7                    NET DELAY            2.075        32.745  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.023  2       
frequency_counter_i_1_cry_8_c_0.CO0                       NET DELAY            2.075        35.098  1       
frequency_counter_i_1_cry_8_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_8_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.376  2       
carry_pack.frequency_counter_i_1_cry_9                    NET DELAY            2.075        37.451  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.729  2       
frequency_counter_i_1_cry_10_c_0.CO0                      NET DELAY            2.075        39.804  1       
frequency_counter_i_1_cry_10_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_10_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.082  2       
carry_pack.frequency_counter_i_1_cry_11                   NET DELAY            2.075        42.157  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.435  2       
frequency_counter_i_1_cry_12_c_0.CO0                      NET DELAY            2.075        44.510  1       
frequency_counter_i_1_cry_12_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_12_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.788  2       
carry_pack.frequency_counter_i_1_cry_13                   NET DELAY            2.075        46.863  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI0->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.141  2       
frequency_counter_i_1_cry_14_c_0.CO0                      NET DELAY            2.075        49.216  1       
frequency_counter_i_1_cry_14_c_0.fa22_inst/CI1->frequency_counter_i_1_cry_14_c_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.494  2       
carry_pack.frequency_counter_i_1_cry_15                   NET DELAY            2.075        51.569  1       
frequency_counter_i_1_cry_16_c_0.fa22_inst/D0->frequency_counter_i_1_cry_16_c_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        52.046  1       
frequency_counter_i_1[16] ( DI0 )                         NET DELAY            2.075        54.121  1       


                                                          CONSTRAINT      0.000        20.833  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000        20.833  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( CLK )
                                                          NET DELAY      10.375        31.208  1       
                                                          Uncertainty     0.000        31.208  
                                                          Setup time      0.199        31.009  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          31.009  
Arrival Time                                                                          -54.120  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -23.111  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_446_15  (SLICE)
Path End         : secured_pin_0_926_10  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.784 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_446_12->secured_pin_0_446_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  1       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/trig_u/te_0/te_tt_ebr_ram/te_in_0 ( RADDR0 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( RCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.059        10.434  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.434  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.784  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_177_15  (SLICE)
Path End         : secured_pin_0_923_44  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_177_12->secured_pin_0_177_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[9] ( WDATA9 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_196_15  (SLICE)
Path End         : secured_pin_0_923_43  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_196_12->secured_pin_0_196_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[10] ( WDATA10 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_195_15  (SLICE)
Path End         : secured_pin_0_923_42  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_195_12->secured_pin_0_195_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[11] ( WDATA11 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_194_15  (SLICE)
Path End         : secured_pin_0_923_41  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_194_12->secured_pin_0_194_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[12] ( WDATA12 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_193_15  (SLICE)
Path End         : secured_pin_0_923_40  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_193_12->secured_pin_0_193_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[13] ( WDATA13 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_192_15  (SLICE)
Path End         : secured_pin_0_923_39  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_192_12->secured_pin_0_192_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[14] ( WDATA14 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_191_15  (SLICE)
Path End         : secured_pin_0_923_38  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_191_12->secured_pin_0_191_15
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.143  2       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk2.tr_mem/pre_trig_cap_reg[15] ( WDATA15 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_21_16  (SLICE)
Path End         : secured_pin_0_922_53  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_21_12->secured_pin_0_21_16  SLICE           CLK_TO_Q1_DELAY  0.768        11.143  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/tm_wr_addr_cntr[0] ( WDATA0 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : secured_pin_0_20_15  (SLICE)
Path End         : secured_pin_0_922_52  (EBR)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.803 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk
                                                          NET DELAY      10.375        10.375  1       



secured_pin_0_20_12->secured_pin_0_20_15  SLICE           CLK_TO_Q0_DELAY  0.768        11.143  5       
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/tm_wr_addr_cntr[1] ( WDATA1 )
                                                          NET DELAY        2.075        13.218  1       


                                                          CONSTRAINT      0.000         0.000  1       
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY   0.000         0.000  229     
rgb_blink_reveal_coretop_instance/rgb_blink_la0_inst_0/tm_u/genblk1.tr_mem/clk ( WCLK )
                                                          NET DELAY      10.375        10.375  1       
                                                          Uncertainty     0.000        10.375  
                                                          Hold time       0.040        10.415  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -10.415  
Arrival Time                                                                           13.218  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.803  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

