// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "03/10/2020 20:11:10"

// 
// Device: Altera EP2C5Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module qlab5 (
	clk,
	reset_n,
	data_out);
input 	clk;
input 	reset_n;
output 	data_out;

// Design Ports Information
// data_out	=>  Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("qlab5_v_fast.sdo");
// synopsys translate_on

wire \qlab5_cpu|the_cpu_0|Add1~4_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~26_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~8_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~12_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~14_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~40_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~42_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~54_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~56_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~58_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~60_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~63 ;
wire \qlab5_cpu|the_cpu_0|Add1~64_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~40_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~42_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~54_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~56_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~63 ;
wire \qlab5_cpu|the_cpu_0|Add2~64_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[28]~12_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[25]~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[19]~5_combout ;
wire \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_st~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_st~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_cmp_result~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~3_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~12_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~13_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~14_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2_combout ;
wire \qlab5_cpu|the_cpu_0|W_estatus_reg~regout ;
wire \qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ;
wire \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~1_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~3_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~4_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~6_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~7_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~8_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~9_combout ;
wire \qlab5_cpu|the_cpu_0|Equal122~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_cmp_result~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0|wren~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~6_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~7_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_rot_right~regout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout ;
wire \qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_crst~regout ;
wire \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2_combout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3_combout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_crst~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[28]~46_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[27]~48_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[21]~61_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[20]~63_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[28]~77_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[27]~78_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[21]~83_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[20]~84_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[8]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6 ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[24]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[25]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[5]~10_combout ;
wire \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder_combout ;
wire \reset_n~combout ;
wire \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~regout ;
wire \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder_combout ;
wire \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~regout ;
wire \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ;
wire \qlab5_cpu|the_cpu_0|Equal2~3_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~6_combout ;
wire \qlab5_cpu|the_cpu_0|D_logic_op[1]~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[1]~15_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[2]~14_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[3]~1_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[4]~12_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[5]~11_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[6]~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[7]~9_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6_combout ;
wire \qlab5_cpu|the_cpu_0|E_new_inst~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_new_inst~regout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout ;
wire \qlab5_cpu|the_cpu_0|d_read_nxt~combout ;
wire \qlab5_cpu|the_cpu_0|d_read~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ;
wire \qlab5_cpu|the_cpu_0|Equal2~8_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~9_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~10_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_logic~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_logic~combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ;
wire \qlab5_cpu|the_cpu_0|E_valid~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_valid~regout ;
wire \qlab5_cpu|the_cpu_0|Equal2~11_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_use_imm~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_use_imm~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ;
wire \qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_br~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_br~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_retaddr~regout ;
wire \qlab5_cpu|the_cpu_0|R_src1~41_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_uncond_cti_non_br~regout ;
wire \qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27_combout ;
wire \qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[9]~7_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[10]~6_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[11]~5_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[12]~4_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[14]~2_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~1_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~4_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~5_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7_combout ;
wire \qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[31]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4_combout ;
wire \qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[20]~28_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[21]~27_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout ;
wire \qlab5_cpu|the_cpu_0|d_write_nxt~combout ;
wire \qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ;
wire \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[27]~21_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[28]~20_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[0]~44_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_shift_logical~regout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[27]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[28]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[29]~48_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[28]~49_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[26]~51_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[24]~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~5_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~6_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout ;
wire \qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[22]~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[21]~9_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[20]~57_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~39 ;
wire \qlab5_cpu|the_cpu_0|Add2~41 ;
wire \qlab5_cpu|the_cpu_0|Add2~43 ;
wire \qlab5_cpu|the_cpu_0|Add2~45 ;
wire \qlab5_cpu|the_cpu_0|Add2~47 ;
wire \qlab5_cpu|the_cpu_0|Add2~49 ;
wire \qlab5_cpu|the_cpu_0|Add2~51 ;
wire \qlab5_cpu|the_cpu_0|Add2~53 ;
wire \qlab5_cpu|the_cpu_0|Add2~55 ;
wire \qlab5_cpu|the_cpu_0|Add2~57 ;
wire \qlab5_cpu|the_cpu_0|Add2~58_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[29]~44_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[29]~76_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[29]~19_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[26]~14_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[23]~54_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[20]~4_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[17]~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[7]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[16]~8_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[6]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[14]~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[12]~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[11]~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[9]~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ;
wire \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_break~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_break~regout ;
wire \qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[2]~13_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[0]~15_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~1 ;
wire \qlab5_cpu|the_cpu_0|Add2~3 ;
wire \qlab5_cpu|the_cpu_0|Add2~4_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[0]~2_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1~40_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[2]~2_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~1 ;
wire \qlab5_cpu|the_cpu_0|Add1~3 ;
wire \qlab5_cpu|the_cpu_0|Add1~5 ;
wire \qlab5_cpu|the_cpu_0|Add1~7 ;
wire \qlab5_cpu|the_cpu_0|Add1~9 ;
wire \qlab5_cpu|the_cpu_0|Add1~11 ;
wire \qlab5_cpu|the_cpu_0|Add1~13 ;
wire \qlab5_cpu|the_cpu_0|Add1~15 ;
wire \qlab5_cpu|the_cpu_0|Add1~17 ;
wire \qlab5_cpu|the_cpu_0|Add1~19 ;
wire \qlab5_cpu|the_cpu_0|Add1~21 ;
wire \qlab5_cpu|the_cpu_0|Add1~22_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[6]~9_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[3]~12_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~5 ;
wire \qlab5_cpu|the_cpu_0|Add2~7 ;
wire \qlab5_cpu|the_cpu_0|Add2~9 ;
wire \qlab5_cpu|the_cpu_0|Add2~11 ;
wire \qlab5_cpu|the_cpu_0|Add2~13 ;
wire \qlab5_cpu|the_cpu_0|Add2~15 ;
wire \qlab5_cpu|the_cpu_0|Add2~17 ;
wire \qlab5_cpu|the_cpu_0|Add2~19 ;
wire \qlab5_cpu|the_cpu_0|Add2~21 ;
wire \qlab5_cpu|the_cpu_0|Add2~22_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[9]~3_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[9]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~23 ;
wire \qlab5_cpu|the_cpu_0|Add1~25 ;
wire \qlab5_cpu|the_cpu_0|Add1~27 ;
wire \qlab5_cpu|the_cpu_0|Add1~29 ;
wire \qlab5_cpu|the_cpu_0|Add1~31 ;
wire \qlab5_cpu|the_cpu_0|Add1~33 ;
wire \qlab5_cpu|the_cpu_0|Add1~35 ;
wire \qlab5_cpu|the_cpu_0|Add1~37 ;
wire \qlab5_cpu|the_cpu_0|Add1~39 ;
wire \qlab5_cpu|the_cpu_0|Add1~41 ;
wire \qlab5_cpu|the_cpu_0|Add1~43 ;
wire \qlab5_cpu|the_cpu_0|Add1~45 ;
wire \qlab5_cpu|the_cpu_0|Add1~47 ;
wire \qlab5_cpu|the_cpu_0|Add1~49 ;
wire \qlab5_cpu|the_cpu_0|Add1~51 ;
wire \qlab5_cpu|the_cpu_0|Add1~52_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~52_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[26]~50_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[26]~79_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[26]~22_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[25]~52_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~50_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~50_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[25]~52_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[25]~80_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[25]~23_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[22]~5_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[27]~50_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[24]~53_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~48_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~48_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[24]~54_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[24]~24_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[23]~2_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~46_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~46_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[23]~56_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[23]~82_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[23]~25_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[22]~55_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[21]~56_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[22]~58_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~44_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~44_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[22]~57_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[22]~59_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[22]~26_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[19]~2_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9_combout ;
wire \qlab5_cpu|the_cpu_0|av_fill_bit~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[31]~46_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[30]~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[29]~11_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[27]~13_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~53 ;
wire \qlab5_cpu|the_cpu_0|Add1~55 ;
wire \qlab5_cpu|the_cpu_0|Add1~57 ;
wire \qlab5_cpu|the_cpu_0|Add1~59 ;
wire \qlab5_cpu|the_cpu_0|Add1~61 ;
wire \qlab5_cpu|the_cpu_0|Add1~62_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_hi[15]~1_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~59 ;
wire \qlab5_cpu|the_cpu_0|Add2~61 ;
wire \qlab5_cpu|the_cpu_0|Add2~62_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[31]~40_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[31]~74_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[31]~17_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[30]~47_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~60_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[30]~42_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[30]~75_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[30]~18_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[15]~16_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[15]~45_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~23 ;
wire \qlab5_cpu|the_cpu_0|Add2~25 ;
wire \qlab5_cpu|the_cpu_0|Add2~27 ;
wire \qlab5_cpu|the_cpu_0|Add2~29 ;
wire \qlab5_cpu|the_cpu_0|Add2~30_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~30_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[16]~61_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[15]~38_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[15]~73_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[15]~16_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[13]~3_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~21 ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[13]~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~26_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[13]~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result~36_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[13]~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[10]~6_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[9]~7_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[7]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[6]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[12]~4_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~24_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~24_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[12]~4_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[23]~6_combout ;
wire \qlab5_cpu|the_cpu_0|E_src2[18]~6_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[17]~60_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~31 ;
wire \qlab5_cpu|the_cpu_0|Add2~33 ;
wire \qlab5_cpu|the_cpu_0|Add2~35 ;
wire \qlab5_cpu|the_cpu_0|Add2~37 ;
wire \qlab5_cpu|the_cpu_0|Add2~38_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~38_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[19]~65_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[19]~85_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[19]~29_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[18]~59_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~36_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~36_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[18]~67_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[18]~86_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[18]~30_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[19]~58_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~34_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~34_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[17]~69_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[17]~87_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[17]~31_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[17]~3_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[11]~4_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[11]~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[20]~1_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[10]~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~20_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~20_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[8]~4_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[10]~6_combout ;
wire \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout ;
wire \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout ;
wire \qlab5_cpu|the_cpu_0|R_src1[14]~42_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~28_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~28_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[14]~35_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[14]~72_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ;
wire \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[9]~6_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~18_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~18_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[7]~5_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[7]~feeder_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ;
wire \qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[14]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[8]~7_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[8]~8_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[8]~8_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[7]~9_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[7]~9_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[8]~8_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~16_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~16_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[6]~6_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[6]~feeder_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[13]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[12]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[3]~13_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[7]~8_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~14_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[5]~7_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[10]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[6]~10_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~12_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[4]~8_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[6]~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[9]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[5]~11_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~10_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~10_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[5]~11_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[25]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[21]~7_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[23]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[4]~11_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~8_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[2]~0_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[2]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[5]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[5]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ;
wire \qlab5_cpu|the_cpu_0|R_src1[1]~43_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~2_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[1]~13_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ;
wire \qlab5_cpu|the_pio_0|Equal2~0_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[3]~1_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~6_combout ;
wire \qlab5_cpu|the_cpu_0|Add2~6_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[1]~1_combout ;
wire \qlab5_cpu|the_cpu_0|F_pc[1]~feeder_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[4]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout ;
wire \qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ;
wire \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[26]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[31]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_wr_dst_reg~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_wr_dst_reg~3_combout ;
wire \qlab5_cpu|the_cpu_0|D_wr_dst_reg~4_combout ;
wire \qlab5_cpu|the_cpu_0|R_wr_dst_reg~regout ;
wire \qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ;
wire \qlab5_cpu|the_cpu_0|comb~5_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[14]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout ;
wire \qlab5_cpu|the_cpu_0|comb~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[24]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout ;
wire \qlab5_cpu|the_cpu_0|comb~3_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[3]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~9_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout ;
wire \qlab5_cpu|the_cpu_0|comb~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[16]~0_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~1_combout ;
wire \qlab5_cpu|the_cpu_0|Equal101~2_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ;
wire \qlab5_cpu|the_cpu_0|Add2~32_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~32_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[16]~71_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_result[16]~88_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[16]~32_combout ;
wire \qlab5_cpu|the_cpu_0|E_st_data[18]~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[22]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6_combout ;
wire \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout ;
wire \qlab5_cpu|the_cpu_0|comb~1_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[10]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout ;
wire \qlab5_cpu|the_cpu_0|D_logic_op[0]~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[2]~2_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10_combout ;
wire \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1_combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ;
wire \qlab5_cpu|the_cpu_0|R_src2_lo[1]~14_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8 ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10 ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~12 ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13_combout ;
wire \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9_combout ;
wire \qlab5_cpu|the_cpu_0|E_stall~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_stall~1_combout ;
wire \qlab5_cpu|the_cpu_0|E_stall~2_combout ;
wire \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data~regout ;
wire \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_stall~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_stall~4_combout ;
wire \qlab5_cpu|the_cpu_0|W_valid~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_valid~regout ;
wire \qlab5_cpu|the_cpu_0|i_read_nxt~0_combout ;
wire \qlab5_cpu|the_cpu_0|i_read~regout ;
wire \qlab5_cpu|the_cpu_0|F_valid~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_valid~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_valid~regout ;
wire \qlab5_cpu|the_cpu_0|R_valid~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|R_valid~regout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2_combout ;
wire \qlab5_cpu|the_cpu_0|Equal2~0_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_sub~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_alu_sub~regout ;
wire \qlab5_cpu|the_cpu_0|Add2~0_combout ;
wire \qlab5_cpu|the_cpu_0|Add1~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[0]~12_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[0]~0_combout ;
wire \qlab5_cpu|the_cpu_0|W_wr_data[0]~1_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[0]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|D_ctrl_ld~combout ;
wire \qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ;
wire \qlab5_cpu|the_cpu_0|comb~0_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[1]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|Equal133~0_combout ;
wire \qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout ;
wire \qlab5_cpu|the_cpu_0|D_iw[8]~feeder_combout ;
wire \qlab5_cpu|the_cpu_0|E_src1[4]~0_combout ;
wire \qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout ;
wire \qlab5_cpu|the_cpu_0|W_alu_result[4]~0_combout ;
wire \qlab5_cpu|the_pio_0|wr_strobe~0_combout ;
wire \qlab5_cpu|the_pio_0|always0~0_combout ;
wire \qlab5_cpu|the_pio_0|data_out~0_combout ;
wire \qlab5_cpu|the_pio_0|data_out~1_combout ;
wire \qlab5_cpu|the_pio_0|data_out~regout ;
wire [31:0] \qlab5_cpu|the_cpu_0|d_writedata ;
wire [3:0] \qlab5_cpu|the_cpu_0|d_byteenable ;
wire [7:0] \qlab5_cpu|the_cpu_0|av_ld_byte3_data ;
wire [7:0] \qlab5_cpu|the_cpu_0|av_ld_byte2_data ;
wire [7:0] \qlab5_cpu|the_cpu_0|av_ld_byte1_data ;
wire [7:0] \qlab5_cpu|the_cpu_0|av_ld_byte0_data ;
wire [1:0] \qlab5_cpu|the_cpu_0|av_ld_align_cycle ;
wire [31:0] \qlab5_cpu|the_cpu_0|W_control_rd_data ;
wire [31:0] \qlab5_cpu|the_cpu_0|W_alu_result ;
wire [1:0] \qlab5_cpu|the_cpu_0|R_logic_op ;
wire [4:0] \qlab5_cpu|the_cpu_0|R_dst_regnum ;
wire [1:0] \qlab5_cpu|the_cpu_0|R_compare_op ;
wire [11:0] \qlab5_cpu|the_cpu_0|F_pc ;
wire [31:0] \qlab5_cpu|the_cpu_0|E_src2 ;
wire [31:0] \qlab5_cpu|the_cpu_0|E_src1 ;
wire [31:0] \qlab5_cpu|the_cpu_0|E_shift_rot_result ;
wire [4:0] \qlab5_cpu|the_cpu_0|E_shift_rot_cnt ;
wire [31:0] \qlab5_cpu|the_cpu_0|E_arith_src2 ;
wire [31:0] \qlab5_cpu|the_cpu_0|E_arith_src1 ;
wire [31:0] \qlab5_cpu|the_cpu_0|D_iw ;
wire [31:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b ;
wire [31:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend ;
wire [31:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a ;

wire [17:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [13:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [13:0] \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;

assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [0] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [1] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [2] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [3] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [4] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [5] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [6] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [7] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [8] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [9] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [10] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [11] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [12] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [13] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [14] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [15] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [30] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [31] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [8] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [9] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [10] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [11] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [12] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [13] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [14] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [15] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [30] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [31] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [12] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [13] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [14] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [15] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [16] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [17] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [18] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [22] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [10] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [11] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [9] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [27] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [30] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [24] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [26] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [21] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [16] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [17] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [18] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [19] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [20] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [21] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [22] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [23] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [24] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [25] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [26] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [27] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [28] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [29] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];

assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [16] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [17] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [18] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [19] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [20] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [4];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [21] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [5];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [22] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [6];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [23] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [7];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [24] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [8];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [25] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [9];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [26] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [10];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [27] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [11];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [28] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [12];
assign \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [29] = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [13];

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~4_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [2] $ (\qlab5_cpu|the_cpu_0|E_src1 [2] $ (\qlab5_cpu|the_cpu_0|Add1~3 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~5  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [2] & (\qlab5_cpu|the_cpu_0|E_src1 [2] & !\qlab5_cpu|the_cpu_0|Add1~3 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [2] & ((\qlab5_cpu|the_cpu_0|E_src1 [2]) # (!\qlab5_cpu|the_cpu_0|Add1~3 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [2]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~3 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~4_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~5 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~4 .lut_mask = 16'h964D;
defparam \qlab5_cpu|the_cpu_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~26_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [13] & ((\qlab5_cpu|the_cpu_0|E_src1 [13] & (!\qlab5_cpu|the_cpu_0|Add1~25 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [13] & ((\qlab5_cpu|the_cpu_0|Add1~25 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [13] & ((\qlab5_cpu|the_cpu_0|E_src1 [13] & (\qlab5_cpu|the_cpu_0|Add1~25  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [13] & (!\qlab5_cpu|the_cpu_0|Add1~25 ))))
// \qlab5_cpu|the_cpu_0|Add1~27  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [13] & ((!\qlab5_cpu|the_cpu_0|Add1~25 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [13]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [13] & (!\qlab5_cpu|the_cpu_0|E_src1 [13] & !\qlab5_cpu|the_cpu_0|Add1~25 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [13]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~25 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~26_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~27 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~26 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~8_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [4] $ (\qlab5_cpu|the_cpu_0|E_src2 [4] $ (!\qlab5_cpu|the_cpu_0|Add2~7 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~9  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [4] & ((\qlab5_cpu|the_cpu_0|E_src2 [4]) # (!\qlab5_cpu|the_cpu_0|Add2~7 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [4] & (\qlab5_cpu|the_cpu_0|E_src2 [4] & !\qlab5_cpu|the_cpu_0|Add2~7 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [4]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~7 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~8_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~9 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~8 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~12_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [6] $ (\qlab5_cpu|the_cpu_0|E_src2 [6] $ (!\qlab5_cpu|the_cpu_0|Add2~11 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~13  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [6] & ((\qlab5_cpu|the_cpu_0|E_src2 [6]) # (!\qlab5_cpu|the_cpu_0|Add2~11 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [6] & (\qlab5_cpu|the_cpu_0|E_src2 [6] & !\qlab5_cpu|the_cpu_0|Add2~11 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [6]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~11 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~12_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~13 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~12 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~14_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [7] & ((\qlab5_cpu|the_cpu_0|E_src1 [7] & (\qlab5_cpu|the_cpu_0|Add2~13  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [7] & (!\qlab5_cpu|the_cpu_0|Add2~13 )))) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [7] & ((\qlab5_cpu|the_cpu_0|E_src1 [7] & (!\qlab5_cpu|the_cpu_0|Add2~13 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [7] & ((\qlab5_cpu|the_cpu_0|Add2~13 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~15  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [7] & (!\qlab5_cpu|the_cpu_0|E_src1 [7] & !\qlab5_cpu|the_cpu_0|Add2~13 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [7] & ((!\qlab5_cpu|the_cpu_0|Add2~13 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [7]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [7]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~13 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~14_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~15 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~14 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y9_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[8]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [8]));

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src2 [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0]));

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src2 [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3]));

// Location: LCFF_X20_Y10_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[28]~12_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [18]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [28]));

// Location: LCFF_X22_Y9_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[25]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [25]));

// Location: LCFF_X15_Y7_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[19]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [9]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [19]));

// Location: LCCOMB_X19_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~40 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~40_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [20] $ (\qlab5_cpu|the_cpu_0|E_src2 [20] $ (\qlab5_cpu|the_cpu_0|Add1~39 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~41  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [20] & ((!\qlab5_cpu|the_cpu_0|Add1~39 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [20]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [20] & (!\qlab5_cpu|the_cpu_0|E_src2 [20] & !\qlab5_cpu|the_cpu_0|Add1~39 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [20]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~39 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~40_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~41 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~40 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~42 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~42_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [21] & ((\qlab5_cpu|the_cpu_0|E_src2 [21] & (!\qlab5_cpu|the_cpu_0|Add1~41 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [21] & (\qlab5_cpu|the_cpu_0|Add1~41  & VCC)))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [21] & ((\qlab5_cpu|the_cpu_0|E_src2 [21] & ((\qlab5_cpu|the_cpu_0|Add1~41 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [21] & (!\qlab5_cpu|the_cpu_0|Add1~41 ))))
// \qlab5_cpu|the_cpu_0|Add1~43  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [21] & (\qlab5_cpu|the_cpu_0|E_src2 [21] & !\qlab5_cpu|the_cpu_0|Add1~41 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [21] & ((\qlab5_cpu|the_cpu_0|E_src2 [21]) # (!\qlab5_cpu|the_cpu_0|Add1~41 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [21]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~41 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~42_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~43 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~42 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~54 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~54_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [27] & ((\qlab5_cpu|the_cpu_0|E_src2 [27] & (!\qlab5_cpu|the_cpu_0|Add1~53 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [27] & (\qlab5_cpu|the_cpu_0|Add1~53  & VCC)))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [27] & ((\qlab5_cpu|the_cpu_0|E_src2 [27] & ((\qlab5_cpu|the_cpu_0|Add1~53 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [27] & (!\qlab5_cpu|the_cpu_0|Add1~53 ))))
// \qlab5_cpu|the_cpu_0|Add1~55  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [27] & (\qlab5_cpu|the_cpu_0|E_src2 [27] & !\qlab5_cpu|the_cpu_0|Add1~53 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [27] & ((\qlab5_cpu|the_cpu_0|E_src2 [27]) # (!\qlab5_cpu|the_cpu_0|Add1~53 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [27]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~53 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~54_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~55 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~54 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~56 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~56_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [28] $ (\qlab5_cpu|the_cpu_0|E_src1 [28] $ (\qlab5_cpu|the_cpu_0|Add1~55 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~57  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [28] & (\qlab5_cpu|the_cpu_0|E_src1 [28] & !\qlab5_cpu|the_cpu_0|Add1~55 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [28] & ((\qlab5_cpu|the_cpu_0|E_src1 [28]) # (!\qlab5_cpu|the_cpu_0|Add1~55 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [28]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~55 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~56_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~57 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~56 .lut_mask = 16'h964D;
defparam \qlab5_cpu|the_cpu_0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~58 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~58_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [29] & ((\qlab5_cpu|the_cpu_0|E_src2 [29] & (!\qlab5_cpu|the_cpu_0|Add1~57 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [29] & (\qlab5_cpu|the_cpu_0|Add1~57  & VCC)))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [29] & ((\qlab5_cpu|the_cpu_0|E_src2 [29] & ((\qlab5_cpu|the_cpu_0|Add1~57 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [29] & (!\qlab5_cpu|the_cpu_0|Add1~57 ))))
// \qlab5_cpu|the_cpu_0|Add1~59  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [29] & (\qlab5_cpu|the_cpu_0|E_src2 [29] & !\qlab5_cpu|the_cpu_0|Add1~57 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [29] & ((\qlab5_cpu|the_cpu_0|E_src2 [29]) # (!\qlab5_cpu|the_cpu_0|Add1~57 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [29]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~57 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~58_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~59 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~58 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~60 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~60_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [30] $ (\qlab5_cpu|the_cpu_0|E_src2 [30] $ (\qlab5_cpu|the_cpu_0|Add1~59 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~61  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [30] & ((!\qlab5_cpu|the_cpu_0|Add1~59 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [30]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [30] & (!\qlab5_cpu|the_cpu_0|E_src2 [30] & !\qlab5_cpu|the_cpu_0|Add1~59 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [30]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~59 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~60_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~61 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~60 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~62 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~62_combout  = (\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & ((\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & (!\qlab5_cpu|the_cpu_0|Add1~61 )) # (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & ((\qlab5_cpu|the_cpu_0|Add1~61 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & ((\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & (\qlab5_cpu|the_cpu_0|Add1~61  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & (!\qlab5_cpu|the_cpu_0|Add1~61 ))))
// \qlab5_cpu|the_cpu_0|Add1~63  = CARRY((\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & ((!\qlab5_cpu|the_cpu_0|Add1~61 ) # (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31]))) # (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & 
// !\qlab5_cpu|the_cpu_0|Add1~61 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_arith_src2 [31]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_src1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~61 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~62_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~63 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~62 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~64 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~64_combout  = \qlab5_cpu|the_cpu_0|Add1~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~63 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~64 .lut_mask = 16'hF0F0;
defparam \qlab5_cpu|the_cpu_0|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~40 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~40_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [20] $ (\qlab5_cpu|the_cpu_0|E_src1 [20] $ (!\qlab5_cpu|the_cpu_0|Add2~39 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~41  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [20] & ((\qlab5_cpu|the_cpu_0|E_src1 [20]) # (!\qlab5_cpu|the_cpu_0|Add2~39 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [20] & (\qlab5_cpu|the_cpu_0|E_src1 [20] & !\qlab5_cpu|the_cpu_0|Add2~39 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [20]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~39 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~40_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~41 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~40 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~42 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~42_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [21] & ((\qlab5_cpu|the_cpu_0|E_src2 [21] & (\qlab5_cpu|the_cpu_0|Add2~41  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src2 [21] & (!\qlab5_cpu|the_cpu_0|Add2~41 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [21] & ((\qlab5_cpu|the_cpu_0|E_src2 [21] & (!\qlab5_cpu|the_cpu_0|Add2~41 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [21] & ((\qlab5_cpu|the_cpu_0|Add2~41 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~43  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [21] & (!\qlab5_cpu|the_cpu_0|E_src2 [21] & !\qlab5_cpu|the_cpu_0|Add2~41 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [21] & ((!\qlab5_cpu|the_cpu_0|Add2~41 ) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [21]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [21]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~41 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~42_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~43 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~42 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~54 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~54_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [27] & ((\qlab5_cpu|the_cpu_0|E_src1 [27] & (\qlab5_cpu|the_cpu_0|Add2~53  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [27] & (!\qlab5_cpu|the_cpu_0|Add2~53 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [27] & ((\qlab5_cpu|the_cpu_0|E_src1 [27] & (!\qlab5_cpu|the_cpu_0|Add2~53 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [27] & ((\qlab5_cpu|the_cpu_0|Add2~53 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~55  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [27] & (!\qlab5_cpu|the_cpu_0|E_src1 [27] & !\qlab5_cpu|the_cpu_0|Add2~53 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [27] & ((!\qlab5_cpu|the_cpu_0|Add2~53 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [27]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [27]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~53 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~54_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~55 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~54 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~56 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~56_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [28] $ (\qlab5_cpu|the_cpu_0|E_src1 [28] $ (!\qlab5_cpu|the_cpu_0|Add2~55 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~57  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [28] & ((\qlab5_cpu|the_cpu_0|E_src1 [28]) # (!\qlab5_cpu|the_cpu_0|Add2~55 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [28] & (\qlab5_cpu|the_cpu_0|E_src1 [28] & !\qlab5_cpu|the_cpu_0|Add2~55 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [28]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~55 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~56_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~57 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~56 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~62 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~62_combout  = (\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & ((\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & (\qlab5_cpu|the_cpu_0|Add2~61  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & (!\qlab5_cpu|the_cpu_0|Add2~61 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & ((\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & (!\qlab5_cpu|the_cpu_0|Add2~61 )) # (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & ((\qlab5_cpu|the_cpu_0|Add2~61 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~63  = CARRY((\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31] & !\qlab5_cpu|the_cpu_0|Add2~61 )) # (!\qlab5_cpu|the_cpu_0|E_arith_src1 [31] & ((!\qlab5_cpu|the_cpu_0|Add2~61 ) # 
// (!\qlab5_cpu|the_cpu_0|E_arith_src2 [31]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_arith_src1 [31]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_src2 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~61 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~62_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~63 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~62 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~64 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~64_combout  = !\qlab5_cpu|the_cpu_0|Add2~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~63 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~64 .lut_mask = 16'h0F0F;
defparam \qlab5_cpu|the_cpu_0|Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5_combout  = \qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0] $ (VCC)
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6  = CARRY(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0])

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5_combout ),
	.cout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11_combout  = (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3] & (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3] & (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10 ))
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~12  = CARRY((!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3] & !\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10 ))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10 ),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11_combout ),
	.cout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[28]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[28]~12_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|D_iw [21]))) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [28]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[28]~12 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_src2[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[25]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[25]~0_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[25]~0 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[19]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[19]~5_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[19]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[19]~5 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[19]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [28]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]));

// Location: LCFF_X15_Y5_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [23]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [23]));

// Location: LCFF_X15_Y5_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [20]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [20]));

// Location: LCCOMB_X17_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2 (
// Equation(s):
// \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [8] & (!\qlab5_cpu|the_cpu_0|W_alu_result [7] & (!\qlab5_cpu|the_cpu_0|W_alu_result [6] & !\qlab5_cpu|the_cpu_0|W_alu_result [5])))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [8]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [7]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [6]),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_st (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_st~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_st~regout ));

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_st~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_st~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [1] & \qlab5_cpu|the_cpu_0|D_iw [2]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_st~0 .lut_mask = 16'h2200;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|D_iw [14]) # ((!\qlab5_cpu|the_cpu_0|D_iw [5]) # (!\qlab5_cpu|the_cpu_0|Equal2~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0 .lut_mask = 16'h8CCC;
defparam \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1_combout  = (\qlab5_cpu|the_cpu_0|D_iw [11] & (\qlab5_cpu|the_cpu_0|D_iw [15] & \qlab5_cpu|the_cpu_0|D_iw [14])) # (!\qlab5_cpu|the_cpu_0|D_iw [11] & (\qlab5_cpu|the_cpu_0|D_iw [15] $ (\qlab5_cpu|the_cpu_0|D_iw 
// [14])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1 .lut_mask = 16'hC330;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|Equal2~2_combout ) # ((!\qlab5_cpu|the_cpu_0|D_iw [5] & \qlab5_cpu|the_cpu_0|Equal2~5_combout )))) # (!\qlab5_cpu|the_cpu_0|D_iw [3] & 
// (((\qlab5_cpu|the_cpu_0|Equal2~5_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~5_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0 .lut_mask = 16'hFA70;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_control_rd_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_control_rd_data [0]));

// Location: LCFF_X17_Y6_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_cmp_result (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_cmp_result~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_cmp_result~regout ));

// Location: LCCOMB_X21_Y5_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [14] & (((\qlab5_cpu|the_cpu_0|D_iw [11] & !\qlab5_cpu|the_cpu_0|D_iw [15])) # (!\qlab5_cpu|the_cpu_0|D_iw [12])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0 .lut_mask = 16'h050D;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~3_combout  = (\qlab5_cpu|the_cpu_0|D_iw [14] & \qlab5_cpu|the_cpu_0|D_iw [15])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~3 .lut_mask = 16'hCC00;
defparam \qlab5_cpu|the_cpu_0|Equal101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~12_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [1] & (\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [2] & \qlab5_cpu|the_cpu_0|D_iw [4])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~12 .lut_mask = 16'h4000;
defparam \qlab5_cpu|the_cpu_0|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [1] & ((\qlab5_cpu|the_cpu_0|D_iw [4]) # (\qlab5_cpu|the_cpu_0|D_iw [3]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0 .lut_mask = 16'h0302;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~13_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [1] & (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|D_iw [0] & !\qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~13 .lut_mask = 16'h0010;
defparam \qlab5_cpu|the_cpu_0|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~14_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [3] & (\qlab5_cpu|the_cpu_0|Equal2~13_combout  & !\qlab5_cpu|the_cpu_0|D_iw [5]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~13_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~14 .lut_mask = 16'h0030;
defparam \qlab5_cpu|the_cpu_0|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [25])) # (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [20])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [25]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [20]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_estatus_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_estatus_reg~regout ));

// Location: LCFF_X14_Y6_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_bstatus_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ));

// Location: LCFF_X14_Y6_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_status_reg_pie (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ));

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [7] & (((\qlab5_cpu|the_cpu_0|D_iw [6]) # (\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout )))) # (!\qlab5_cpu|the_cpu_0|D_iw [7] & (\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout  
// & (!\qlab5_cpu|the_cpu_0|D_iw [6])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datad(\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0 .lut_mask = 16'hAEA4;
defparam \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [8] & ((\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout  & ((!\qlab5_cpu|the_cpu_0|D_iw [6]))) # (!\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout  & 
// (\qlab5_cpu|the_cpu_0|W_estatus_reg~regout  & \qlab5_cpu|the_cpu_0|D_iw [6]))))

	.dataa(\qlab5_cpu|the_cpu_0|W_estatus_reg~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1 .lut_mask = 16'h002C;
defparam \qlab5_cpu|the_cpu_0|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[32]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~64_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~64_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~64_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~64_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[32]~4 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_compare_op[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_compare_op [1]));

// Location: LCFF_X17_Y6_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_compare_op[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_compare_op [0]));

// Location: LCCOMB_X20_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~0_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~0 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~1_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout  & !\qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~1 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~2_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~2 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[25]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [25] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [25] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [25] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & (\qlab5_cpu|the_cpu_0|E_src2 [25])) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|E_src2 [25] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [25]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [25]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[25]~15 .lut_mask = 16'h68A9;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[23]~17 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [23] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [23]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [23] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [23]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [23]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [23]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[23]~17 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~3_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~3 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~4_combout  = (\qlab5_cpu|the_cpu_0|Equal122~0_combout  & (\qlab5_cpu|the_cpu_0|Equal122~3_combout  & (\qlab5_cpu|the_cpu_0|Equal122~2_combout  & \qlab5_cpu|the_cpu_0|Equal122~1_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal122~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Equal122~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal122~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal122~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~4 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[20]~19 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [20] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [20]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [20] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [20]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [20]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [20]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [20]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[20]~19 .lut_mask = 16'h6CC1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~5_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~5 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[17]~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [17] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [17] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [17] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & (\qlab5_cpu|the_cpu_0|E_src2 [17])) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|E_src2 [17] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [17]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [17]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[17]~22 .lut_mask = 16'h68C9;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[16]~23 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [16] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [16]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [16] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [16]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [16]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [16]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[16]~23 .lut_mask = 16'h6CC1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~6_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~6 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~7_combout  = (\qlab5_cpu|the_cpu_0|Equal122~6_combout  & \qlab5_cpu|the_cpu_0|Equal122~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Equal122~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal122~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~7 .lut_mask = 16'hF000;
defparam \qlab5_cpu|the_cpu_0|Equal122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[21]~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [21] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [21] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [21] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [21] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src2 [21] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [21]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [21]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[21]~26 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[31]~27 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [31] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [31]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [31] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [31]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [31]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [31]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[31]~27 .lut_mask = 16'h6CC1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~8_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~8 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[29]~29 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [29] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [29]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [29] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [29]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [29]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [29]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [29]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[29]~29 .lut_mask = 16'h78C1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[28]~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [28] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [28]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [28] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [28]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [28]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [28]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [28]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[28]~30 .lut_mask = 16'h78A1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[27]~31 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [27] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [27]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [27] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [27]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [27]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [27]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[27]~31 .lut_mask = 16'h6C89;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[26]~32 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [26] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [26]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [26] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [26]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [26]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [26]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[26]~32 .lut_mask = 16'h78A1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~9_combout  = (!\qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout  & (!\qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout  & 
// !\qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~9 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal122~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal122~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal122~10_combout  = (\qlab5_cpu|the_cpu_0|Equal122~9_combout  & (\qlab5_cpu|the_cpu_0|Equal122~7_combout  & (\qlab5_cpu|the_cpu_0|Equal122~4_combout  & \qlab5_cpu|the_cpu_0|Equal122~8_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal122~9_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Equal122~7_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal122~4_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal122~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal122~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal122~10 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal122~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_cmp_result~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_cmp_result~0_combout  = (\qlab5_cpu|the_cpu_0|R_compare_op [1] & ((\qlab5_cpu|the_cpu_0|R_compare_op [0] & (!\qlab5_cpu|the_cpu_0|Equal122~10_combout )) # (!\qlab5_cpu|the_cpu_0|R_compare_op [0] & 
// ((\qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout ))))) # (!\qlab5_cpu|the_cpu_0|R_compare_op [1] & ((\qlab5_cpu|the_cpu_0|R_compare_op [0] & ((!\qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout ))) # (!\qlab5_cpu|the_cpu_0|R_compare_op [0] & 
// (\qlab5_cpu|the_cpu_0|Equal122~10_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_compare_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_compare_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|Equal122~10_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[32]~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_cmp_result~0 .lut_mask = 16'h3A5C;
defparam \qlab5_cpu|the_cpu_0|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0|wren~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0|wren~0_combout  = (\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout  & \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout )

	.dataa(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|wren~0 .lut_mask = 16'hAA00;
defparam \qlab5_cpu|the_onchip_memory2_0|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~6_combout  = (\qlab5_cpu|the_cpu_0|D_iw [13] & (((\qlab5_cpu|the_cpu_0|D_iw [11] & !\qlab5_cpu|the_cpu_0|D_iw [14])) # (!\qlab5_cpu|the_cpu_0|D_iw [12])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~6 .lut_mask = 16'h5D00;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~7_combout  = (\qlab5_cpu|the_cpu_0|D_iw [16] & (!\qlab5_cpu|the_cpu_0|D_iw [15] & (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & \qlab5_cpu|the_cpu_0|D_ctrl_exception~6_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~7 .lut_mask = 16'h2000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_rot_right (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_rot_right~regout ));

// Location: LCFF_X20_Y6_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|Equal101~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout ));

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_wrctl_estatus~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [7] & (\qlab5_cpu|the_cpu_0|D_iw [6] & (!\qlab5_cpu|the_cpu_0|D_iw [8] & \qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_wrctl_estatus~0 .lut_mask = 16'h0400;
defparam \qlab5_cpu|the_cpu_0|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout  & ((\qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout  & ((\qlab5_cpu|the_cpu_0|E_src1 [0]))) # (!\qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout  & 
// (\qlab5_cpu|the_cpu_0|W_estatus_reg~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_wrctl_estatus~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_estatus_reg~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h0E04;
defparam \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_crst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_crst~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_crst~regout ));

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_crst~regout  & ((\qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout  & 
// \qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_crst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1 .lut_mask = 16'h0E0A;
defparam \qlab5_cpu|the_cpu_0|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [7] & (!\qlab5_cpu|the_cpu_0|D_iw [6] & (!\qlab5_cpu|the_cpu_0|D_iw [8] & \qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0 .lut_mask = 16'h0200;
defparam \qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_break~regout  & ((\qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout  & ((\qlab5_cpu|the_cpu_0|E_src1 [0]))) # (!\qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout  & 
// (\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_wrctl_bstatus~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h5404;
defparam \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout  = (\qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_break~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFCF0;
defparam \qlab5_cpu|the_cpu_0|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_break~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_crst~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_crst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'h0101;
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_wrctl_status~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [8] & (!\qlab5_cpu|the_cpu_0|D_iw [6] & (!\qlab5_cpu|the_cpu_0|D_iw [7] & \qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_wrctl_status~0 .lut_mask = 16'h0100;
defparam \qlab5_cpu|the_cpu_0|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2_combout  = (\qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout  & ((\qlab5_cpu|the_cpu_0|E_src1 [0]))) # (!\qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout  & (\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_wrctl_status~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'hFC0C;
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3_combout  = (!\qlab5_cpu|the_cpu_0|Equal101~4_combout  & ((\qlab5_cpu|the_cpu_0|Equal101~6_combout  & ((\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ))) # (!\qlab5_cpu|the_cpu_0|Equal101~6_combout  & 
// (\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~2_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_bstatus_reg~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal101~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3 .lut_mask = 16'h00CA;
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4_combout  = (\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout  & ((\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3_combout ) # ((\qlab5_cpu|the_cpu_0|W_estatus_reg~regout  & 
// \qlab5_cpu|the_cpu_0|Equal101~4_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_estatus_reg~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4 .lut_mask = 16'hA8A0;
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1_combout  = (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [15]))) # (!\qlab5_cpu|the_cpu_0|Equal2~6_combout  & (\qlab5_cpu|the_cpu_0|D_iw [4]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1 .lut_mask = 16'hF0AA;
defparam \qlab5_cpu|the_cpu_0|D_logic_op_raw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [12] & (\qlab5_cpu|the_cpu_0|Equal101~5_combout  & (!\qlab5_cpu|the_cpu_0|D_iw [13] & \qlab5_cpu|the_cpu_0|Equal2~6_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datab(\qlab5_cpu|the_cpu_0|Equal101~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0 .lut_mask = 16'h0800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~7_combout  = (\qlab5_cpu|the_cpu_0|Equal2~8_combout  & (\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|Equal101~5_combout  & \qlab5_cpu|the_cpu_0|Equal2~7_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~8_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|Equal101~5_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~7 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_crst~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_crst~0_combout  = (\qlab5_cpu|the_cpu_0|Equal101~3_combout  & (\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|D_iw [12] & \qlab5_cpu|the_cpu_0|Equal2~7_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~3_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_crst~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_crst~0 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_crst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[28]~77_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [28]));

// Location: LCFF_X17_Y8_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[27]~78_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [27]));

// Location: LCFF_X17_Y10_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[21]~83_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [21]));

// Location: LCFF_X19_Y5_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[20]~84_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [20]));

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[28]~45 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[28]~30_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~45 .lut_mask = 16'hF588;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[28]~46 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[28]~46_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout  & (\qlab5_cpu|the_cpu_0|Add1~56_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout  & ((\qlab5_cpu|the_cpu_0|Add2~56_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_result[28]~45_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~56_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~56_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[28]~46_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~46 .lut_mask = 16'hD9C8;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[27]~47 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[27]~31_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~47 .lut_mask = 16'hCFA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[27]~48 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[27]~48_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout  & ((\qlab5_cpu|the_cpu_0|Add1~54_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout  & (\qlab5_cpu|the_cpu_0|Add2~54_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add2~54_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[27]~47_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~54_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~48 .lut_mask = 16'hF4A4;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[25]~51 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]) # ((!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout  & \qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[25]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~51 .lut_mask = 16'hD8AA;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[23]~55 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_shift_rot_result [23])) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_shift_rot_result [23]),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[23]~17_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~55 .lut_mask = 16'hE6A2;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[21]~60 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_shift_rot_result [21])) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_shift_rot_result [21]),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[21]~26_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~60 .lut_mask = 16'hE6A2;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[21]~61 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[21]~61_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ) # ((\qlab5_cpu|the_cpu_0|Add1~42_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|Add2~42_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_result[21]~60_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~42_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~42_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[21]~61_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~61 .lut_mask = 16'hBA98;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[20]~62 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|Add1~40_combout ))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|Add2~40_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~40_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~40_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~62 .lut_mask = 16'hDC98;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[20]~63 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[20]~63_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [20])) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [20]),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[20]~19_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[20]~62_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[20]~63_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~63 .lut_mask = 16'hDDA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [29])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [27])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [24])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [22])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [24]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [21]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[28]~77 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[28]~77_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[28]~46_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[28]~46_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~77 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[27]~78 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[27]~78_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[27]~48_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[27]~48_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~78 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[21]~83 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[21]~83_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[21]~61_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[21]~61_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~83 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[20]~84 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[20]~84_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[20]~63_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[20]~63_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[20]~84_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~84 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[20]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[8]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[8]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[8]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[8]~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[8]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|F_pc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder_combout  = \qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|R_compare_op[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7_combout  = (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1] & (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1] & (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6 ))
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8  = CARRY((!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1] & !\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6 ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[0]~6 ),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7_combout ),
	.cout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [5] & (!\qlab5_cpu|the_cpu_0|D_iw [2] & (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & !\qlab5_cpu|the_cpu_0|D_iw [0])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0 .lut_mask = 16'h0010;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[24]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[24]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[24]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[25]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[25]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout 

	.dataa(\qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[25]~feeder .lut_mask = 16'hAAAA;
defparam \qlab5_cpu|the_cpu_0|d_writedata[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[5]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[5]~10_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|D_iw [11]))) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[5]~10 .lut_mask = 16'h3210;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder (
// Equation(s):
// \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder .lut_mask = 16'hFFFF;
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_n));
// synopsys translate_off
defparam \reset_n~I .input_async_reset = "none";
defparam \reset_n~I .input_power_up = "low";
defparam \reset_n~I .input_register_mode = "none";
defparam \reset_n~I .input_sync_reset = "none";
defparam \reset_n~I .oe_async_reset = "none";
defparam \reset_n~I .oe_power_up = "low";
defparam \reset_n~I .oe_register_mode = "none";
defparam \reset_n~I .oe_sync_reset = "none";
defparam \reset_n~I .operation_mode = "input";
defparam \reset_n~I .output_async_reset = "none";
defparam \reset_n~I .output_power_up = "low";
defparam \reset_n~I .output_register_mode = "none";
defparam \reset_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y7_N31
cycloneii_lcell_ff \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~regout ));

// Location: LCCOMB_X27_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder (
// Equation(s):
// \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder_combout  = \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_in_d1~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y7_N17
cycloneii_lcell_ff \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ));
// synopsys translate_off
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl .clock_type = "global clock";
defparam \qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X20_Y8_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[5]~10_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [5]));

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~3_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|D_iw [1] & !\qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~3 .lut_mask = 16'h0040;
defparam \qlab5_cpu|the_cpu_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~6_combout  = (\qlab5_cpu|the_cpu_0|D_iw [5] & (\qlab5_cpu|the_cpu_0|Equal2~3_combout  & \qlab5_cpu|the_cpu_0|D_iw [3]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~6 .lut_mask = 16'hA000;
defparam \qlab5_cpu|the_cpu_0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_logic_op[1]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_logic_op[1]~0_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout ) # ((\qlab5_cpu|the_cpu_0|Equal2~6_combout  & (\qlab5_cpu|the_cpu_0|D_iw [15])) # (!\qlab5_cpu|the_cpu_0|Equal2~6_combout  & ((\qlab5_cpu|the_cpu_0|D_iw 
// [4]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_logic_op[1]~0 .lut_mask = 16'hFFB8;
defparam \qlab5_cpu|the_cpu_0|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_logic_op[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_logic_op[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_logic_op [1]));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[5]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [5] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [5] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [5] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [5] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src2 [5] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [5]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [5]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[5]~9 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [2] & (\qlab5_cpu|the_cpu_0|D_iw [1] & !\qlab5_cpu|the_cpu_0|D_iw [0]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0 .lut_mask = 16'h00C0;
defparam \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout  = (\qlab5_cpu|the_cpu_0|D_iw [3] & !\qlab5_cpu|the_cpu_0|D_iw [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1 .lut_mask = 16'h00F0;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~2_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [4] & (!\qlab5_cpu|the_cpu_0|D_iw [1] & !\qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~2 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_cpu_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2_combout  = (\qlab5_cpu|the_cpu_0|Equal2~2_combout ) # ((\qlab5_cpu|the_cpu_0|Equal101~0_combout  & (\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout  & \qlab5_cpu|the_cpu_0|Equal2~3_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0_combout ) # ((\qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2_combout  & \qlab5_cpu|the_cpu_0|D_iw [5])))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3 .lut_mask = 16'hFEEE;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_br_cmp (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ));

// Location: LCCOMB_X17_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[1]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[1]~15_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [1]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[1]~15 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[2]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[2]~14_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [2]))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[2]~14 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[3]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [3] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src1 [3] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [3] & 
// ((\qlab5_cpu|the_cpu_0|E_src1 [3] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src1 [3] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [3]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[3]~11 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[3]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[3]~1_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout ))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|F_pc[1]~1_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|F_pc[1]~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[3]~11_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[3]~1 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[4]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[4]~12_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [4] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[4]~12 .lut_mask = 16'h000A;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[5]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[5]~11_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [5] & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [5]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[5]~11 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[6]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[6]~10_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [6] & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [6]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[6]~10 .lut_mask = 16'h000A;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[7]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [7] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [7] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [7] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [7] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [7] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|R_logic_op [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [7]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [7]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[7]~7 .lut_mask = 16'h6E81;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[7]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[7]~9_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[5]~7_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[7]~7_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[5]~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[7]~9 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [9])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [7])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [9]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [7]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_new_inst~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_new_inst~feeder_combout  = \qlab5_cpu|the_cpu_0|R_valid~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_new_inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_new_inst~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|E_new_inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_new_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_new_inst~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_new_inst~regout ));

// Location: LCFF_X20_Y5_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[8]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [8]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]));

// Location: LCCOMB_X20_Y5_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [6]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [6]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_read_nxt (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_read_nxt~combout  = (\qlab5_cpu|the_cpu_0|E_new_inst~regout  & ((\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ) # ((\qlab5_cpu|the_cpu_0|d_read~regout  & !\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout )))) # 
// (!\qlab5_cpu|the_cpu_0|E_new_inst~regout  & (((\qlab5_cpu|the_cpu_0|d_read~regout  & !\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ),
	.datac(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_read_nxt .lut_mask = 16'h88F8;
defparam \qlab5_cpu|the_cpu_0|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_read (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_cpu_0|d_read_nxt~combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_read~regout ));

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [12] & (!\qlab5_cpu|the_cpu_0|D_iw [13] & \qlab5_cpu|the_cpu_0|Equal2~6_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0 .lut_mask = 16'h0A00;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_shift_rot (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ));

// Location: LCCOMB_X20_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~8_combout  = (\qlab5_cpu|the_cpu_0|D_iw [12] & !\qlab5_cpu|the_cpu_0|D_iw [11])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~8 .lut_mask = 16'h0C0C;
defparam \qlab5_cpu|the_cpu_0|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~9_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [4] & (!\qlab5_cpu|the_cpu_0|D_iw [1] & \qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~9 .lut_mask = 16'h0100;
defparam \qlab5_cpu|the_cpu_0|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~10_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [2] & (!\qlab5_cpu|the_cpu_0|D_iw [1] & \qlab5_cpu|the_cpu_0|D_iw [4])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~10 .lut_mask = 16'h0400;
defparam \qlab5_cpu|the_cpu_0|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_logic~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_logic~0_combout  = (!\qlab5_cpu|the_cpu_0|Equal2~10_combout  & ((!\qlab5_cpu|the_cpu_0|Equal2~9_combout ) # (!\qlab5_cpu|the_cpu_0|D_iw [3])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~9_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~10_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_logic~0 .lut_mask = 16'h005F;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_logic (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_logic~combout  = ((\qlab5_cpu|the_cpu_0|Equal2~7_combout  & (!\qlab5_cpu|the_cpu_0|D_iw [16] & \qlab5_cpu|the_cpu_0|Equal2~8_combout ))) # (!\qlab5_cpu|the_cpu_0|D_ctrl_logic~0_combout )

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~8_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_logic~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_logic .lut_mask = 16'h20FF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_logic (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_logic~combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ));

// Location: LCCOMB_X20_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[17]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[17]~14 .lut_mask = 16'hFFCC;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_valid~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_valid~0_combout  = (\qlab5_cpu|the_cpu_0|R_valid~regout ) # (\qlab5_cpu|the_cpu_0|E_stall~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_stall~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_valid~0 .lut_mask = 16'hFFF0;
defparam \qlab5_cpu|the_cpu_0|E_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_valid~regout ));

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~11_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [1] & (\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [2] & !\qlab5_cpu|the_cpu_0|D_iw [4])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~11 .lut_mask = 16'h0040;
defparam \qlab5_cpu|the_cpu_0|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_use_imm~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_use_imm~0_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout  & (((\qlab5_cpu|the_cpu_0|R_valid~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout )) # (!\qlab5_cpu|the_cpu_0|D_iw [11]))) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout  & (((\qlab5_cpu|the_cpu_0|R_valid~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_use_imm~0 .lut_mask = 16'hF222;
defparam \qlab5_cpu|the_cpu_0|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [1]) # ((\qlab5_cpu|the_cpu_0|D_iw [5] & (!\qlab5_cpu|the_cpu_0|D_iw [3] & !\qlab5_cpu|the_cpu_0|D_iw [4])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0 .lut_mask = 16'hCCCE;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  = (\qlab5_cpu|the_cpu_0|D_iw [0] & (((\qlab5_cpu|the_cpu_0|D_iw [1])) # (!\qlab5_cpu|the_cpu_0|D_iw [2]))) # (!\qlab5_cpu|the_cpu_0|D_iw [0] & ((\qlab5_cpu|the_cpu_0|D_iw [2] & 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0_combout )) # (!\qlab5_cpu|the_cpu_0|D_iw [2] & ((!\qlab5_cpu|the_cpu_0|D_iw [1])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1 .lut_mask = 16'hAE37;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_use_imm~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_use_imm~1_combout  = (\qlab5_cpu|the_cpu_0|Equal2~12_combout ) # ((\qlab5_cpu|the_cpu_0|Equal2~11_combout ) # ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~0_combout ) # (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~12_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~11_combout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_use_imm~1 .lut_mask = 16'hFFFE;
defparam \qlab5_cpu|the_cpu_0|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_src2_use_imm (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_use_imm~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ));

// Location: LCCOMB_X14_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_rshift8~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  = (!\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_rshift8~1 .lut_mask = 16'h0FFF;
defparam \qlab5_cpu|the_cpu_0|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20 .lut_mask = 16'h0C04;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [3] & (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// \qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [3]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~20_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0 .lut_mask = 16'hFF0F;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[3]~29_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [3]));

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2 .lut_mask = 16'h0F05;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0_combout  = (!\qlab5_cpu|the_cpu_0|i_read~regout  & 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout  & ((!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]),
	.datab(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0 .lut_mask = 16'h0103;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N15
cycloneii_lcell_ff \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ));

// Location: LCCOMB_X19_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout  & ((\qlab5_cpu|the_cpu_0|i_read~regout ) # 
// ((\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]) # (\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1 .lut_mask = 16'hFE00;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [10]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [8]))

	.dataa(\qlab5_cpu|the_cpu_0|F_pc [8]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [10]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8 .lut_mask = 16'hF0AA;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [20])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [18])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [20]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_ctrl_br~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_ctrl_br~feeder_combout  = \qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_ctrl_br~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_ctrl_br~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|R_ctrl_br~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_br (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_ctrl_br~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_br~regout ));

// Location: LCCOMB_X21_Y5_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_break~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [13] & (\qlab5_cpu|the_cpu_0|D_iw [16] & \qlab5_cpu|the_cpu_0|Equal2~6_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_break~0 .lut_mask = 16'hC000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [12] & (\qlab5_cpu|the_cpu_0|D_iw [14] & (\qlab5_cpu|the_cpu_0|D_iw [16] $ (\qlab5_cpu|the_cpu_0|D_iw [15]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1 .lut_mask = 16'h1020;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~7_combout  = (\qlab5_cpu|the_cpu_0|Equal2~3_combout  & (\qlab5_cpu|the_cpu_0|D_iw [5] & (\qlab5_cpu|the_cpu_0|D_iw [13] & \qlab5_cpu|the_cpu_0|D_iw [3])))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~7 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout  = (((\qlab5_cpu|the_cpu_0|D_iw [12]) # (!\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout )) # (!\qlab5_cpu|the_cpu_0|D_iw [15])) # (!\qlab5_cpu|the_cpu_0|D_iw [14])

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~8 .lut_mask = 16'hF7FF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout  = (!\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout  & (\qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout  & ((!\qlab5_cpu|the_cpu_0|Equal2~7_combout ) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3_combout  = (((\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0_combout  & \qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout )) # (!\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout )) # (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout )

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3 .lut_mask = 16'h8FFF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_retaddr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_retaddr~regout ));

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1~41 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1~41_combout  = (\qlab5_cpu|the_cpu_0|E_valid~regout  & ((\qlab5_cpu|the_cpu_0|R_ctrl_br~regout ) # ((\qlab5_cpu|the_cpu_0|R_valid~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_retaddr~regout )))) # (!\qlab5_cpu|the_cpu_0|E_valid~regout  
// & (((\qlab5_cpu|the_cpu_0|R_valid~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_retaddr~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_retaddr~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1~41 .lut_mask = 16'hF888;
defparam \qlab5_cpu|the_cpu_0|R_src1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[17]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ) # ((\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[17]~15 .lut_mask = 16'hFF0C;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[19]~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [19] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src1 [19] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [19] & 
// ((\qlab5_cpu|the_cpu_0|E_src1 [19] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src1 [19] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [19]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [19]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[19]~20 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [12] & ((\qlab5_cpu|the_cpu_0|D_iw [13]) # (\qlab5_cpu|the_cpu_0|D_iw [15])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2 .lut_mask = 16'h3322;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4_combout  = (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & (\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2_combout  & (!\qlab5_cpu|the_cpu_0|D_iw [16] & \qlab5_cpu|the_cpu_0|D_iw [11])))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~2_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4 .lut_mask = 16'h0800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [11] & !\qlab5_cpu|the_cpu_0|D_iw [16])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0 .lut_mask = 16'h00CC;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [13] & !\qlab5_cpu|the_cpu_0|D_iw [12])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~0 .lut_mask = 16'h0033;
defparam \qlab5_cpu|the_cpu_0|Equal101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~4_combout  = (\qlab5_cpu|the_cpu_0|Equal101~1_combout  & (\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout  & (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & \qlab5_cpu|the_cpu_0|Equal101~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~4 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3_combout  = (\qlab5_cpu|the_cpu_0|Equal101~6_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout ) # 
// (\qlab5_cpu|the_cpu_0|Equal101~4_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~6_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~4_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3 .lut_mask = 16'hFFFE;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_uncond_cti_non_br (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_uncond_cti_non_br~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_uncond_cti_non_br~regout ));

// Location: LCCOMB_X17_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_uncond_cti_non_br~regout ) # ((\qlab5_cpu|the_cpu_0|W_cmp_result~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_br~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_cmp_result~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_uncond_cti_non_br~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0 .lut_mask = 16'hFAF0;
defparam \qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18 .lut_mask = 16'h0C04;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [5] & (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// \qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [5]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~18_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27 .lut_mask = 16'hF8F0;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [5]));

// Location: LCCOMB_X15_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4]) # ((!\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [3]) # (!\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6 .lut_mask = 16'hF0FB;
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_byteenable[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_mem_byte_en[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_byteenable [0]));

// Location: LCCOMB_X19_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout  = ((!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1] & (!\qlab5_cpu|the_cpu_0|i_read~regout  & 
// !\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ))) # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout )

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]),
	.datab(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0 .lut_mask = 16'h01FF;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout  = (\qlab5_cpu|the_cpu_0|d_byteenable [0]) # (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|d_byteenable [0]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1 .lut_mask = 16'hFFCC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout  = (((\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ) # (\qlab5_cpu|the_cpu_0|D_iw [4])) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )) # (!\qlab5_cpu|the_cpu_0|D_iw [3])

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0 .lut_mask = 16'hFFF7;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[0]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [0]));

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[9]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [9] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [9] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [9] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [9] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [9] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|R_logic_op [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [9]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [9]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[9]~5 .lut_mask = 16'h6E81;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[9]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[9]~7_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[7]~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[9]~5_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[7]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[9]~7 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [11])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [9])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [11]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[10]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[10]~6_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [10] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [10]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[10]~6 .lut_mask = 16'h0044;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[11]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[11]~5_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [11] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [11]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[11]~5 .lut_mask = 16'h0044;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[12]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[12]~4_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [12] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [12]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[12]~4 .lut_mask = 16'h000A;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[14]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[14]~2_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [14] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [14]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[14]~2 .lut_mask = 16'h0050;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [1] & (!\qlab5_cpu|the_cpu_0|D_iw [4] & \qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~1 .lut_mask = 16'h0400;
defparam \qlab5_cpu|the_cpu_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~4_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [1] & (\qlab5_cpu|the_cpu_0|D_iw [2] & \qlab5_cpu|the_cpu_0|D_iw [4])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~4 .lut_mask = 16'h4000;
defparam \qlab5_cpu|the_cpu_0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~5_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [2] & (\qlab5_cpu|the_cpu_0|D_iw [4] & !\qlab5_cpu|the_cpu_0|D_iw [1])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~5 .lut_mask = 16'h0010;
defparam \qlab5_cpu|the_cpu_0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|Equal2~4_combout ) # (\qlab5_cpu|the_cpu_0|Equal2~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~4_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0 .lut_mask = 16'h5544;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|Equal2~1_combout ) # (\qlab5_cpu|the_cpu_0|Equal2~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2 .lut_mask = 16'hFFA8;
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [14] $ (\qlab5_cpu|the_cpu_0|D_iw [15]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_br_cmp~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0 .lut_mask = 16'h1200;
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1_combout  = (\qlab5_cpu|the_cpu_0|Equal101~0_combout  & (\qlab5_cpu|the_cpu_0|D_iw [5] & (\qlab5_cpu|the_cpu_0|Equal2~3_combout  & \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3_combout  = (\qlab5_cpu|the_cpu_0|R_valid~regout  & ((\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1_combout ) # ((!\qlab5_cpu|the_cpu_0|D_iw [5] & \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3 .lut_mask = 16'hAA20;
defparam \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout ));

// Location: LCCOMB_X13_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5 .lut_mask = 16'h3311;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [17]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~13_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [15]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4]) # ((\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [3]) # (\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5 .lut_mask = 16'hFEF0;
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_byteenable[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_mem_byte_en[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_byteenable [3]));

// Location: LCCOMB_X15_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout  = (\qlab5_cpu|the_cpu_0|d_byteenable [3]) # (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|d_byteenable [3]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4 .lut_mask = 16'hFFF0;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[31]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7])) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [15])))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[31]~4 .lut_mask = 16'hAFA0;
defparam \qlab5_cpu|the_cpu_0|d_writedata[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[31]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[31]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[31]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3 .lut_mask = 16'h0F05;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4]) # ((\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [3]) # (!\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4 .lut_mask = 16'hF8FC;
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_byteenable[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_mem_byte_en[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_byteenable [2]));

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ) # (\qlab5_cpu|the_cpu_0|d_byteenable [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|d_byteenable [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3 .lut_mask = 16'hFFF0;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[20]~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[20]~28_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [20] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [20]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[20]~28 .lut_mask = 16'h0202;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[21]~27 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[21]~27_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [21] & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [21]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[21]~27 .lut_mask = 16'h000A;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [28])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [26])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [21]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9 .lut_mask = 16'h5511;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~9_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1 .lut_mask = 16'h0F05;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[5]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [5]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [5]));

// Location: LCCOMB_X24_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y6
cycloneii_ram_block \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.portaaddrstall(gnd),
	.portbrewe(\qlab5_cpu|the_cpu_0|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|W_wr_data[31]~17_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[30]~18_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[15]~16_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[14]~2_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[13]~3_combout ,
\qlab5_cpu|the_cpu_0|W_wr_data[12]~4_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[11]~5_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[10]~6_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[9]~7_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[8]~8_combout ,
\qlab5_cpu|the_cpu_0|W_wr_data[7]~9_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[6]~10_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[5]~11_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[4]~12_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[3]~13_combout ,
\qlab5_cpu|the_cpu_0|W_wr_data[2]~14_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[1]~15_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[0]~1_combout }),
	.portaaddr({\qlab5_cpu|the_cpu_0|comb~5_combout ,\qlab5_cpu|the_cpu_0|comb~4_combout ,\qlab5_cpu|the_cpu_0|comb~3_combout ,\qlab5_cpu|the_cpu_0|comb~2_combout ,\qlab5_cpu|the_cpu_0|comb~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\qlab5_cpu|the_cpu_0|av_ld_byte3_data [7],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [6],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [6],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [5],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [4],
\qlab5_cpu|the_cpu_0|av_ld_byte1_data [3],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [2],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [1],\qlab5_cpu|the_cpu_0|av_ld_byte1_data [0],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [7],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [6],
\qlab5_cpu|the_cpu_0|av_ld_byte0_data [5],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [4],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [3],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [2],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [1],\qlab5_cpu|the_cpu_0|av_ld_byte0_data [0]}),
	.portbaddr({\qlab5_cpu|the_cpu_0|D_iw [26],\qlab5_cpu|the_cpu_0|D_iw [25],\qlab5_cpu|the_cpu_0|D_iw [24],\qlab5_cpu|the_cpu_0|D_iw [23],\qlab5_cpu|the_cpu_0|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .init_file = "cpu_0_rf_ram.mif";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 576'hEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEFEFBBFBEEF;
// synopsys translate_on

// Location: LCFF_X22_Y6_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [30]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [30]));

// Location: M4K_X23_Y13
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [30],\qlab5_cpu|the_cpu_0|d_writedata [29]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0FAAEB003FEA040105004410041C1000010010EAAAAA204110020996AAA2A80A80C00000000000044400141EAAA50110155AA188200401A2007ACABAAC00300030FAABAEAEAC0F30CC02ABAB03CC3300AAEBFFABAEAEAFC0C0000AAEAFC003303033FCCC300C3FCC0030FAAEBABAB03AA30CA8400AAEB3F3CCCC3FFABAB011104441112AB0C504440F30000003CC003CFC3CC03CC0AAEB0F33A800000880000;
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [30]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [30]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2 .lut_mask = 16'hFFA2;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [6]));

// Location: LCFF_X24_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[6]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [6]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [6]));

// Location: LCFF_X24_Y6_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[6]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [6]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [6]));

// Location: LCCOMB_X22_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[29]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]))) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [13]))

	.dataa(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[29]~2 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|d_writedata[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_write_nxt (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_write_nxt~combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_st~regout  & ((\qlab5_cpu|the_cpu_0|E_new_inst~regout ) # ((\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout  & 
// !\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout )))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_st~regout  & (((\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout  & !\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_st~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_write_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_write_nxt .lut_mask = 16'h88F8;
defparam \qlab5_cpu|the_cpu_0|d_write_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_write_nxt~combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ));

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0 (
// Equation(s):
// \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [13] & (\qlab5_cpu|the_cpu_0|W_alu_result [14] & ((\qlab5_cpu|the_cpu_0|d_read~regout ) # 
// (\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [13]),
	.datac(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0 .lut_mask = 16'h3200;
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  = (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (((!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ) # 
// (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout )) # (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout )))

	.dataa(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout ),
	.datab(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1 .lut_mask = 16'h070F;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8 .lut_mask = 16'hFFD0;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~8_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [0]));

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[27]~21 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[27]~21_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [27] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [27]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[27]~21 .lut_mask = 16'h0202;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[28]~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[28]~20_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [28] & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [28]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[28]~20 .lut_mask = 16'h000A;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [1])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[0]~44 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[0]~44_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [0] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[0]~44 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[0]~44_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [0]));

// Location: LCFF_X15_Y6_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[0]~16_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [0]));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout  & (\qlab5_cpu|the_cpu_0|D_iw [15] & !\qlab5_cpu|the_cpu_0|D_iw [16]))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1 .lut_mask = 16'h0088;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_shift_logical (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_shift_logical~regout ));

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_logical~regout  & ((\qlab5_cpu|the_cpu_0|R_ctrl_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [0])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_rot_right~regout  
// & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [31])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rot_right~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [0]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_shift_logical~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0 .lut_mask = 16'h0D08;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout ))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[31]~18_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [31]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]));

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[30]~20_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [30]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]));

// Location: LCCOMB_X17_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [28]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6 .lut_mask = 16'hFABA;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~6_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [2]));

// Location: LCCOMB_X22_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[27]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]))) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [11]))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [11]),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[27]~0 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|d_writedata[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[27]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[27]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[27]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[28]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[28]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[28]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y7
cycloneii_ram_block \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.portaaddrstall(gnd),
	.portbrewe(\qlab5_cpu|the_cpu_0|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|W_wr_data[29]~19_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[28]~20_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[27]~21_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[26]~22_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[25]~23_combout ,
\qlab5_cpu|the_cpu_0|W_wr_data[24]~24_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[23]~25_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[22]~26_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[21]~27_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[20]~28_combout ,
\qlab5_cpu|the_cpu_0|W_wr_data[19]~29_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[18]~30_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[17]~31_combout ,\qlab5_cpu|the_cpu_0|W_wr_data[16]~32_combout }),
	.portaaddr({\qlab5_cpu|the_cpu_0|comb~5_combout ,\qlab5_cpu|the_cpu_0|comb~4_combout ,\qlab5_cpu|the_cpu_0|comb~3_combout ,\qlab5_cpu|the_cpu_0|comb~2_combout ,\qlab5_cpu|the_cpu_0|comb~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\qlab5_cpu|the_cpu_0|av_ld_byte3_data [5],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [4],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [3],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [2],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [1],\qlab5_cpu|the_cpu_0|av_ld_byte3_data [0],
\qlab5_cpu|the_cpu_0|av_ld_byte2_data [7],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [6],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [5],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [4],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [3],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [2],
\qlab5_cpu|the_cpu_0|av_ld_byte2_data [1],\qlab5_cpu|the_cpu_0|av_ld_byte2_data [0]}),
	.portbaddr({\qlab5_cpu|the_cpu_0|D_iw [26],\qlab5_cpu|the_cpu_0|D_iw [25],\qlab5_cpu|the_cpu_0|D_iw [24],\qlab5_cpu|the_cpu_0|D_iw [23],\qlab5_cpu|the_cpu_0|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .init_file = "cpu_0_rf_ram.mif";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 14;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 14;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 448'h7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD7AB5EAD;
// synopsys translate_on

// Location: LCFF_X22_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[28]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [28]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [28]));

// Location: M4K_X23_Y12
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [28],\qlab5_cpu|the_cpu_0|d_writedata [27]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800FFFC02803F11471C648A812F628BADB2BB84FFFFFFB06800976DC7FFFBFE8FE8C4F3F2A0280A0A98AE8A1FFFF18886178FF1EE30A280F3003F0FFFF2800A800A0FFFF3FFF3808A03C3FFFCE02280F0FFFC00FFF3FFF0202A2A8FFFF00C8002028000228AA28003880A0FFFCFFFC80FF000A8000FFFCC082220C00FFFC021008402103FFCF1E200A08000822820880302C00C0030FFFCA080FC0AAC88C0014;
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [28]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [28]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4 .lut_mask = 16'hFFC4;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [4]));

// Location: LCFF_X21_Y10_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[27]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [27]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [27]));

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5 .lut_mask = 16'hFAF2;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [3]));

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[29]~48 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[29]~48_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [29] & ((!\qlab5_cpu|the_cpu_0|E_valid~regout ) # (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [29]),
	.datad(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[29]~48 .lut_mask = 16'h1050;
defparam \qlab5_cpu|the_cpu_0|R_src1[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[29]~48_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [29]));

// Location: LCFF_X17_Y8_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[29]~22_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [29]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]));

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[29]~43 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[29]~29_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [29]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~43 .lut_mask = 16'hCFA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[28]~49 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[28]~49_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [28] & ((!\qlab5_cpu|the_cpu_0|E_valid~regout ) # (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [28]),
	.datad(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[28]~49 .lut_mask = 16'h1050;
defparam \qlab5_cpu|the_cpu_0|R_src1[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[28]~49_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [28]));

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[26]~51 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[26]~51_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [26] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [26]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[26]~51 .lut_mask = 16'h1030;
defparam \qlab5_cpu|the_cpu_0|R_src1[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[26]~51_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [26]));

// Location: LCCOMB_X22_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[24]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[24]~1_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[24]~1 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [15] & ((!\qlab5_cpu|the_cpu_0|D_iw [14]) # (!\qlab5_cpu|the_cpu_0|D_iw [13]))) # (!\qlab5_cpu|the_cpu_0|D_iw 
// [15] & (\qlab5_cpu|the_cpu_0|D_iw [13]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1 .lut_mask = 16'h48C8;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2_combout  = (\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|D_iw [15] & (!\qlab5_cpu|the_cpu_0|D_iw [14] & \qlab5_cpu|the_cpu_0|D_iw [13])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2 .lut_mask = 16'h0800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [12] & (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & ((\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1_combout ) # (\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3 .lut_mask = 16'h5400;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~5_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [15] & \qlab5_cpu|the_cpu_0|D_iw [14])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~5 .lut_mask = 16'h3300;
defparam \qlab5_cpu|the_cpu_0|Equal101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~6_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout  & (\qlab5_cpu|the_cpu_0|Equal101~5_combout  & (\qlab5_cpu|the_cpu_0|Equal101~0_combout  & \qlab5_cpu|the_cpu_0|Equal2~6_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Equal101~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~6 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4_combout  = (!\qlab5_cpu|the_cpu_0|Equal101~6_combout  & !\qlab5_cpu|the_cpu_0|Equal101~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Equal101~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4 .lut_mask = 16'h000F;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5_combout  = (\qlab5_cpu|the_cpu_0|Equal2~14_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3_combout ) # ((!\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout ) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~4_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5 .lut_mask = 16'hEFFF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_force_src2_zero~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ));

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [5] & ((\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|Equal2~2_combout ))) # (!\qlab5_cpu|the_cpu_0|D_iw [3] & (\qlab5_cpu|the_cpu_0|Equal2~5_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~5_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 16'hC840;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [5] & ((\qlab5_cpu|the_cpu_0|Equal2~10_combout ) # ((\qlab5_cpu|the_cpu_0|D_iw [3] & \qlab5_cpu|the_cpu_0|Equal2~9_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~9_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~10_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 16'h3320;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout  & 
// !\qlab5_cpu|the_cpu_0|D_iw [11])))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_shift_logical~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hFFF2;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_unsigned_lo_imm16~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout ));

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_hi~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_hi~2_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_hi~2 .lut_mask = 16'hFFF0;
defparam \qlab5_cpu|the_cpu_0|R_src2_hi~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[24]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [24]));

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[22]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[22]~3_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[22]~3 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[22]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [22]));

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[21]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[21]~9_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[21]~9 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[21]~9_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [21]));

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[20]~57 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[20]~57_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [20] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[20]~57_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[20]~57 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[20]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[20]~57_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [20]));

// Location: LCCOMB_X18_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~38 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~38_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [19] & ((\qlab5_cpu|the_cpu_0|E_src1 [19] & (\qlab5_cpu|the_cpu_0|Add2~37  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [19] & (!\qlab5_cpu|the_cpu_0|Add2~37 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [19] & ((\qlab5_cpu|the_cpu_0|E_src1 [19] & (!\qlab5_cpu|the_cpu_0|Add2~37 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [19] & ((\qlab5_cpu|the_cpu_0|Add2~37 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~39  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [19] & (!\qlab5_cpu|the_cpu_0|E_src1 [19] & !\qlab5_cpu|the_cpu_0|Add2~37 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [19] & ((!\qlab5_cpu|the_cpu_0|Add2~37 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [19]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [19]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~37 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~38_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~39 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~38 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~44 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~44_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [22] $ (\qlab5_cpu|the_cpu_0|E_src2 [22] $ (!\qlab5_cpu|the_cpu_0|Add2~43 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~45  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [22] & ((\qlab5_cpu|the_cpu_0|E_src2 [22]) # (!\qlab5_cpu|the_cpu_0|Add2~43 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [22] & (\qlab5_cpu|the_cpu_0|E_src2 [22] & !\qlab5_cpu|the_cpu_0|Add2~43 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [22]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~43 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~44_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~45 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~44 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~46 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~46_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [23] & ((\qlab5_cpu|the_cpu_0|E_src2 [23] & (\qlab5_cpu|the_cpu_0|Add2~45  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src2 [23] & (!\qlab5_cpu|the_cpu_0|Add2~45 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [23] & ((\qlab5_cpu|the_cpu_0|E_src2 [23] & (!\qlab5_cpu|the_cpu_0|Add2~45 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [23] & ((\qlab5_cpu|the_cpu_0|Add2~45 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~47  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [23] & (!\qlab5_cpu|the_cpu_0|E_src2 [23] & !\qlab5_cpu|the_cpu_0|Add2~45 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [23] & ((!\qlab5_cpu|the_cpu_0|Add2~45 ) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [23]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [23]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~45 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~46_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~47 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~46 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~48 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~48_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [24] $ (\qlab5_cpu|the_cpu_0|E_src2 [24] $ (!\qlab5_cpu|the_cpu_0|Add2~47 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~49  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [24] & ((\qlab5_cpu|the_cpu_0|E_src2 [24]) # (!\qlab5_cpu|the_cpu_0|Add2~47 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [24] & (\qlab5_cpu|the_cpu_0|E_src2 [24] & !\qlab5_cpu|the_cpu_0|Add2~47 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [24]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~47 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~48_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~49 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~48 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~50 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~50_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [25] & ((\qlab5_cpu|the_cpu_0|E_src1 [25] & (\qlab5_cpu|the_cpu_0|Add2~49  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [25] & (!\qlab5_cpu|the_cpu_0|Add2~49 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [25] & ((\qlab5_cpu|the_cpu_0|E_src1 [25] & (!\qlab5_cpu|the_cpu_0|Add2~49 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [25] & ((\qlab5_cpu|the_cpu_0|Add2~49 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~51  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [25] & (!\qlab5_cpu|the_cpu_0|E_src1 [25] & !\qlab5_cpu|the_cpu_0|Add2~49 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [25] & ((!\qlab5_cpu|the_cpu_0|Add2~49 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [25]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [25]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~49 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~50_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~51 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~50 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~52 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~52_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [26] $ (\qlab5_cpu|the_cpu_0|E_src1 [26] $ (!\qlab5_cpu|the_cpu_0|Add2~51 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~53  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [26] & ((\qlab5_cpu|the_cpu_0|E_src1 [26]) # (!\qlab5_cpu|the_cpu_0|Add2~51 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [26] & (\qlab5_cpu|the_cpu_0|E_src1 [26] & !\qlab5_cpu|the_cpu_0|Add2~51 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [26]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~51 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~52_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~53 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~52 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~58 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~58_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [29] & ((\qlab5_cpu|the_cpu_0|E_src1 [29] & (\qlab5_cpu|the_cpu_0|Add2~57  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [29] & (!\qlab5_cpu|the_cpu_0|Add2~57 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [29] & ((\qlab5_cpu|the_cpu_0|E_src1 [29] & (!\qlab5_cpu|the_cpu_0|Add2~57 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [29] & ((\qlab5_cpu|the_cpu_0|Add2~57 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~59  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [29] & (!\qlab5_cpu|the_cpu_0|E_src1 [29] & !\qlab5_cpu|the_cpu_0|Add2~57 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [29] & ((!\qlab5_cpu|the_cpu_0|Add2~57 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [29]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [29]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~57 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~58_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~59 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~58 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[29]~44 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[29]~44_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout  & (\qlab5_cpu|the_cpu_0|Add1~58_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout  & ((\qlab5_cpu|the_cpu_0|Add2~58_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|Add1~58_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[29]~43_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~58_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~44 .lut_mask = 16'hE3E0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[29]~76 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[29]~76_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[29]~44_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[29]~44_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~76 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[29]~76_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [29]));

// Location: LCCOMB_X24_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[29]~19 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[29]~19_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [29] & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [29]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[29]~19 .lut_mask = 16'h0404;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[26]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[26]~14_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[26]~14 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[26]~14_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [26]));

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[23]~54 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[23]~54_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [23] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[23]~54 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[23]~54_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [23]));

// Location: LCCOMB_X21_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[20]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[20]~4_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[20]~4 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[20]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [10]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [20]));

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[17]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[17]~7_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[17]~7 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[7]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[7]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[7]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [7]));

// Location: LCFF_X21_Y7_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[17]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [17]));

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[16]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[16]~8_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|D_iw [21]))) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [16]))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [16]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[16]~8 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_src2[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[6]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[6]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[6]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [6]));

// Location: LCFF_X21_Y7_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[16]~8_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [16]));

// Location: LCFF_X22_Y7_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [20]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [20]));

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[14]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[14]~1_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [20])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [20]),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[14]~1 .lut_mask = 16'h4540;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[14]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [14]));

// Location: LCFF_X22_Y7_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [18]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [18]));

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[12]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[12]~3_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [18])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [18]),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[12]~3 .lut_mask = 16'h0D08;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[12]~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [12]));

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[11]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[11]~5_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [11]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [15]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[11]~5 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[9]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[9]~7_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [9]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [13]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[9]~7 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_exception~7_combout ) # ((!\qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout ) # (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_exception~7_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception .lut_mask = 16'hAFFF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_exception (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_exception~combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ));

// Location: LCCOMB_X17_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout )

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hFFAA;
defparam \qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_break~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_break~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [14] & (\qlab5_cpu|the_cpu_0|D_iw [15] & (\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout  & !\qlab5_cpu|the_cpu_0|D_iw [12])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_break~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_break~1 .lut_mask = 16'h0040;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_break (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_break~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ));

// Location: LCCOMB_X17_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout  = ((\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_break~regout )) # (!\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout )

	.dataa(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_exception~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0 .lut_mask = 16'hFFDD;
defparam \qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2_combout  = (\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout  & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout )) # 
// (!\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout  & ((\qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2 .lut_mask = 16'hEEFC;
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [3]));

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[2]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[2]~13_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [8])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2]),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[2]~13 .lut_mask = 16'h00B8;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[2]~13_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [2]));

// Location: LCCOMB_X18_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[0]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[0]~15_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [6])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0]),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[0]~15 .lut_mask = 16'h00B8;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[0]~15_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [0]));

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~0_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [0] & (\qlab5_cpu|the_cpu_0|E_src2 [0] $ (VCC))) # (!\qlab5_cpu|the_cpu_0|E_src1 [0] & (\qlab5_cpu|the_cpu_0|E_src2 [0] & VCC))
// \qlab5_cpu|the_cpu_0|Add2~1  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [0] & \qlab5_cpu|the_cpu_0|E_src2 [0]))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Add2~0_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~1 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~0 .lut_mask = 16'h6688;
defparam \qlab5_cpu|the_cpu_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~2_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [1] & (\qlab5_cpu|the_cpu_0|Add2~1  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [1] & (!\qlab5_cpu|the_cpu_0|Add2~1 )))) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [1] & (!\qlab5_cpu|the_cpu_0|Add2~1 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [1] & ((\qlab5_cpu|the_cpu_0|Add2~1 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~3  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [1] & (!\qlab5_cpu|the_cpu_0|E_src1 [1] & !\qlab5_cpu|the_cpu_0|Add2~1 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [1] & ((!\qlab5_cpu|the_cpu_0|Add2~1 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~1 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~2_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~3 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~2 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~4_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [2] $ (\qlab5_cpu|the_cpu_0|E_src2 [2] $ (!\qlab5_cpu|the_cpu_0|Add2~3 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~5  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [2] & ((\qlab5_cpu|the_cpu_0|E_src2 [2]) # (!\qlab5_cpu|the_cpu_0|Add2~3 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [2] & (\qlab5_cpu|the_cpu_0|E_src2 [2] & !\qlab5_cpu|the_cpu_0|Add2~3 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [2]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~3 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~4_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~5 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~4 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[0]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[0]~2_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~4_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~4_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Add1~4_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add2~4_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[0]~2 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|F_pc[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0_combout  = \qlab5_cpu|the_cpu_0|F_pc [0] $ (VCC)
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1  = CARRY(\qlab5_cpu|the_cpu_0|F_pc [0])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[0]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [0]));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2_combout  = (\qlab5_cpu|the_cpu_0|F_pc [1] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 )) # (!\qlab5_cpu|the_cpu_0|F_pc [1] & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 ) # (GND)))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3  = CARRY((!\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 ) # (!\qlab5_cpu|the_cpu_0|F_pc [1]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~1 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4_combout  = (\qlab5_cpu|the_cpu_0|F_pc [2] & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3  $ (GND))) # (!\qlab5_cpu|the_cpu_0|F_pc [2] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3  & VCC))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5  = CARRY((\qlab5_cpu|the_cpu_0|F_pc [2] & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3 ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~3 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout  = (\qlab5_cpu|the_cpu_0|F_pc [3] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 )) # (!\qlab5_cpu|the_cpu_0|F_pc [3] & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 ) # (GND)))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7  = CARRY((!\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 ) # (!\qlab5_cpu|the_cpu_0|F_pc [3]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~5 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8_combout  = (\qlab5_cpu|the_cpu_0|F_pc [4] & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7  $ (GND))) # (!\qlab5_cpu|the_cpu_0|F_pc [4] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7  & VCC))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9  = CARRY((\qlab5_cpu|the_cpu_0|F_pc [4] & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7 ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~7 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10_combout  = (\qlab5_cpu|the_cpu_0|F_pc [5] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 )) # (!\qlab5_cpu|the_cpu_0|F_pc [5] & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 ) # (GND)))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11  = CARRY((!\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 ) # (!\qlab5_cpu|the_cpu_0|F_pc [5]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~9 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12_combout  = (\qlab5_cpu|the_cpu_0|F_pc [6] & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11  $ (GND))) # (!\qlab5_cpu|the_cpu_0|F_pc [6] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11  & VCC))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13  = CARRY((\qlab5_cpu|the_cpu_0|F_pc [6] & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11 ))

	.dataa(\qlab5_cpu|the_cpu_0|F_pc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~11 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12 .lut_mask = 16'hA50A;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14_combout  = (\qlab5_cpu|the_cpu_0|F_pc [7] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 )) # (!\qlab5_cpu|the_cpu_0|F_pc [7] & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 ) # (GND)))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15  = CARRY((!\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 ) # (!\qlab5_cpu|the_cpu_0|F_pc [7]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~13 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y7_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[9]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [9]));

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1~40 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1~40_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1~40 .lut_mask = 16'h0FFF;
defparam \qlab5_cpu|the_cpu_0|R_src1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[2]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[2]~2_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [2]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [6]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [6]),
	.datab(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[2]~2 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_src1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[2]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [2]));

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~0_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [0] & ((GND) # (!\qlab5_cpu|the_cpu_0|E_src2 [0]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [0] & (\qlab5_cpu|the_cpu_0|E_src2 [0] $ (GND)))
// \qlab5_cpu|the_cpu_0|Add1~1  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [0]) # (!\qlab5_cpu|the_cpu_0|E_src2 [0]))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Add1~0_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~1 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~0 .lut_mask = 16'h66BB;
defparam \qlab5_cpu|the_cpu_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~2_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [1] & (!\qlab5_cpu|the_cpu_0|Add1~1 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [1] & (\qlab5_cpu|the_cpu_0|Add1~1  & VCC)))) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [1] & ((\qlab5_cpu|the_cpu_0|Add1~1 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [1] & (!\qlab5_cpu|the_cpu_0|Add1~1 ))))
// \qlab5_cpu|the_cpu_0|Add1~3  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [1] & (\qlab5_cpu|the_cpu_0|E_src2 [1] & !\qlab5_cpu|the_cpu_0|Add1~1 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [1]) # (!\qlab5_cpu|the_cpu_0|Add1~1 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~1 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~2_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~3 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~2 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~6_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [3] & ((\qlab5_cpu|the_cpu_0|E_src1 [3] & (!\qlab5_cpu|the_cpu_0|Add1~5 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [3] & ((\qlab5_cpu|the_cpu_0|Add1~5 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [3] & ((\qlab5_cpu|the_cpu_0|E_src1 [3] & (\qlab5_cpu|the_cpu_0|Add1~5  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [3] & (!\qlab5_cpu|the_cpu_0|Add1~5 ))))
// \qlab5_cpu|the_cpu_0|Add1~7  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [3] & ((!\qlab5_cpu|the_cpu_0|Add1~5 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [3]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [3] & (!\qlab5_cpu|the_cpu_0|E_src1 [3] & !\qlab5_cpu|the_cpu_0|Add1~5 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~5 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~6_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~7 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~6 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~8_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [4] $ (\qlab5_cpu|the_cpu_0|E_src2 [4] $ (\qlab5_cpu|the_cpu_0|Add1~7 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~9  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [4] & ((!\qlab5_cpu|the_cpu_0|Add1~7 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [4]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [4] & (!\qlab5_cpu|the_cpu_0|E_src2 [4] & !\qlab5_cpu|the_cpu_0|Add1~7 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [4]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~7 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~8_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~9 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~8 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~10_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [5] & ((\qlab5_cpu|the_cpu_0|E_src2 [5] & (!\qlab5_cpu|the_cpu_0|Add1~9 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [5] & (\qlab5_cpu|the_cpu_0|Add1~9  & VCC)))) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [5] & ((\qlab5_cpu|the_cpu_0|E_src2 [5] & ((\qlab5_cpu|the_cpu_0|Add1~9 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [5] & (!\qlab5_cpu|the_cpu_0|Add1~9 ))))
// \qlab5_cpu|the_cpu_0|Add1~11  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [5] & (\qlab5_cpu|the_cpu_0|E_src2 [5] & !\qlab5_cpu|the_cpu_0|Add1~9 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [5] & ((\qlab5_cpu|the_cpu_0|E_src2 [5]) # (!\qlab5_cpu|the_cpu_0|Add1~9 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [5]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~9 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~10_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~11 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~10 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~12_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [6] $ (\qlab5_cpu|the_cpu_0|E_src1 [6] $ (\qlab5_cpu|the_cpu_0|Add1~11 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~13  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [6] & (\qlab5_cpu|the_cpu_0|E_src1 [6] & !\qlab5_cpu|the_cpu_0|Add1~11 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [6] & ((\qlab5_cpu|the_cpu_0|E_src1 [6]) # (!\qlab5_cpu|the_cpu_0|Add1~11 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [6]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~11 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~12_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~13 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~12 .lut_mask = 16'h964D;
defparam \qlab5_cpu|the_cpu_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~14_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [7] & ((\qlab5_cpu|the_cpu_0|E_src2 [7] & (!\qlab5_cpu|the_cpu_0|Add1~13 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [7] & (\qlab5_cpu|the_cpu_0|Add1~13  & VCC)))) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [7] & ((\qlab5_cpu|the_cpu_0|E_src2 [7] & ((\qlab5_cpu|the_cpu_0|Add1~13 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [7] & (!\qlab5_cpu|the_cpu_0|Add1~13 ))))
// \qlab5_cpu|the_cpu_0|Add1~15  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [7] & (\qlab5_cpu|the_cpu_0|E_src2 [7] & !\qlab5_cpu|the_cpu_0|Add1~13 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [7] & ((\qlab5_cpu|the_cpu_0|E_src2 [7]) # (!\qlab5_cpu|the_cpu_0|Add1~13 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [7]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~13 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~14_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~15 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~14 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~16_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [8] $ (\qlab5_cpu|the_cpu_0|E_src2 [8] $ (\qlab5_cpu|the_cpu_0|Add1~15 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~17  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [8] & ((!\qlab5_cpu|the_cpu_0|Add1~15 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [8]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [8] & (!\qlab5_cpu|the_cpu_0|E_src2 [8] & !\qlab5_cpu|the_cpu_0|Add1~15 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [8]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~15 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~16_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~17 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~16 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~18_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [9] & ((\qlab5_cpu|the_cpu_0|E_src1 [9] & (!\qlab5_cpu|the_cpu_0|Add1~17 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [9] & ((\qlab5_cpu|the_cpu_0|Add1~17 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [9] & ((\qlab5_cpu|the_cpu_0|E_src1 [9] & (\qlab5_cpu|the_cpu_0|Add1~17  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [9] & (!\qlab5_cpu|the_cpu_0|Add1~17 ))))
// \qlab5_cpu|the_cpu_0|Add1~19  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [9] & ((!\qlab5_cpu|the_cpu_0|Add1~17 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [9]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [9] & (!\qlab5_cpu|the_cpu_0|E_src1 [9] & !\qlab5_cpu|the_cpu_0|Add1~17 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [9]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~17 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~18_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~19 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~18 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~20_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [10] $ (\qlab5_cpu|the_cpu_0|E_src1 [10] $ (\qlab5_cpu|the_cpu_0|Add1~19 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~21  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [10] & (\qlab5_cpu|the_cpu_0|E_src1 [10] & !\qlab5_cpu|the_cpu_0|Add1~19 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [10] & ((\qlab5_cpu|the_cpu_0|E_src1 [10]) # (!\qlab5_cpu|the_cpu_0|Add1~19 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [10]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~19 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~20_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~21 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~20 .lut_mask = 16'h964D;
defparam \qlab5_cpu|the_cpu_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~22_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [11] & ((\qlab5_cpu|the_cpu_0|E_src1 [11] & (!\qlab5_cpu|the_cpu_0|Add1~21 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [11] & ((\qlab5_cpu|the_cpu_0|Add1~21 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [11] & ((\qlab5_cpu|the_cpu_0|E_src1 [11] & (\qlab5_cpu|the_cpu_0|Add1~21  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [11] & (!\qlab5_cpu|the_cpu_0|Add1~21 ))))
// \qlab5_cpu|the_cpu_0|Add1~23  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [11] & ((!\qlab5_cpu|the_cpu_0|Add1~21 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [11]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [11] & (!\qlab5_cpu|the_cpu_0|E_src1 [11] & !\qlab5_cpu|the_cpu_0|Add1~21 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [11]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~21 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~22_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~23 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~22 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[6]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[6]~9_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [12])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6]),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[6]~9 .lut_mask = 16'h00D8;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[6]~9_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [6]));

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[3]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[3]~12_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [9])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [9]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[3]~12 .lut_mask = 16'h2320;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[3]~12_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [3]));

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~6_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [3] & ((\qlab5_cpu|the_cpu_0|E_src2 [3] & (\qlab5_cpu|the_cpu_0|Add2~5  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src2 [3] & (!\qlab5_cpu|the_cpu_0|Add2~5 )))) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [3] & ((\qlab5_cpu|the_cpu_0|E_src2 [3] & (!\qlab5_cpu|the_cpu_0|Add2~5 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [3] & ((\qlab5_cpu|the_cpu_0|Add2~5 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~7  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [3] & (!\qlab5_cpu|the_cpu_0|E_src2 [3] & !\qlab5_cpu|the_cpu_0|Add2~5 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [3] & ((!\qlab5_cpu|the_cpu_0|Add2~5 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [3]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~5 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~6_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~7 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~6 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~10_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [5] & ((\qlab5_cpu|the_cpu_0|E_src1 [5] & (\qlab5_cpu|the_cpu_0|Add2~9  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [5] & (!\qlab5_cpu|the_cpu_0|Add2~9 )))) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [5] & ((\qlab5_cpu|the_cpu_0|E_src1 [5] & (!\qlab5_cpu|the_cpu_0|Add2~9 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [5] & ((\qlab5_cpu|the_cpu_0|Add2~9 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~11  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [5] & (!\qlab5_cpu|the_cpu_0|E_src1 [5] & !\qlab5_cpu|the_cpu_0|Add2~9 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [5] & ((!\qlab5_cpu|the_cpu_0|Add2~9 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [5]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [5]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~9 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~10_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~11 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~10 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~16_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [8] $ (\qlab5_cpu|the_cpu_0|E_src1 [8] $ (!\qlab5_cpu|the_cpu_0|Add2~15 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~17  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [8] & ((\qlab5_cpu|the_cpu_0|E_src1 [8]) # (!\qlab5_cpu|the_cpu_0|Add2~15 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [8] & (\qlab5_cpu|the_cpu_0|E_src1 [8] & !\qlab5_cpu|the_cpu_0|Add2~15 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [8]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~15 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~16_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~17 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~16 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~18_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [9] & ((\qlab5_cpu|the_cpu_0|E_src2 [9] & (\qlab5_cpu|the_cpu_0|Add2~17  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src2 [9] & (!\qlab5_cpu|the_cpu_0|Add2~17 )))) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [9] & ((\qlab5_cpu|the_cpu_0|E_src2 [9] & (!\qlab5_cpu|the_cpu_0|Add2~17 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [9] & ((\qlab5_cpu|the_cpu_0|Add2~17 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~19  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [9] & (!\qlab5_cpu|the_cpu_0|E_src2 [9] & !\qlab5_cpu|the_cpu_0|Add2~17 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [9] & ((!\qlab5_cpu|the_cpu_0|Add2~17 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [9]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [9]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~17 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~18_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~19 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~18 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~20_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [10] $ (\qlab5_cpu|the_cpu_0|E_src2 [10] $ (!\qlab5_cpu|the_cpu_0|Add2~19 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~21  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [10] & ((\qlab5_cpu|the_cpu_0|E_src2 [10]) # (!\qlab5_cpu|the_cpu_0|Add2~19 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [10] & (\qlab5_cpu|the_cpu_0|E_src2 [10] & !\qlab5_cpu|the_cpu_0|Add2~19 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [10]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~19 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~20_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~21 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~20 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~22_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [11] & ((\qlab5_cpu|the_cpu_0|E_src1 [11] & (\qlab5_cpu|the_cpu_0|Add2~21  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [11] & (!\qlab5_cpu|the_cpu_0|Add2~21 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [11] & ((\qlab5_cpu|the_cpu_0|E_src1 [11] & (!\qlab5_cpu|the_cpu_0|Add2~21 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [11] & ((\qlab5_cpu|the_cpu_0|Add2~21 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~23  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [11] & (!\qlab5_cpu|the_cpu_0|E_src1 [11] & !\qlab5_cpu|the_cpu_0|Add2~21 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [11] & ((!\qlab5_cpu|the_cpu_0|Add2~21 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [11]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [11]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~21 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~22_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~23 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~22 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[9]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[9]~3_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~22_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~22_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~22_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~22_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[9]~3 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|F_pc[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[9]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[9]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[9]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[9]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[9]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|F_pc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[9]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [9]));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16_combout  = (\qlab5_cpu|the_cpu_0|F_pc [8] & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15  $ (GND))) # (!\qlab5_cpu|the_cpu_0|F_pc [8] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15  & VCC))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17  = CARRY((\qlab5_cpu|the_cpu_0|F_pc [8] & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15 ))

	.dataa(\qlab5_cpu|the_cpu_0|F_pc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~15 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18_combout  = (\qlab5_cpu|the_cpu_0|F_pc [9] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 )) # (!\qlab5_cpu|the_cpu_0|F_pc [9] & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 ) # (GND)))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19  = CARRY((!\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 ) # (!\qlab5_cpu|the_cpu_0|F_pc [9]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~17 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y7_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[11]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~18_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [11]));

// Location: LCCOMB_X19_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~24_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [12] $ (\qlab5_cpu|the_cpu_0|E_src2 [12] $ (\qlab5_cpu|the_cpu_0|Add1~23 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~25  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [12] & ((!\qlab5_cpu|the_cpu_0|Add1~23 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [12]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [12] & (!\qlab5_cpu|the_cpu_0|E_src2 [12] & !\qlab5_cpu|the_cpu_0|Add1~23 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [12]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~23 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~24_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~25 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~24 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~28_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [14] $ (\qlab5_cpu|the_cpu_0|E_src2 [14] $ (\qlab5_cpu|the_cpu_0|Add1~27 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~29  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [14] & ((!\qlab5_cpu|the_cpu_0|Add1~27 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [14]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [14] & (!\qlab5_cpu|the_cpu_0|E_src2 [14] & !\qlab5_cpu|the_cpu_0|Add1~27 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [14]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~27 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~28_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~29 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~28 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~30_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [15] & ((\qlab5_cpu|the_cpu_0|E_src2 [15] & (!\qlab5_cpu|the_cpu_0|Add1~29 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [15] & (\qlab5_cpu|the_cpu_0|Add1~29  & VCC)))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [15] & ((\qlab5_cpu|the_cpu_0|E_src2 [15] & ((\qlab5_cpu|the_cpu_0|Add1~29 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [15] & (!\qlab5_cpu|the_cpu_0|Add1~29 ))))
// \qlab5_cpu|the_cpu_0|Add1~31  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [15] & (\qlab5_cpu|the_cpu_0|E_src2 [15] & !\qlab5_cpu|the_cpu_0|Add1~29 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [15] & ((\qlab5_cpu|the_cpu_0|E_src2 [15]) # (!\qlab5_cpu|the_cpu_0|Add1~29 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [15]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~29 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~30_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~31 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~30 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~32 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~32_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [16] $ (\qlab5_cpu|the_cpu_0|E_src2 [16] $ (\qlab5_cpu|the_cpu_0|Add1~31 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~33  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [16] & ((!\qlab5_cpu|the_cpu_0|Add1~31 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [16]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [16] & (!\qlab5_cpu|the_cpu_0|E_src2 [16] & !\qlab5_cpu|the_cpu_0|Add1~31 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [16]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~31 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~32_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~33 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~32 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~34 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~34_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [17] & ((\qlab5_cpu|the_cpu_0|E_src2 [17] & (!\qlab5_cpu|the_cpu_0|Add1~33 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [17] & (\qlab5_cpu|the_cpu_0|Add1~33  & VCC)))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [17] & ((\qlab5_cpu|the_cpu_0|E_src2 [17] & ((\qlab5_cpu|the_cpu_0|Add1~33 ) # (GND))) # (!\qlab5_cpu|the_cpu_0|E_src2 [17] & (!\qlab5_cpu|the_cpu_0|Add1~33 ))))
// \qlab5_cpu|the_cpu_0|Add1~35  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [17] & (\qlab5_cpu|the_cpu_0|E_src2 [17] & !\qlab5_cpu|the_cpu_0|Add1~33 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [17] & ((\qlab5_cpu|the_cpu_0|E_src2 [17]) # (!\qlab5_cpu|the_cpu_0|Add1~33 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [17]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~33 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~34_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~35 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~34 .lut_mask = 16'h694D;
defparam \qlab5_cpu|the_cpu_0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~36 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~36_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [18] $ (\qlab5_cpu|the_cpu_0|E_src1 [18] $ (\qlab5_cpu|the_cpu_0|Add1~35 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~37  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [18] & (\qlab5_cpu|the_cpu_0|E_src1 [18] & !\qlab5_cpu|the_cpu_0|Add1~35 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [18] & ((\qlab5_cpu|the_cpu_0|E_src1 [18]) # (!\qlab5_cpu|the_cpu_0|Add1~35 ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [18]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~35 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~36_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~37 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~36 .lut_mask = 16'h964D;
defparam \qlab5_cpu|the_cpu_0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~38 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~38_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [19] & ((\qlab5_cpu|the_cpu_0|E_src1 [19] & (!\qlab5_cpu|the_cpu_0|Add1~37 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [19] & ((\qlab5_cpu|the_cpu_0|Add1~37 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [19] & ((\qlab5_cpu|the_cpu_0|E_src1 [19] & (\qlab5_cpu|the_cpu_0|Add1~37  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [19] & (!\qlab5_cpu|the_cpu_0|Add1~37 ))))
// \qlab5_cpu|the_cpu_0|Add1~39  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [19] & ((!\qlab5_cpu|the_cpu_0|Add1~37 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [19]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [19] & (!\qlab5_cpu|the_cpu_0|E_src1 [19] & !\qlab5_cpu|the_cpu_0|Add1~37 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [19]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~37 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~38_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~39 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~38 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~44 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~44_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [22] $ (\qlab5_cpu|the_cpu_0|E_src2 [22] $ (\qlab5_cpu|the_cpu_0|Add1~43 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~45  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [22] & ((!\qlab5_cpu|the_cpu_0|Add1~43 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [22]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [22] & (!\qlab5_cpu|the_cpu_0|E_src2 [22] & !\qlab5_cpu|the_cpu_0|Add1~43 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [22]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~43 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~44_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~45 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~44 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~46 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~46_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [23] & ((\qlab5_cpu|the_cpu_0|E_src1 [23] & (!\qlab5_cpu|the_cpu_0|Add1~45 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [23] & ((\qlab5_cpu|the_cpu_0|Add1~45 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [23] & ((\qlab5_cpu|the_cpu_0|E_src1 [23] & (\qlab5_cpu|the_cpu_0|Add1~45  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [23] & (!\qlab5_cpu|the_cpu_0|Add1~45 ))))
// \qlab5_cpu|the_cpu_0|Add1~47  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [23] & ((!\qlab5_cpu|the_cpu_0|Add1~45 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [23]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [23] & (!\qlab5_cpu|the_cpu_0|E_src1 [23] & !\qlab5_cpu|the_cpu_0|Add1~45 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [23]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~45 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~46_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~47 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~46 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~48 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~48_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [24] $ (\qlab5_cpu|the_cpu_0|E_src2 [24] $ (\qlab5_cpu|the_cpu_0|Add1~47 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~49  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [24] & ((!\qlab5_cpu|the_cpu_0|Add1~47 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [24]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [24] & (!\qlab5_cpu|the_cpu_0|E_src2 [24] & !\qlab5_cpu|the_cpu_0|Add1~47 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [24]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~47 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~48_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~49 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~48 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~50 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~50_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [25] & ((\qlab5_cpu|the_cpu_0|E_src1 [25] & (!\qlab5_cpu|the_cpu_0|Add1~49 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [25] & ((\qlab5_cpu|the_cpu_0|Add1~49 ) # (GND))))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [25] & ((\qlab5_cpu|the_cpu_0|E_src1 [25] & (\qlab5_cpu|the_cpu_0|Add1~49  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [25] & (!\qlab5_cpu|the_cpu_0|Add1~49 ))))
// \qlab5_cpu|the_cpu_0|Add1~51  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [25] & ((!\qlab5_cpu|the_cpu_0|Add1~49 ) # (!\qlab5_cpu|the_cpu_0|E_src1 [25]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [25] & (!\qlab5_cpu|the_cpu_0|E_src1 [25] & !\qlab5_cpu|the_cpu_0|Add1~49 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [25]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~49 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~50_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~51 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~50 .lut_mask = 16'h692B;
defparam \qlab5_cpu|the_cpu_0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add1~52 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add1~52_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [26] $ (\qlab5_cpu|the_cpu_0|E_src2 [26] $ (\qlab5_cpu|the_cpu_0|Add1~51 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add1~53  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [26] & ((!\qlab5_cpu|the_cpu_0|Add1~51 ) # (!\qlab5_cpu|the_cpu_0|E_src2 [26]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [26] & (!\qlab5_cpu|the_cpu_0|E_src2 [26] & !\qlab5_cpu|the_cpu_0|Add1~51 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [26]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add1~51 ),
	.combout(\qlab5_cpu|the_cpu_0|Add1~52_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add1~53 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add1~52 .lut_mask = 16'h962B;
defparam \qlab5_cpu|the_cpu_0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[26]~49 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[26]~32_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~49 .lut_mask = 16'hCFA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[26]~50 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[26]~50_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout  & (\qlab5_cpu|the_cpu_0|Add1~52_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout  & ((\qlab5_cpu|the_cpu_0|Add2~52_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add1~52_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[26]~49_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~52_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~50 .lut_mask = 16'hE5E0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[26]~79 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[26]~79_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[26]~50_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[26]~50_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~79 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[26]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[26]~79_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [26]));

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[26]~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[26]~22_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [26] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [26]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[26]~22 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[25]~52 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[25]~52_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [25] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[25]~52 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[25]~52_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [25]));

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[25]~52 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[25]~52_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ) # ((\qlab5_cpu|the_cpu_0|Add1~50_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|Add2~50_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_result[25]~51_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~50_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~50_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~52 .lut_mask = 16'hBA98;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[25]~80 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[25]~80_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[25]~52_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[25]~52_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~80 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[25]~80_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [25]));

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[25]~23 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[25]~23_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [25] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [25]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[25]~23 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [29]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [29]));

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [29]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3 .lut_mask = 16'hFAF2;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [5]));

// Location: LCFF_X24_Y7_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[5]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [5]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [5]));

// Location: LCCOMB_X24_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[22]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[22]~5_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [22]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [6]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[22]~5 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_st_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[22]~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [22]));

// Location: M4K_X23_Y8
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [22],\qlab5_cpu|the_cpu_0|d_writedata [18]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C450B21005543511600015454711251061903D822222205A50442200088A08100C014080151404113188D590222260E50014A280030400083110840C82448104810502C8432250D5445A42C89435511690B215D0C84322550500400B225504116F05154541104554D049150B210C89010B104200000B215D146641DD0C89002800A002802C516C1114510000011448495745C4094420B2145110D0C2E40A000A;
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [18]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12 .lut_mask = 16'h3311;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~12_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[2]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [2]));

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[27]~50 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[27]~50_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [27] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[27]~50 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|R_src1[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[27]~50_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [27]));

// Location: LCFF_X17_Y8_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[27]~24_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [27]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]));

// Location: LCCOMB_X17_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[26]~25_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [26]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]));

// Location: LCCOMB_X18_Y5_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [24]))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [24]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[25]~26_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [25]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]));

// Location: LCCOMB_X15_Y5_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [23]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [23]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [25]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[24]~53 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[24]~53_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [24] & ((!\qlab5_cpu|the_cpu_0|E_valid~regout ) # (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[24]~53 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[24]~53_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [24]));

// Location: LCFF_X15_Y5_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[24]~27_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [24]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [24]));

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[24]~53 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [24])) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|Add1~48_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_shift_rot_result [24]),
	.datad(\qlab5_cpu|the_cpu_0|Add1~48_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~53 .lut_mask = 16'hE6C4;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[24]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [24] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [24] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [24] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [24] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src2 [24] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [24]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [24]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[24]~16 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[24]~81 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout )))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & ((\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout 
//  & ((\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (\qlab5_cpu|the_cpu_0|Add2~48_combout  & !\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~48_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~81 .lut_mask = 16'hEE10;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[24]~54 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[24]~54_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout  & (!\qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ) # 
// (\qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout )))) # (!\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_result[24]~53_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[24]~16_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[24]~81_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~54 .lut_mask = 16'h11C8;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[24]~54_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [24]));

// Location: LCCOMB_X18_Y5_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[24]~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[24]~24_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [24] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [24]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[24]~24 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[23]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[23]~2_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[23]~2 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[23]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [23]));

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[23]~56 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[23]~56_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ) # ((\qlab5_cpu|the_cpu_0|Add1~46_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|Add2~46_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_result[23]~55_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~46_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~46_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~56 .lut_mask = 16'hBA98;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[23]~82 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[23]~82_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[23]~56_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[23]~56_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[23]~82_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~82 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[23]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[23]~82_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [23]));

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[23]~25 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[23]~25_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [23] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [23]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[23]~25 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[22]~55 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[22]~55_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [22] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[22]~55 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|R_src1[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[22]~55_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [22]));

// Location: LCCOMB_X20_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[22]~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [22] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [22]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [22] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [22]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [22]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [22]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[22]~18 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [20]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [20]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[21]~56 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[21]~56_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [21] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[21]~56 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[21]~56_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [21]));

// Location: LCFF_X15_Y5_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[21]~30_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [21]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [21]));

// Location: LCCOMB_X15_Y5_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [23])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [21])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [23]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[22]~29_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [22]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]));

// Location: LCCOMB_X17_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[22]~58 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[22]~58_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[22]~18_combout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~58 .lut_mask = 16'hAD0D;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[22]~57 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[22]~57_combout  = (!\qlab5_cpu|the_cpu_0|E_alu_result~36_combout  & ((\qlab5_cpu|the_cpu_0|Add2~44_combout ) # ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ) # (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add2~44_combout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~57 .lut_mask = 16'h5554;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[22]~59 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[22]~59_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[22]~57_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[22]~58_combout ) # ((!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & \qlab5_cpu|the_cpu_0|Add1~44_combout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_result[22]~58_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~44_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[22]~57_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~59 .lut_mask = 16'hDC00;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[22]~59_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [22]));

// Location: LCCOMB_X17_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[22]~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[22]~26_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [22] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [22]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[22]~26 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[19]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[19]~2_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [19])) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [3])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [19]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[19]~2 .lut_mask = 16'hF5A0;
defparam \qlab5_cpu|the_cpu_0|E_st_data[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[19]~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [19]));

// Location: M4K_X23_Y4
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [19],\qlab5_cpu|the_cpu_0|d_writedata [17]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DF0301CC3FC3F73C2003FC0CF33800001303020000000F008CC0022C00000000CC3E003373C0CE3030040300000020000050020336C0C40F7AC048C00413301330F00C063007CFFCCCCC0C01F3FF33330301FF0C063007E0F300C03007F0533C7437FCFC300C3FCDC530F03018C01070374D018560301FF3CCCC3FF0C015733188873320C10F4813CF35550433CD053CFC3CD03CC00301DF330F5C088C00008;
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [19]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11 .lut_mask = 16'h5511;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~11_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[3]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [3]));

// Location: LCFF_X15_Y8_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[3]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [3]));

// Location: LCFF_X25_Y6_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[31]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [31]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [31]));

// Location: M4K_X11_Y9
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [31],\qlab5_cpu|the_cpu_0|d_writedata [24]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFEAE002AFE22CA2CC801120A89108280041AAAAFFF2E81A62B8882ABF3E80B80880808044020012005111AAAF04419100EACC8220100E2002B8BAAF806300630BEFABAEAF80A208803FABE02882200FEAEBFFABAEAFA8080000FEAFA8002202023A88C20082A880070BFEAEBABE03FE318FC500FEAE2A288882BFFABE015545551556FA08140000A20000002880078A828802880FEAE0A22F800000880000;
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9 .lut_mask = 16'hFFD0;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~9_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [7]));

// Location: LCFF_X24_Y6_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[7]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [7]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [7]));

// Location: LCFF_X24_Y6_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[7]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [7]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7]));

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_fill_bit~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_fill_bit~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|av_ld_byte0_data [7])) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7]))))) # 
// (!\qlab5_cpu|the_cpu_0|D_iw [3] & (\qlab5_cpu|the_cpu_0|av_ld_byte0_data [7]))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [7]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_fill_bit~0 .lut_mask = 16'hAEA2;
defparam \qlab5_cpu|the_cpu_0|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout  & \qlab5_cpu|the_cpu_0|av_fill_bit~0_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0 .lut_mask = 16'hA000;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7 .lut_mask = 16'hFAF2;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte3_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte3_data_nxt~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [1]));

// Location: LCFF_X24_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[1]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [1]));

// Location: LCFF_X13_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[1]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [1]));

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[31]~46 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[31]~46_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [31] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[31]~46 .lut_mask = 16'h1300;
defparam \qlab5_cpu|the_cpu_0|R_src1[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[31]~46_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [31]));

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_src1[31] (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_src1 [31] = \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout  $ (\qlab5_cpu|the_cpu_0|E_src1 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_src1[31] .lut_mask = 16'h0FF0;
defparam \qlab5_cpu|the_cpu_0|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[30]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[30]~10_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[30]~10 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[30]~10_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [20]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [30]));

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[29]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[29]~11_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[29]~11 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|E_src2[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [19]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [19]));

// Location: LCFF_X20_Y10_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[29]~11_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [19]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [29]));

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[27]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[27]~13_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[27]~13 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_src2[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[27]~13_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [17]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [27]));

// Location: LCCOMB_X15_Y6_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[31]~39 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[31]~27_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~39 .lut_mask = 16'hF838;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout  & (((\qlab5_cpu|the_cpu_0|D_iw [21])))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_hi[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0 .lut_mask = 16'hF1E0;
defparam \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_hi[15]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_hi[15]~1_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout  & \qlab5_cpu|the_cpu_0|R_src2_hi[15]~0_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_hi[15]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_hi[15]~1 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_hi[15]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [31]));

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_src2[31] (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_src2 [31] = \qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout  $ (\qlab5_cpu|the_cpu_0|E_src2 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|E_invert_arith_src_msb~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_src2 [31]),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_src2[31] .lut_mask = 16'h0FF0;
defparam \qlab5_cpu|the_cpu_0|E_arith_src2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~60 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~60_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [30] $ (\qlab5_cpu|the_cpu_0|E_src2 [30] $ (!\qlab5_cpu|the_cpu_0|Add2~59 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~61  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [30] & ((\qlab5_cpu|the_cpu_0|E_src2 [30]) # (!\qlab5_cpu|the_cpu_0|Add2~59 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [30] & (\qlab5_cpu|the_cpu_0|E_src2 [30] & !\qlab5_cpu|the_cpu_0|Add2~59 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [30]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~59 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~60_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~61 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~60 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[31]~40 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[31]~40_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout  & (\qlab5_cpu|the_cpu_0|Add1~62_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout  & ((\qlab5_cpu|the_cpu_0|Add2~62_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add1~62_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[31]~39_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~62_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~40 .lut_mask = 16'hE5E0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[31]~74 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[31]~74_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (\qlab5_cpu|the_cpu_0|E_alu_result[31]~40_combout  & !\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[31]~40_combout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~74 .lut_mask = 16'h0030;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[31]~74_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [31]));

// Location: LCCOMB_X17_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[31]~17 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[31]~17_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [31] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [31]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[31]~17 .lut_mask = 16'h0050;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[30]~47 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[30]~47_combout  = (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [30] & (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [30]),
	.datad(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[30]~47 .lut_mask = 16'h0070;
defparam \qlab5_cpu|the_cpu_0|R_src1[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[30]~47_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [30]));

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[30]~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [30] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [30]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [30] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [30]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [30]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [30]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [30]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[30]~28 .lut_mask = 16'h78C1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[30]~41 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]) # ((!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout  & \qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [30]),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[30]~28_combout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~41 .lut_mask = 16'hACF0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[30]~42 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[30]~42_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout  & (\qlab5_cpu|the_cpu_0|Add1~60_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout  & ((\qlab5_cpu|the_cpu_0|Add2~60_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|Add1~60_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[30]~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~60_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~42 .lut_mask = 16'hE3E0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[30]~75 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[30]~75_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[30]~42_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[30]~42_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[30]~75_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~75 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[30]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[30]~75_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [30]));

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[30]~18 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[30]~18_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [30] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [30]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[30]~18 .lut_mask = 16'h0030;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[15]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[15]~16_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [21])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[15]~16 .lut_mask = 16'h2320;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[15]~16_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [15]));

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[15]~45 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[15]~45_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [15] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[15]~45 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[15]~45_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [15]));

// Location: LCCOMB_X18_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[15]~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [15] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src1 [15] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [15] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & (\qlab5_cpu|the_cpu_0|E_src1 [15])) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|E_src1 [15] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [15]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [15]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[15]~24 .lut_mask = 16'h68A9;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~24_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [12] $ (\qlab5_cpu|the_cpu_0|E_src1 [12] $ (!\qlab5_cpu|the_cpu_0|Add2~23 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~25  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [12] & ((\qlab5_cpu|the_cpu_0|E_src1 [12]) # (!\qlab5_cpu|the_cpu_0|Add2~23 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [12] & (\qlab5_cpu|the_cpu_0|E_src1 [12] & !\qlab5_cpu|the_cpu_0|Add2~23 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [12]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~23 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~24_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~25 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~24 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~26_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [13] & ((\qlab5_cpu|the_cpu_0|E_src1 [13] & (\qlab5_cpu|the_cpu_0|Add2~25  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [13] & (!\qlab5_cpu|the_cpu_0|Add2~25 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [13] & ((\qlab5_cpu|the_cpu_0|E_src1 [13] & (!\qlab5_cpu|the_cpu_0|Add2~25 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [13] & ((\qlab5_cpu|the_cpu_0|Add2~25 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~27  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [13] & (!\qlab5_cpu|the_cpu_0|E_src1 [13] & !\qlab5_cpu|the_cpu_0|Add2~25 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [13] & ((!\qlab5_cpu|the_cpu_0|Add2~25 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [13]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [13]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~25 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~26_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~27 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~26 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~28_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [14] $ (\qlab5_cpu|the_cpu_0|E_src1 [14] $ (!\qlab5_cpu|the_cpu_0|Add2~27 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~29  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [14] & ((\qlab5_cpu|the_cpu_0|E_src1 [14]) # (!\qlab5_cpu|the_cpu_0|Add2~27 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [14] & (\qlab5_cpu|the_cpu_0|E_src1 [14] & !\qlab5_cpu|the_cpu_0|Add2~27 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [14]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~27 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~28_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~29 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~28 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~30_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [15] & ((\qlab5_cpu|the_cpu_0|E_src2 [15] & (\qlab5_cpu|the_cpu_0|Add2~29  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src2 [15] & (!\qlab5_cpu|the_cpu_0|Add2~29 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src1 [15] & ((\qlab5_cpu|the_cpu_0|E_src2 [15] & (!\qlab5_cpu|the_cpu_0|Add2~29 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [15] & ((\qlab5_cpu|the_cpu_0|Add2~29 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~31  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [15] & (!\qlab5_cpu|the_cpu_0|E_src2 [15] & !\qlab5_cpu|the_cpu_0|Add2~29 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [15] & ((!\qlab5_cpu|the_cpu_0|Add2~29 ) # (!\qlab5_cpu|the_cpu_0|E_src2 
// [15]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [15]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~29 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~30_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~31 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~30 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[15]~37 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & 
// ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|Add2~30_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[15]~24_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~30_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~37 .lut_mask = 16'hEE50;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[16]~61 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[16]~61_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [16] & ((!\qlab5_cpu|the_cpu_0|E_valid~regout ) # (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[16]~61 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|R_src1[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[16]~61_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [16]));

// Location: LCFF_X15_Y5_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[16]~15_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [16]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]));

// Location: LCCOMB_X15_Y5_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[15]~13_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [15]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]));

// Location: LCCOMB_X17_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[15]~38 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[15]~38_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]))) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout  & (\qlab5_cpu|the_cpu_0|Add1~30_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_result[15]~37_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~30_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~38 .lut_mask = 16'hEC64;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[15]~73 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[15]~73_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[15]~38_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[15]~38_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[15]~73_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~73 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[15]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[15]~73_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [15]));

// Location: LCCOMB_X17_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[15]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[15]~16_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [15] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [15]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[15]~16 .lut_mask = 16'h0050;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[13]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[13]~3_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [13]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [17]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [17]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[13]~3 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0_combout  = (\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout  & (((!\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout  & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout  & (!\qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout ),
	.datad(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0 .lut_mask = 16'h0355;
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[11]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [11]));

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout  = (\qlab5_cpu|the_cpu_0|F_pc [10] & (\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19  $ (GND))) # (!\qlab5_cpu|the_cpu_0|F_pc [10] & (!\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19  & VCC))
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~21  = CARRY((\qlab5_cpu|the_cpu_0|F_pc [10] & !\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19 ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[9]~19 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout ),
	.cout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout  = \qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~21  $ (!\qlab5_cpu|the_cpu_0|F_pc [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc [11]),
	.cin(\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~21 ),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22 .lut_mask = 16'hF00F;
defparam \qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[13]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [13]));

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[13]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[13]~2_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [19])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [19]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[13]~2 .lut_mask = 16'h0B08;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[13]~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [13]));

// Location: LCCOMB_X20_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[13]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [13] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [13]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [13] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [13]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [13]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [13]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[13]~1 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[13]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~26_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~26_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Add1~26_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|Add2~26_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[13]~0 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[13]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[13]~3_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[13]~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[13]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[13]~3 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [15])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [13])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [15]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[14]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [14]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]));

// Location: LCCOMB_X20_Y5_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [12]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [12]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[13]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [13]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [13]));

// Location: LCCOMB_X20_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result~36 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result~36_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result~36 .lut_mask = 16'hFFF0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[13]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [13]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [13]));

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[13]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[13]~3_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [13] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[13]~3 .lut_mask = 16'h0044;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[10]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[10]~6_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [10]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [14]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[10]~6 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[10]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [10]));

// Location: LCFF_X20_Y5_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[10]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [10]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [10]));

// Location: LCCOMB_X20_Y5_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [10]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [10]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[9]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [9]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [9]));

// Location: LCFF_X21_Y9_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[9]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [9]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [9]));

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[9]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[9]~7_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [9]))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[9]~7 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[7]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[7]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [7]));

// Location: M4K_X11_Y5
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [7],\qlab5_cpu|the_cpu_0|d_writedata [6]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028C28000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000001E000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h0080E800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001432000008400000000000000000000000004030000000003000CC00000000000000000000000C000000200004000000100C0000000080008000000300000300030030000000000000000000000000000000000000000000000000000000031000C000C0000000000000300000000000140081201090000000000000000000040010004000000000440004FFF0C001303E4990033040C000000400010000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16 .lut_mask = 16'h3010;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7] & (\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  & 
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [7]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~16_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[7]~25_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [7]));

// Location: LCCOMB_X22_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[6]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[6]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[6]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [6]));

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17 .lut_mask = 16'h00C4;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [6] & (\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  & 
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [6]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~17_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[6]~26_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [6]));

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[12]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[12]~4_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [12]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [16]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[12]~4 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[12]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [12]));

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[12]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~24_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~24_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|Add2~24_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~24_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[12]~1 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1_combout  = (!\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout  & ((\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout  & (\qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout )) # 
// (!\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout  & ((\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout ),
	.datad(\qlab5_cpu|the_cpu_0|F_pc_plus_one[10]~20_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1 .lut_mask = 16'h5140;
defparam \qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc_no_crst_nxt[10]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [10]));

// Location: LCCOMB_X20_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[12]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [12] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [12]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [12] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [12]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [12]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [12]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[12]~2 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[12]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[12]~4_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[12]~2_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[12]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[12]~4 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [13]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [11]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [11]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [13]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[12]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [12]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [12]));

// Location: LCFF_X20_Y9_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[12]~4_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [12]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [12]));

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [12]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [10]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [10]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [12]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[23]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[23]~6_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [23]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [7]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[23]~6 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_st_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[23]~6_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [23]));

// Location: M4K_X23_Y10
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [23],\qlab5_cpu|the_cpu_0|d_writedata [21]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014450B21443F435514000954845B90828A890B0820A0A22DA80C6A09942AA828A8EA140A09114A629ABAAA88A20A2202808158A102B048A183000844C82400120012D02C853227AFF6CEAC2C89EBFDB3AB0B21F50C853227E8DA82A0B227FA013EB031F4D6B0AC3F4EA010D0B214C89210B10CD40000B21FFBEEECBF50C8902800A0028012C00400816FB000209BECA01EFEBC4A946A0B216FB10D0E2AAEA0000;
// synopsys translate_on

// Location: LCFF_X22_Y7_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [21]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [21]));

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src2[18]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src2[18]~6_combout  = (\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|D_iw [21]))) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [18]))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [18]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src2[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src2[18]~6 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_src2[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src2[18]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|R_src2_hi~2_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [18]));

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[17]~60 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[17]~60_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [17] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[17]~60 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[17]~60_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [17]));

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~32 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~32_combout  = ((\qlab5_cpu|the_cpu_0|E_src2 [16] $ (\qlab5_cpu|the_cpu_0|E_src1 [16] $ (!\qlab5_cpu|the_cpu_0|Add2~31 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~33  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [16] & ((\qlab5_cpu|the_cpu_0|E_src1 [16]) # (!\qlab5_cpu|the_cpu_0|Add2~31 ))) # (!\qlab5_cpu|the_cpu_0|E_src2 [16] & (\qlab5_cpu|the_cpu_0|E_src1 [16] & !\qlab5_cpu|the_cpu_0|Add2~31 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [16]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~31 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~32_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~33 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~32 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~34 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~34_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [17] & ((\qlab5_cpu|the_cpu_0|E_src1 [17] & (\qlab5_cpu|the_cpu_0|Add2~33  & VCC)) # (!\qlab5_cpu|the_cpu_0|E_src1 [17] & (!\qlab5_cpu|the_cpu_0|Add2~33 )))) # 
// (!\qlab5_cpu|the_cpu_0|E_src2 [17] & ((\qlab5_cpu|the_cpu_0|E_src1 [17] & (!\qlab5_cpu|the_cpu_0|Add2~33 )) # (!\qlab5_cpu|the_cpu_0|E_src1 [17] & ((\qlab5_cpu|the_cpu_0|Add2~33 ) # (GND)))))
// \qlab5_cpu|the_cpu_0|Add2~35  = CARRY((\qlab5_cpu|the_cpu_0|E_src2 [17] & (!\qlab5_cpu|the_cpu_0|E_src1 [17] & !\qlab5_cpu|the_cpu_0|Add2~33 )) # (!\qlab5_cpu|the_cpu_0|E_src2 [17] & ((!\qlab5_cpu|the_cpu_0|Add2~33 ) # (!\qlab5_cpu|the_cpu_0|E_src1 
// [17]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [17]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~33 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~34_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~35 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~34 .lut_mask = 16'h9617;
defparam \qlab5_cpu|the_cpu_0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Add2~36 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Add2~36_combout  = ((\qlab5_cpu|the_cpu_0|E_src1 [18] $ (\qlab5_cpu|the_cpu_0|E_src2 [18] $ (!\qlab5_cpu|the_cpu_0|Add2~35 )))) # (GND)
// \qlab5_cpu|the_cpu_0|Add2~37  = CARRY((\qlab5_cpu|the_cpu_0|E_src1 [18] & ((\qlab5_cpu|the_cpu_0|E_src2 [18]) # (!\qlab5_cpu|the_cpu_0|Add2~35 ))) # (!\qlab5_cpu|the_cpu_0|E_src1 [18] & (\qlab5_cpu|the_cpu_0|E_src2 [18] & !\qlab5_cpu|the_cpu_0|Add2~35 )))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [18]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|Add2~35 ),
	.combout(\qlab5_cpu|the_cpu_0|Add2~36_combout ),
	.cout(\qlab5_cpu|the_cpu_0|Add2~37 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Add2~36 .lut_mask = 16'h698E;
defparam \qlab5_cpu|the_cpu_0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[19]~64 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout ) # ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|Add2~38_combout  & !\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[19]~20_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~38_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~64 .lut_mask = 16'hAAD8;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[19]~65 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[19]~65_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [19])) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout  & ((\qlab5_cpu|the_cpu_0|Add1~38_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[19]~64_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~38_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[19]~65_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~65 .lut_mask = 16'hBCB0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[19]~85 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[19]~85_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[19]~65_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[19]~65_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[19]~85_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~85 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[19]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[19]~85_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [19]));

// Location: LCCOMB_X24_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[19]~29 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[19]~29_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [19]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [19]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[19]~29 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[18]~59 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[18]~59_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [18] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[18]~59 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|R_src1[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[18]~59_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [18]));

// Location: LCCOMB_X20_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[18]~21 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [18] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [18]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [18] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [18]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [18]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [18]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [18]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[18]~21 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[18]~66 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & 
// ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (\qlab5_cpu|the_cpu_0|Add1~36_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|Add2~36_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~36_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~36_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~66 .lut_mask = 16'hD9C8;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[18]~67 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[18]~67_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [18])) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [18]),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[18]~21_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[18]~66_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~67 .lut_mask = 16'hDDA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[18]~86 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[18]~86_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[18]~67_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[18]~67_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[18]~86_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~86 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[18]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[18]~86_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [18]));

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[18]~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[18]~30_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [18] & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [18]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[18]~30 .lut_mask = 16'h000C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[19]~58 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[19]~58_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [19] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[19]~58 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[19]~58_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [19]));

// Location: LCFF_X15_Y5_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[19]~21_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [19]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]));

// Location: LCCOMB_X15_Y5_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [19]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[18]~19_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [18]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [18]));

// Location: LCCOMB_X15_Y5_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [18]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [17]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]));

// Location: LCCOMB_X17_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[17]~68 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout )))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & 
// ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|Add2~34_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[17]~22_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add2~34_combout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~68 .lut_mask = 16'hFA0C;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[17]~69 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[17]~69_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [17])) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout  & ((\qlab5_cpu|the_cpu_0|Add1~34_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [17]),
	.datac(\qlab5_cpu|the_cpu_0|Add1~34_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[17]~68_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[17]~69_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~69 .lut_mask = 16'hDDA0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[17]~87 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[17]~87_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[17]~69_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[17]~69_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[17]~87_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~87 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[17]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[17]~87_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [17]));

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[17]~31 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[17]~31_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [17] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [17]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[17]~31 .lut_mask = 16'h0030;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[17]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[17]~3_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [17])) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [1])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [17]),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[17]~3 .lut_mask = 16'hD8D8;
defparam \qlab5_cpu|the_cpu_0|E_st_data[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[17]~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [17]));

// Location: LCFF_X22_Y7_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [17]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [17]));

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[11]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[11]~4_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [17])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [17]),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[11]~4 .lut_mask = 16'h4540;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[11]~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [11]));

// Location: LCCOMB_X20_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[11]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [11] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [11]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [11] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [11]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [11]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [11]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[11]~3 .lut_mask = 16'h78A1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[11]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[11]~5_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[9]~3_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[11]~3_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[9]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[11]~5 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [12])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [10])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [12]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [10]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[11]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [11]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [11]));

// Location: LCFF_X21_Y9_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[11]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [11]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [11]));

// Location: LCCOMB_X19_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [11]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [9]))

	.dataa(\qlab5_cpu|the_cpu_0|F_pc [9]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [11]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[20]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[20]~1_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [20]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [4]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[20]~1 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_st_data[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[20]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [20]));

// Location: M4K_X23_Y5
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [20],\qlab5_cpu|the_cpu_0|d_writedata [16]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~3_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034CF0303007FC3F53C1003B85CF32450000303510000000F054CC0013400000100C43D001363C0C530300150000004145001500101318041071540DCC00C40304030F00C0F300F0FF8CD0C0C03C3FE33430303FF0C0F300FD0E10440300FF0433C7033FCEC310C7FCD0430F0303CC03430330C544010303FF3CCCC3FF0C030000000010130C51D4113CF300020B3CC243CFC7CC0BCC20303DF330F0C044480000;
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [20]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [20]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10 .lut_mask = 16'h5055;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~10_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[4]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [4]));

// Location: LCFF_X15_Y8_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[4]~3_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [4]));

// Location: LCCOMB_X15_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19 .lut_mask = 16'h0C04;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  & (\qlab5_cpu|the_cpu_0|av_ld_byte1_data [4] & 
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [4]),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~19_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [4]));

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[10]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[10]~5_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [16])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [10]),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[10]~5 .lut_mask = 16'h00B8;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[10]~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [10]));

// Location: LCCOMB_X20_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[10]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [10] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [10]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [10] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [10]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [10]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [10]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [10]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[10]~4 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[8]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[8]~4_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~20_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~20_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~20_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~20_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[8]~4 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|F_pc[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[10]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[10]~6_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[8]~4_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[10]~4_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[8]~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[10]~6 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[10]~6_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [10]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [10]));

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1 (
// Equation(s):
// \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [9] & (!\qlab5_cpu|the_cpu_0|W_alu_result [10] & (!\qlab5_cpu|the_cpu_0|W_alu_result [12] & !\qlab5_cpu|the_cpu_0|W_alu_result [11])))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [9]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [10]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [12]),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [11]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1 .lut_mask = 16'h0001;
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3 (
// Equation(s):
// \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  = (\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout  & (\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout  & 
// \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ))

	.dataa(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout ),
	.datab(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3 .lut_mask = 16'h8800;
defparam \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4 .lut_mask = 16'h0F05;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte1_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte1_data[2]~5_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [2]));

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout  = (\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]) # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21 .lut_mask = 16'hFF55;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (((!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (\qlab5_cpu|the_cpu_0|av_ld_byte1_data [2]))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [2]),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22 .lut_mask = 16'h4E44;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [2]));

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[14]~42 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[14]~42_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [14] & ((!\qlab5_cpu|the_cpu_0|E_valid~regout ) # (!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout 
// ))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[14]~42 .lut_mask = 16'h1500;
defparam \qlab5_cpu|the_cpu_0|R_src1[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[14]~42_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [14]));

// Location: LCCOMB_X20_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[14]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [14] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [14]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [14] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src2 [14]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src2 [14]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [14]),
	.datad(\qlab5_cpu|the_cpu_0|E_src2 [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[14]~0 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[14]~34 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ) # ((\qlab5_cpu|the_cpu_0|Add1~28_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|Add2~28_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~28_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~28_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~34 .lut_mask = 16'hB9A8;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[14]~35 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[14]~35_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & ((\qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [14])) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout ))))) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (((\qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [14]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|E_logic_result[14]~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[14]~34_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~35 .lut_mask = 16'hBBC0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[14]~72 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[14]~72_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[14]~35_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[14]~35_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~72 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[14]~72_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [14]));

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [14] & (\qlab5_cpu|the_cpu_0|W_alu_result [13] & ((\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ) # 
// (\qlab5_cpu|the_cpu_0|d_read~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [14]),
	.datac(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0 .lut_mask = 16'h3200;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout  = (\qlab5_cpu|the_cpu_0|d_read~regout  & \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 .lut_mask = 16'hCC00;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N23
cycloneii_lcell_ff \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ));

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0_combout  = (\qlab5_cpu|the_cpu_0|d_read~regout  & (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout 
//  & ((!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ) # (!\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout )))) # (!\qlab5_cpu|the_cpu_0|d_read~regout  & 
// (((!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ) # (!\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datac(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0 .lut_mask = 16'h0777;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout  & 
// \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1 .lut_mask = 16'hF000;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1] & 
// (((!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout )))) # (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1] & 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout  & (!\qlab5_cpu|the_cpu_0|i_read~regout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datab(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0 .lut_mask = 16'h01F1;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N25
cycloneii_lcell_ff \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]));

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout  & 
// (((\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout )))) # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout  & 
// ((\qlab5_cpu|the_cpu_0|i_read~regout  & ((\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ))) # (!\qlab5_cpu|the_cpu_0|i_read~regout  & 
// ((\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]) # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout )))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datab(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend [1]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0 .lut_mask = 16'hFE11;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0_combout  = ((\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0_combout  & 
// ((!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ) # (!\qlab5_cpu|the_cpu_0|d_read~regout )))) # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout 
// )

	.dataa(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0 .lut_mask = 16'h4CFF;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1_combout  = (!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout  & (\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0_combout  & 
// ((\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ) # (\qlab5_cpu|the_cpu_0|d_read~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datab(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datac(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1 .lut_mask = 16'h0E00;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ));

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout  = (\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout  & \qlab5_cpu|the_cpu_0|d_read~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.datad(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0 .lut_mask = 16'hF000;
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout  = (!\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0] & ((!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ) # (!\qlab5_cpu|the_cpu_0|d_read~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h050F;
defparam \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_align_cycle[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]));

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout  = (\qlab5_cpu|the_cpu_0|d_read~regout  & (!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout  & (\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1] $ 
// (\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0])))) # (!\qlab5_cpu|the_cpu_0|d_read~regout  & ((\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1] $ (\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|d_read~regout ),
	.datab(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h0770;
defparam \qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_align_cycle[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1]));

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1_combout  = (\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0] $ (((\qlab5_cpu|the_cpu_0|D_iw [4]) # (!\qlab5_cpu|the_cpu_0|D_iw [3])))) # (!\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1])

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1 .lut_mask = 16'h7B77;
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (((\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1_combout )))) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (!\qlab5_cpu|the_cpu_0|D_iw 
// [4] & (\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2 .lut_mask = 16'hBA10;
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder_combout  = \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_aligning_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ));

// Location: LCCOMB_X14_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]) 
// # (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23 .lut_mask = 16'h00C4;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [1] & (\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  & 
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [1]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~23_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[1]~30_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [1]));

// Location: LCCOMB_X20_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[9]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[9]~6_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [15])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[9]~6 .lut_mask = 16'h0D08;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[9]~6_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [9]));

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[7]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[7]~5_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~18_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~18_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|Add2~18_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~18_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[7]~5 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_cpu_0|F_pc[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[7]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[7]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[7]~5_combout 

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc[7]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[7]~feeder .lut_mask = 16'hCCCC;
defparam \qlab5_cpu|the_cpu_0|F_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[7]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [7]));

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result [9])) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|F_pc [7])))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [9]),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [7]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4]) # ((!\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [3]) # (\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7 .lut_mask = 16'hF0FE;
defparam \qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_byteenable[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_mem_byte_en[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_byteenable [1]));

// Location: LCCOMB_X15_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout  = (\qlab5_cpu|the_cpu_0|d_byteenable [1]) # (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|d_byteenable [1]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2 .lut_mask = 16'hFFCC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[31]~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [15]));

// Location: M4K_X23_Y9
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [15],\qlab5_cpu|the_cpu_0|d_writedata [14]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014EF0302CC3FC3EA382003FCACF338A1446303A20000000F0A8CC0102800040000CC3E5427B7C0D936740AA600000828A002A006033AC0C60B6A8098C00882308230F00C0A300B4FFCCE4C0C02D3FF33930302FF0C0A300BD0F300C0300BF0933CF477FCFC300C3FCE8832F03028C02470370C554420302FF3CCCC3FF0C025211000032320CA2E8C23DF30000033CC083FFCFCC03CC00302FF330F0C0C4C00010;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[14]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[14]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[14]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [14]));

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[8]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[8]~7_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [14])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[8]~7 .lut_mask = 16'h0D08;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[8]~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [8]));

// Location: LCCOMB_X20_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[8]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [8] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [8] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [8] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [8] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [8] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|R_logic_op [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [8]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [8]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[8]~6 .lut_mask = 16'h6E81;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[8]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[8]~8_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[6]~6_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[8]~6_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[6]~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[8]~8 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[8]~8_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [8]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [8]));

// Location: LCCOMB_X24_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[8]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[8]~8_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_alu_result [8] & !\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [8]),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[8]~8 .lut_mask = 16'h0030;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[7]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[7]~9_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [7]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [11]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[7]~9 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[7]~9_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [7]));

// Location: LCFF_X20_Y5_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [7]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [7]));

// Location: LCFF_X17_Y9_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[7]~9_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [7]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [7]));

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[7]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[7]~9_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [7]))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[7]~9 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[8]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[8]~8_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [8]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [12]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[8]~8 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[8]~8_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [8]));

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[6]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[6]~6_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~16_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~16_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~16_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~16_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[6]~6 .lut_mask = 16'hFC30;
defparam \qlab5_cpu|the_cpu_0|F_pc[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[6]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[6]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[6]~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[6]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|F_pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[6]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [6]));

// Location: LCCOMB_X19_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [8]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [6]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [6]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [8]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[13]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[13]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[29]~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[13]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [13]));

// Location: M4K_X11_Y7
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [13],\qlab5_cpu|the_cpu_0|d_writedata [12]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028EA8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001700000000000000200002A000000000000000000000000000000000000000000000820;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h8080A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002ADF0380CC3FC3300C0003B8081020031C121300800000CF601CE0500000040000CC90A40729C05213202C012800000006080004033480CC03802030E00010301030F00E003803CFF8CCCC0E00F3FE33330380FF0E003803E0E300C03803F1033C3037FCEC300D3FCC0130F03800E00CB03BCCFE4380380FF3CCCC3FF0E0048332000B0300E08C04004F30000023CC013FFC7DC03EC00380EF330F9C008800020;
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[12]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[12]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[12]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [12]));

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [14] & (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & (!\qlab5_cpu|the_cpu_0|D_iw [13] & \qlab5_cpu|the_cpu_0|D_iw [12])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0 .lut_mask = 16'h0800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_shift_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ));

// Location: LCCOMB_X20_Y5_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [5])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [3])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [5]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [3]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[4]~12_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [4]));

// Location: LCCOMB_X20_Y5_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [4]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [2]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [2]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[3]~11_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [3]));

// Location: LCFF_X17_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[3]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [3]));

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[3]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[3]~13_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [3]))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[3]~13 .lut_mask = 16'h0500;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[28]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4])) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [12])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[28]~1 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|d_writedata[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[28]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [12]));

// Location: LCFF_X22_Y8_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [13]));

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[7]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[7]~8_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [13])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7])))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [7]),
	.datad(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[7]~8 .lut_mask = 16'h00D8;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[7]~8_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [7]));

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[5]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[5]~7_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~14_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~14_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|Add2~14_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|Add1~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[5]~7 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|F_pc[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[5]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [5]));

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result [7])) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|F_pc [5])))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [7]),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [5]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5 .lut_mask = 16'hAACC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[27]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [11]));

// Location: M4K_X11_Y10
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [11],\qlab5_cpu|the_cpu_0|d_writedata [10]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028EBC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000200003F000000000000000000000000000000000000000000000820;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h8040BC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035EF0382003FC30A14212098A85228AC102113A2B156AB0B0A9EC0002856B18002049A0022A7C04A300002A209005828A146A402412E8C4E0BAAA088E0089330933CF00E0A3809CFF8DECC0E0273FE37B30382FF0E0A380BE0E01000380BF197BCA52FBCE9244B2BCEC938F56828E02070374EE90CE03823F3CCCEFFF0E02A033088810120EAAA802B0F35550423CD097CFCBCD13FC40382AF330FAC0C4C00028;
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[10]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[10]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[10]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [10]));

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[6]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[6]~10_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [6]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [10]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [10]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[6]~10 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[6]~10_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [6]));

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[4]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[4]~8_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~12_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~12_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|Add2~12_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Add1~12_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[4]~8 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|F_pc[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[4]~8_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [4]));

// Location: LCCOMB_X20_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[6]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [6] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [6]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [6] & 
// ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & ((\qlab5_cpu|the_cpu_0|E_src1 [6]))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|E_src1 [6]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [6]),
	.datad(\qlab5_cpu|the_cpu_0|E_src1 [6]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[6]~8 .lut_mask = 16'h6AA1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[6]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[6]~10_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[4]~8_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[6]~8_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[4]~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[6]~10 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [7]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [5]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [5]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [7]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[6]~8_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [6]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [6]));

// Location: LCFF_X17_Y9_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[6]~10_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [6]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [6]));

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [6]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [4]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [4]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [6]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[25]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]))) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [9]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [9]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[25]~6 .lut_mask = 16'hFC30;
defparam \qlab5_cpu|the_cpu_0|d_writedata[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[25]~6_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [9]));

// Location: M4K_X11_Y6
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [9],\qlab5_cpu|the_cpu_0|d_writedata [8]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~2_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CEBC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B00000000000000200003A000000000000000000000000000000000000000000000820;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h80007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023DF5910122BE9201C0306000950400041039B041C6C6C63401DE42403198B1807C030E84A00E0A334700000221B118003D405B800241C0842C00400CC603D323D3CF5B0403212CFF0ECCD6484A3FC3B335910F9F0403213E3C22085921170091C2320A98C3C0D3FDC43C40AC100C840359F0D3ACAC5910F9598869B9F084EF333000D31018004100A4F3555042A8903E8A82F9328CDAC108F3F5BB53CC400000;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[9]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[9]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[9]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [9]));

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[5]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[5]~11_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [5]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [9]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [9]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[5]~11 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[5]~11_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[3]~6_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [5]));

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[5]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~10_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~10_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datab(\qlab5_cpu|the_cpu_0|Add2~10_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|Add1~10_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[5]~2 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[5]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[5]~11_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[5]~9_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_arith_result[5]~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[5]~11 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [6])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [4])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [6]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[5]~9_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [5]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [5]));

// Location: LCFF_X17_Y9_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[5]~11_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [5]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [5]));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result [5])) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|F_pc [3])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [5]),
	.datac(\qlab5_cpu|the_cpu_0|F_pc [3]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [26]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [26]));

// Location: M4K_X23_Y11
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [26],\qlab5_cpu|the_cpu_0|d_writedata [25]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D000000000000000000000000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C00FF3C00003F000200000082200080022020823AAAAF0A0888A22002AAB28003C00000000000000000A00003AAB08000000EA0A8300000E3000F03CEF0828082800EFCF0F3F000000003FCFC00000000FF3C00FCF0F3F00000000FF3F0000000000000000000000000000FF3C3CFC00FF00000000FF3C0000000000FCFC000000000000FC000000000000000000000000000000000FF3C0000FC00000FF0000;
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[25]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[25]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[25]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [25]));

// Location: LCCOMB_X24_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[21]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[21]~7_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [21]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [5]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[21]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[21]~7 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_st_data[21]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[21]~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [21]));

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[23]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[23]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[23]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [23]));

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[4]~11 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[4]~11_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & ((\qlab5_cpu|the_cpu_0|D_iw [10]))) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [10]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[4]~11 .lut_mask = 16'h3210;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[4]~11_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [4]));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[2]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[2]~0_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~8_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~8_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|Add2~8_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|Add1~8_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[2]~0 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|F_pc[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[2]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[2]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[2]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[2]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|F_pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[2]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [2]));

// Location: LCCOMB_X19_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [4]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [2]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [2]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [4]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[5]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[5]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[5]~feeder .lut_mask = 16'hF0F0;
defparam \qlab5_cpu|the_cpu_0|d_writedata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N5
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [5]));

// Location: M4K_X11_Y12
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [5],\qlab5_cpu|the_cpu_0|d_writedata [3]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028D68000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007900000000000000100001E000000000000000000000000000000000000000000000410;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h40C0FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000C389C0001F043210CCF0213CF72C3220F3C00000848FD000833C0000032002CB0032F0120C83100FF30C000C3CF40BF0030083E0230C3FF0FC300CC080C08400030F0C0F200C03200303C80300C800C300030F0C0C08309C200C0C00C000C1C000300701C0032C07000C3C303C0000000020300C34000000800030300888222088B03FF7DF786510008218008C0301C408006000C365110008222220032;
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[5]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[5]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[5]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [5]));

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & (!\qlab5_cpu|the_cpu_0|D_iw [5] & (!\qlab5_cpu|the_cpu_0|D_iw [2] & !\qlab5_cpu|the_cpu_0|D_iw [1])))

	.dataa(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0 .lut_mask = 16'h0002;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_cpu_0|D_ctrl_jmp_direct~0_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ));

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src1[1]~43 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src1[1]~43_combout  = (!\qlab5_cpu|the_cpu_0|R_src1~41_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [1] & ((!\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ) # (!\qlab5_cpu|the_cpu_0|E_valid~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src1[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src1[1]~43 .lut_mask = 16'h0700;
defparam \qlab5_cpu|the_cpu_0|R_src1[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src1[1]~43_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [1]));

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[1]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~2_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~2_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[1]~5 .lut_mask = 16'hFC30;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[1]~25 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [1] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|E_src2 [1] & \qlab5_cpu|the_cpu_0|R_logic_op [0]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [1] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [1] & (\qlab5_cpu|the_cpu_0|R_logic_op [1])) # (!\qlab5_cpu|the_cpu_0|E_src2 [1] & (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & !\qlab5_cpu|the_cpu_0|R_logic_op [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_src2 [1]),
	.datac(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[1]~25 .lut_mask = 16'h68E1;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[1]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[1]~13_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout ))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[1]~5_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[1]~25_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[1]~13 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & (\qlab5_cpu|the_cpu_0|E_shift_rot_result [2])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [0])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [2]),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[1]~14_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [1]));

// Location: LCFF_X15_Y9_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[1]~13_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [1]));

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_rshift8~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result [1] & (((!\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0] & \qlab5_cpu|the_cpu_0|W_alu_result [0])) # (!\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1]))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result [1] & (!\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0] & (\qlab5_cpu|the_cpu_0|W_alu_result [0] & !\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1])))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [0]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [1]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [0]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_align_cycle [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_rshift8~0 .lut_mask = 16'h40DC;
defparam \qlab5_cpu|the_cpu_0|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_pio_0|Equal2~0 (
// Equation(s):
// \qlab5_cpu|the_pio_0|Equal2~0_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [3] & (!\qlab5_cpu|the_cpu_0|W_alu_result [4] & !\qlab5_cpu|the_cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [3]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [4]),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0|Equal2~0 .lut_mask = 16'h0003;
defparam \qlab5_cpu|the_pio_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14_combout  = ((\qlab5_cpu|the_pio_0|data_out~regout  & \qlab5_cpu|the_pio_0|Equal2~0_combout )) # (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout )

	.dataa(\qlab5_cpu|the_pio_0|data_out~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0|Equal2~0_combout ),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14 .lut_mask = 16'hA0FF;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15_combout  = (\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout  & (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ))))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.datac(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15 .lut_mask = 16'hC400;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24_combout  = (\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15_combout ) # ((\qlab5_cpu|the_cpu_0|av_ld_byte1_data [0] & (\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout  & 
// \qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_byte1_data [0]),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_rshift8~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~15_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24 .lut_mask = 16'hFF80;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte0_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte0_data_nxt[0]~24_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte0_data [0]));

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[3]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[3]~1_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [3]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [7]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datab(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[3]~1 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_src1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[3]~1_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [3]));

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[1]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[1]~1_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add1~6_combout )) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add2~6_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add1~6_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add2~6_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[1]~1 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|F_pc[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_pc[1]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_pc[1]~feeder_combout  = \qlab5_cpu|the_cpu_0|F_pc[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|F_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|F_pc[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|F_pc[1]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\qlab5_cpu|the_cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|F_pc [1]));

// Location: LCCOMB_X19_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result [3]))) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|F_pc [1]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|F_pc [1]),
	.datac(\qlab5_cpu|the_cpu_0|W_alu_result [3]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1 .lut_mask = 16'hF0CC;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[4]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[4]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[4]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [4]));

// Location: M4K_X11_Y11
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [4],\qlab5_cpu|the_cpu_0|d_writedata [1]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028C280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000049000000000000000000028000000000000000000000000000000000000000000000000;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h0080A800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001144E28CF9BFB887FDF39FDDFF65FFFFFDFF19CFFCFFFFF7C7FF30F7FBEAAA2BB2A32D7AABDF1326C9BF8AFFF0CFFFEBCFF37FAAFB883DF23AC3FF3FE33FEC0B8C0BEE2A33F8CFD2E3FDB20A33F4B8FF6C828CFEA233F8CFF89BCBF228CFF88C662F3F3B9BFFFFFFB9B2C3FE28CFE33FC228308FC20328CFFE38EFD7EA233F00888222088BA3FFFFF35E410008239048C1350D508012028CFE414210C9AAAA003A;
// synopsys translate_on

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [1]));

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [2] & \qlab5_cpu|the_cpu_0|D_iw [1]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0 .lut_mask = 16'hA000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_ld_signed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_ld_signed~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout ));

// Location: LCCOMB_X14_Y8_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_fill_bit~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_fill_bit~1_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout  & \qlab5_cpu|the_cpu_0|av_fill_bit~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_ld_signed~regout ),
	.datad(\qlab5_cpu|the_cpu_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_fill_bit~1 .lut_mask = 16'hF000;
defparam \qlab5_cpu|the_cpu_0|av_fill_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14_combout  = (!\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout  & ((\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [16]) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout )))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~0_combout ),
	.datac(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14 .lut_mask = 16'h0F03;
defparam \qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0_combout  = (\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & (\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout  & 
// ((\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_byte2_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_byte2_data[0]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|av_ld_byte3_data [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\qlab5_cpu|the_cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_byte2_data [0]));

// Location: LCFF_X22_Y6_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[25]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [25]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [25]));

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[26]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[26]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[26]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [26]));

// Location: LCCOMB_X22_Y7_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [26])) # (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [21])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [26]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [21]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4_combout ) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~4_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5 .lut_mask = 16'hFEFF;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_dst_regnum[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_dst_regnum [4]));

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[31]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[31]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[31]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [31]));

// Location: LCCOMB_X22_Y7_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_wr_dst_reg~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_wr_dst_reg~2_combout  = (\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout ) # ((\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout ) # ((\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout ) # (\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout 
// )))

	.dataa(\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_dst_regnum[4]~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~2 .lut_mask = 16'hFFFE;
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_wr_dst_reg~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_wr_dst_reg~3_combout  = (\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [0] & (!\qlab5_cpu|the_cpu_0|D_iw [4]))) # (!\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout  & (((\qlab5_cpu|the_cpu_0|D_iw [0] & 
// !\qlab5_cpu|the_cpu_0|D_iw [4])) # (!\qlab5_cpu|the_cpu_0|D_wr_dst_reg~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~3 .lut_mask = 16'h0C5D;
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_wr_dst_reg~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_wr_dst_reg~4_combout  = (!\qlab5_cpu|the_cpu_0|D_wr_dst_reg~3_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [1] & ((!\qlab5_cpu|the_cpu_0|D_iw [2]))) # (!\qlab5_cpu|the_cpu_0|D_iw [1] & (!\qlab5_cpu|the_cpu_0|D_iw [0]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datad(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~4 .lut_mask = 16'h0035;
defparam \qlab5_cpu|the_cpu_0|D_wr_dst_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_wr_dst_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_wr_dst_reg~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_wr_dst_reg~regout ));

// Location: LCCOMB_X24_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_rf_wren_a (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  = ((\qlab5_cpu|the_cpu_0|R_wr_dst_reg~regout  & \qlab5_cpu|the_cpu_0|W_valid~regout )) # (!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~regout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_wr_dst_reg~regout ),
	.datac(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.datad(\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_rf_wren_a .lut_mask = 16'hC0FF;
defparam \qlab5_cpu|the_cpu_0|W_rf_wren_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~5_combout  = (\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & (\qlab5_cpu|the_cpu_0|R_dst_regnum [4])) # (!\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & ((\qlab5_cpu|the_cpu_0|D_iw [31])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_dst_regnum [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [31]),
	.datad(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~5 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[30]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6])) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [14])))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [6]),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[30]~3 .lut_mask = 16'hBB88;
defparam \qlab5_cpu|the_cpu_0|d_writedata[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[14]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[14]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[30]~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[14]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [14]));

// Location: LCFF_X22_Y7_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [15]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [15]));

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [14] & (\qlab5_cpu|the_cpu_0|D_iw [13] & ((\qlab5_cpu|the_cpu_0|D_iw [11]) # (!\qlab5_cpu|the_cpu_0|D_iw [12]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h4500;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout  = (\qlab5_cpu|the_cpu_0|Equal2~6_combout  & (\qlab5_cpu|the_cpu_0|D_iw [16] & (!\qlab5_cpu|the_cpu_0|D_iw [15] & \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~6_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'h0800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout  = (\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2_combout ) # (((\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # (\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout )) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~2_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3 .lut_mask = 16'hFFFB;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_dst_regnum[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_dst_regnum[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_dst_regnum [3]));

// Location: LCFF_X24_Y9_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [30]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [30]));

// Location: LCCOMB_X24_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~4_combout  = (\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & (\qlab5_cpu|the_cpu_0|R_dst_regnum [3])) # (!\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & ((\qlab5_cpu|the_cpu_0|D_iw [30])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_dst_regnum [3]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [30]),
	.datad(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~4 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[24]~feeder_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [24]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [24]));

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[24]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[24]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[24]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [24]));

// Location: LCCOMB_X22_Y7_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [24])) # (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [19])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [24]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [19]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8_combout ) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~8_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9 .lut_mask = 16'hFEFF;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_dst_regnum[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_dst_regnum[2]~9_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_dst_regnum [2]));

// Location: LCFF_X24_Y9_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [29]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [29]));

// Location: LCCOMB_X24_Y9_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~3_combout  = (\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & (\qlab5_cpu|the_cpu_0|R_dst_regnum [2])) # (!\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & ((\qlab5_cpu|the_cpu_0|D_iw [29])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_dst_regnum [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [29]),
	.datad(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~3 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[3]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[3]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [3]));

// Location: LCFF_X22_Y8_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [3]));

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~4_combout  = (((\qlab5_cpu|the_cpu_0|D_iw [14] & !\qlab5_cpu|the_cpu_0|D_iw [15])) # (!\qlab5_cpu|the_cpu_0|D_iw [12])) # (!\qlab5_cpu|the_cpu_0|D_iw [13])

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [13]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [12]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~4 .lut_mask = 16'h5FDF;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~9_combout  = (((\qlab5_cpu|the_cpu_0|D_iw [16]) # (\qlab5_cpu|the_cpu_0|D_ctrl_exception~4_combout )) # (!\qlab5_cpu|the_cpu_0|Equal2~3_combout )) # (!\qlab5_cpu|the_cpu_0|D_iw [11])

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~9_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~9 .lut_mask = 16'hFFF7;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_exception~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout  = ((\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|D_ctrl_exception~9_combout ))) # (!\qlab5_cpu|the_cpu_0|D_iw [3] & (!\qlab5_cpu|the_cpu_0|Equal2~9_combout ))) # (!\qlab5_cpu|the_cpu_0|D_iw [5])

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~9_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~9_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~5 .lut_mask = 16'hDF1F;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [23])) # (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [18])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [23]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [18]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout  & (\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0_combout  & 
// !\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1 .lut_mask = 16'hAAEA;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_dst_regnum[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_dst_regnum[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_dst_regnum [1]));

// Location: LCFF_X24_Y9_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [28]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [28]));

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~2_combout  = (\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & (\qlab5_cpu|the_cpu_0|R_dst_regnum [1])) # (!\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & ((\qlab5_cpu|the_cpu_0|D_iw [28])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_dst_regnum [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [28]),
	.datad(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~2 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[16]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[16]~0_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [16]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [0]))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[16]~0 .lut_mask = 16'hFA50;
defparam \qlab5_cpu|the_cpu_0|E_st_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[16]~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [16]));

// Location: LCFF_X22_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [16]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [16]));

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [14] & !\qlab5_cpu|the_cpu_0|D_iw [15])

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~1 .lut_mask = 16'h0303;
defparam \qlab5_cpu|the_cpu_0|Equal101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal101~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal101~2_combout  = (\qlab5_cpu|the_cpu_0|Equal2~8_combout  & (\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|Equal101~1_combout  & \qlab5_cpu|the_cpu_0|Equal2~7_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~8_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datac(\qlab5_cpu|the_cpu_0|Equal101~1_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal101~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal101~2 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|Equal101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|Equal101~2_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ));

// Location: LCCOMB_X17_Y7_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[16]~70 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout  = (\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ) # ((\qlab5_cpu|the_cpu_0|Add1~32_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout  & (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout  & (\qlab5_cpu|the_cpu_0|Add2~32_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result[17]~15_combout ),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~32_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~32_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~70 .lut_mask = 16'hBA98;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[16]~71 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[16]~71_combout  = (\qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout  & (((\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]) # (!\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout )))) # 
// (!\qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout  & (\qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout  & ((\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_logic_result[16]~23_combout ),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [16]),
	.datac(\qlab5_cpu|the_cpu_0|E_alu_result[16]~70_combout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result[17]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[16]~71_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~71 .lut_mask = 16'hCAF0;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_result[16]~88 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_result[16]~88_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & \qlab5_cpu|the_cpu_0|E_alu_result[16]~71_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_alu_result[16]~71_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_result[16]~88_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~88 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|E_alu_result[16]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_result[16]~88_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [16]));

// Location: LCCOMB_X24_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[16]~32 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[16]~32_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & \qlab5_cpu|the_cpu_0|W_alu_result [16]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|W_alu_result [16]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[16]~32 .lut_mask = 16'h0300;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_st_data[18]~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_st_data[18]~4_combout  = (\qlab5_cpu|the_cpu_0|D_iw [4] & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [18]))) # (!\qlab5_cpu|the_cpu_0|D_iw [4] & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b 
// [2]))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_st_data[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_st_data[18]~4 .lut_mask = 16'hFC0C;
defparam \qlab5_cpu|the_cpu_0|E_st_data[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_st_data[18]~4_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [18]));

// Location: LCCOMB_X24_Y8_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[22]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[22]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[22]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [22]));

// Location: LCCOMB_X22_Y7_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [22])) # (!\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout  & ((\qlab5_cpu|the_cpu_0|D_iw [17])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [22]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [17]),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # 
// (!\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~6_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7 .lut_mask = 16'hFEFF;
defparam \qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_dst_regnum[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_dst_regnum[0]~7_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_dst_regnum [0]));

// Location: LCFF_X24_Y9_N7
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [27]));

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~1_combout  = (\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & (\qlab5_cpu|the_cpu_0|R_dst_regnum [0])) # (!\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout  & ((\qlab5_cpu|the_cpu_0|D_iw [27])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_dst_regnum [0]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [27]),
	.datad(\qlab5_cpu|the_cpu_0|W_rf_wren_a~combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~1 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_cpu_0|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[26]~7 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2]))) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [10]),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[26]~7 .lut_mask = 16'hEE22;
defparam \qlab5_cpu|the_cpu_0|d_writedata[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[10]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[10]~feeder_combout  = \qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|d_writedata[26]~7_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[10]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [10]));

// Location: LCFF_X21_Y8_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [11]));

// Location: LCCOMB_X22_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [11] & ((\qlab5_cpu|the_cpu_0|D_iw [16] & ((!\qlab5_cpu|the_cpu_0|D_iw [15]))) # (!\qlab5_cpu|the_cpu_0|D_iw [16] & (\qlab5_cpu|the_cpu_0|D_iw [14]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [14]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [11]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [16]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1 .lut_mask = 16'h0232;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2_combout  = (\qlab5_cpu|the_cpu_0|Equal101~0_combout  & (\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [5] & \qlab5_cpu|the_cpu_0|Equal2~3_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0_combout  = (\qlab5_cpu|the_cpu_0|Equal2~0_combout ) # ((\qlab5_cpu|the_cpu_0|Equal2~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_iw [5] & \qlab5_cpu|the_cpu_0|Equal2~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|Equal2~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0 .lut_mask = 16'hFEEE;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3_combout  = (\qlab5_cpu|the_cpu_0|Equal2~2_combout ) # ((\qlab5_cpu|the_cpu_0|Equal2~4_combout ) # ((!\qlab5_cpu|the_cpu_0|D_iw [5] & \qlab5_cpu|the_cpu_0|Equal2~5_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~4_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3 .lut_mask = 16'hFBFA;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_iw [3] & ((\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2_combout ) # 
// (\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~2_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4 .lut_mask = 16'hFAF8;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_logic_op[0]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_logic_op[0]~1_combout  = (\qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout ) # (\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout )

	.dataa(\qlab5_cpu|the_cpu_0|D_logic_op_raw[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_alu_force_xor~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_logic_op[0]~1 .lut_mask = 16'hFFAA;
defparam \qlab5_cpu|the_cpu_0|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N23
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_logic_op[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_logic_op[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_logic_op [0]));

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[2]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout  = (\qlab5_cpu|the_cpu_0|E_src2 [2] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src1 [2]))))) # (!\qlab5_cpu|the_cpu_0|E_src2 [2] & 
// ((\qlab5_cpu|the_cpu_0|E_src1 [2] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [2] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|R_logic_op [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|E_src2 [2]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datac(\qlab5_cpu|the_cpu_0|E_src1 [2]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[2]~10 .lut_mask = 16'h7A81;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[2]~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[2]~2_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[0]~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[2]~10_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[0]~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[2]~2 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & ((\qlab5_cpu|the_cpu_0|E_shift_rot_result [3]))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout  & 
// (\qlab5_cpu|the_cpu_0|E_shift_rot_result [1]))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_result [1]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_result [3]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10 .lut_mask = 16'hCCAA;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_result[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_result_nxt[2]~10_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src1 [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_result [2]));

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[2]~2_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [2]));

// Location: LCCOMB_X19_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0 (
// Equation(s):
// \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout  = (\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & (\qlab5_cpu|the_cpu_0|W_alu_result [2])) # 
// (!\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout  & ((\qlab5_cpu|the_cpu_0|F_pc [0])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [2]),
	.datac(\qlab5_cpu|the_cpu_0|F_pc [0]),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0 .lut_mask = 16'hCCF0;
defparam \qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [2]));

// Location: M4K_X11_Y8
cycloneii_ram_block \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\qlab5_cpu|the_onchip_memory2_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\qlab5_cpu|the_cpu_0|d_writedata [2],\qlab5_cpu|the_cpu_0|d_writedata [0]}),
	.portaaddr({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2_combout ,
\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1_combout ,\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0_combout }),
	.portabyteenamasks({\qlab5_cpu|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "onchip_memory2_0.hex";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028EA8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006A100000000000000000008000000000000000000000000000000000000000000000820;
defparam \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h8080A800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BE8FBE2C223FEEA0EB0EEE230BAEC308E3CAEE0C2FFFFFBAB02AAFBCC3FFFBFCAFBA28FFCE0AAAB2ACEEF00CA2FFF3C20AB80FFCFEA02FA0F2400B038BF30ABE0AB8FBF8B0E2F2AFB3ECAAF8BCABECFB2ABE2CFFB8B0E2F3EACEA3ABE2F3EE0BBB3233FECFF8FE3FECA0B8FBE2C38BC23BE32CFCA00BE2CBFBEFFEBFFB8BC02AA8AAA2AA8F8008208A879000E3A1E4E09C5E16CEBEFABE2C879BBA0AEAAAA000A;
// synopsys translate_on

// Location: LCFF_X22_Y8_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [2]));

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0_combout  & (\qlab5_cpu|the_cpu_0|D_iw [2] & \qlab5_cpu|the_cpu_0|D_iw [5]))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1 .lut_mask = 16'h8800;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_hi_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ));

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ) # (\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_hi_imm16~regout ),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_force_src2_zero~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo~0 .lut_mask = 16'hFCFC;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_src2_lo[1]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_src2_lo[1]~14_combout  = (!\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout  & ((\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & (\qlab5_cpu|the_cpu_0|D_iw [7])) # (!\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [7]),
	.datab(\qlab5_cpu|the_cpu_0|R_src2_lo~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|R_src2_use_imm~regout ),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_src2_lo[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[1]~14 .lut_mask = 16'h2320;
defparam \qlab5_cpu|the_cpu_0|R_src2_lo[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_src2_lo[1]~14_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src2 [1]));

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~7_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src2 [1]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1]));

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9_combout  = (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2] & ((GND) # (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8 ))) # (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2] & (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8  $ (GND)))
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10  = CARRY((\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2]) # (!\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8 ))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[1]~8 ),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9_combout ),
	.cout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9 .lut_mask = 16'h5AAF;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13_combout  = \qlab5_cpu|the_cpu_0|E_shift_rot_cnt [4] $ (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~12 )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[3]~12 ),
	.combout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13 .lut_mask = 16'h3C3C;
defparam \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N15
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[4]~13_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src2 [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [4]));

// Location: LCFF_X18_Y11_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt[2]~9_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_src2 [2]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2]));

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_stall~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_stall~0_combout  = (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0]) # ((\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1]) # ((\qlab5_cpu|the_cpu_0|E_new_inst~regout ) # (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2])))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [1]),
	.datac(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_stall~0 .lut_mask = 16'hFFFE;
defparam \qlab5_cpu|the_cpu_0|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_stall~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_stall~1_combout  = (\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3]) # ((\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [4]) # (\qlab5_cpu|the_cpu_0|E_stall~0_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [3]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|E_shift_rot_cnt [4]),
	.datad(\qlab5_cpu|the_cpu_0|E_stall~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_stall~1 .lut_mask = 16'hFFFA;
defparam \qlab5_cpu|the_cpu_0|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_stall~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_stall~2_combout  = (\qlab5_cpu|the_cpu_0|d_write_nxt~combout ) # ((\qlab5_cpu|the_cpu_0|E_valid~regout  & (\qlab5_cpu|the_cpu_0|E_stall~1_combout  & \qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout )))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_stall~1_combout ),
	.datac(\qlab5_cpu|the_cpu_0|d_write_nxt~combout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_stall~2 .lut_mask = 16'hF8F0;
defparam \qlab5_cpu|the_cpu_0|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data~regout ));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout  = (\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data~regout  & (!\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout )) # (!\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data~regout  & 
// (((\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout  & \qlab5_cpu|the_cpu_0|E_new_inst~regout ))))

	.dataa(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~0_combout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ),
	.datac(\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data~regout ),
	.datad(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'h5C50;
defparam \qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_stall~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_stall~3_combout  = (\qlab5_cpu|the_cpu_0|E_valid~regout  & ((\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout ) # ((!\qlab5_cpu|the_cpu_0|D_iw [4] & \qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(\qlab5_cpu|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_stall~3 .lut_mask = 16'h8A88;
defparam \qlab5_cpu|the_cpu_0|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_stall~4 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_stall~4_combout  = (\qlab5_cpu|the_cpu_0|E_stall~2_combout ) # ((\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout  & ((\qlab5_cpu|the_cpu_0|E_new_inst~regout ) # (\qlab5_cpu|the_cpu_0|E_stall~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|E_new_inst~regout ),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ),
	.datac(\qlab5_cpu|the_cpu_0|E_stall~2_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_stall~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_stall~4 .lut_mask = 16'hFCF8;
defparam \qlab5_cpu|the_cpu_0|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_valid~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_valid~0_combout  = (\qlab5_cpu|the_cpu_0|E_valid~regout  & !\qlab5_cpu|the_cpu_0|E_stall~4_combout )

	.dataa(\qlab5_cpu|the_cpu_0|E_valid~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_stall~4_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_valid~0 .lut_mask = 16'h00AA;
defparam \qlab5_cpu|the_cpu_0|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_valid~regout ));

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|i_read_nxt~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|i_read_nxt~0_combout  = (!\qlab5_cpu|the_cpu_0|W_valid~regout  & ((\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ) # (\qlab5_cpu|the_cpu_0|i_read~regout )))

	.dataa(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.datab(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|i_read_nxt~0 .lut_mask = 16'h00EE;
defparam \qlab5_cpu|the_cpu_0|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N29
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|i_read (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_cpu_0|i_read_nxt~0_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|i_read~regout ));

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|F_valid~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|F_valid~0_combout  = (!\qlab5_cpu|the_cpu_0|i_read~regout  & \qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|i_read~regout ),
	.datad(\qlab5_cpu|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|F_valid~0 .lut_mask = 16'h0F00;
defparam \qlab5_cpu|the_cpu_0|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_valid~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_valid~feeder_combout  = \qlab5_cpu|the_cpu_0|F_valid~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_valid~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_valid~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_valid~regout ));

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|R_valid~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|R_valid~feeder_combout  = \qlab5_cpu|the_cpu_0|D_valid~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|R_valid~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N9
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|R_valid~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_valid~regout ));

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2_combout  = (\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1_combout  & (\qlab5_cpu|the_cpu_0|D_iw [5] & (\qlab5_cpu|the_cpu_0|Equal2~3_combout  & \qlab5_cpu|the_cpu_0|Equal101~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [5]),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal101~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2 .lut_mask = 16'h8000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal2~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal2~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [1] & (!\qlab5_cpu|the_cpu_0|D_iw [4] & !\qlab5_cpu|the_cpu_0|D_iw [2])))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal2~0 .lut_mask = 16'h0004;
defparam \qlab5_cpu|the_cpu_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3_combout  = (\qlab5_cpu|the_cpu_0|Equal2~1_combout ) # ((\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2_combout ) # ((\qlab5_cpu|the_cpu_0|Equal2~0_combout ) # (\qlab5_cpu|the_cpu_0|Equal2~2_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|Equal2~1_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~2_combout ),
	.datac(\qlab5_cpu|the_cpu_0|Equal2~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3 .lut_mask = 16'hFFFE;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_alu_sub~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_alu_sub~0_combout  = (\qlab5_cpu|the_cpu_0|R_valid~regout  & ((\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ) # ((\qlab5_cpu|the_cpu_0|D_iw [3] & \qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(\qlab5_cpu|the_cpu_0|R_valid~regout ),
	.datac(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~3_combout ),
	.datad(\qlab5_cpu|the_cpu_0|D_ctrl_alu_subtract~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_alu_sub~0 .lut_mask = 16'hCC80;
defparam \qlab5_cpu|the_cpu_0|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_alu_sub (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_alu_sub~0_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ));

// Location: LCCOMB_X15_Y9_N14
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_arith_result[0]~3 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout  = (\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & ((\qlab5_cpu|the_cpu_0|Add1~0_combout ))) # (!\qlab5_cpu|the_cpu_0|E_alu_sub~regout  & (\qlab5_cpu|the_cpu_0|Add2~0_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|E_alu_sub~regout ),
	.datac(\qlab5_cpu|the_cpu_0|Add2~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_arith_result[0]~3 .lut_mask = 16'hFC30;
defparam \qlab5_cpu|the_cpu_0|E_arith_result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[0]~13 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [0] & ((\qlab5_cpu|the_cpu_0|E_src2 [0]) # (!\qlab5_cpu|the_cpu_0|R_logic_op [0]))) # (!\qlab5_cpu|the_cpu_0|E_src1 [0] & (\qlab5_cpu|the_cpu_0|E_src2 [0] & 
// !\qlab5_cpu|the_cpu_0|R_logic_op [0]))

	.dataa(\qlab5_cpu|the_cpu_0|E_src1 [0]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [0]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[0]~13 .lut_mask = 16'hA0FA;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[0]~14 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout  = (\qlab5_cpu|the_cpu_0|R_logic_op [0] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1] & (\qlab5_cpu|the_cpu_0|Add2~0_combout )) # (!\qlab5_cpu|the_cpu_0|R_logic_op [1] & 
// ((\qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout ))))) # (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((!\qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout )))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.datac(\qlab5_cpu|the_cpu_0|Add2~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[0]~13_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[0]~14 .lut_mask = 16'hE691;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[0]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[0]~12_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout ))) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_arith_result[0]~3_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|E_logic_result[0]~14_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[0]~12 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[0]~12_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [0]));

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[0]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[0]~0_combout  = (!\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout  & ((\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & (\qlab5_cpu|the_cpu_0|W_control_rd_data [0])) # (!\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout  & 
// ((\qlab5_cpu|the_cpu_0|W_alu_result [0])))))

	.dataa(\qlab5_cpu|the_cpu_0|W_control_rd_data [0]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [0]),
	.datac(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[0]~0 .lut_mask = 16'h0A0C;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_wr_data[0]~1 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_wr_data[0]~1_combout  = (\qlab5_cpu|the_cpu_0|W_wr_data[0]~0_combout ) # ((\qlab5_cpu|the_cpu_0|W_cmp_result~regout  & \qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_cmp_result~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|W_wr_data[0]~0_combout ),
	.datad(\qlab5_cpu|the_cpu_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_wr_data[0]~1 .lut_mask = 16'hFAF0;
defparam \qlab5_cpu|the_cpu_0|W_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[0]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[0]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|d_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N17
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [0]));

// Location: LCFF_X22_Y8_N11
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [0]));

// Location: LCCOMB_X15_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_ctrl_ld (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_ctrl_ld~combout  = (\qlab5_cpu|the_cpu_0|D_iw [0] & (\qlab5_cpu|the_cpu_0|D_iw [1] & ((\qlab5_cpu|the_cpu_0|D_iw [2]) # (!\qlab5_cpu|the_cpu_0|D_iw [4]))))

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [2]),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.datac(\qlab5_cpu|the_cpu_0|D_iw [0]),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_ctrl_ld~combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_ctrl_ld .lut_mask = 16'hB000;
defparam \qlab5_cpu|the_cpu_0|D_ctrl_ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N1
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|R_ctrl_ld (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_ctrl_ld~combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ));

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|comb~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|comb~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout  & \qlab5_cpu|the_cpu_0|W_valid~regout )

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|R_ctrl_ld~regout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|W_valid~regout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|comb~0 .lut_mask = 16'hCC00;
defparam \qlab5_cpu|the_cpu_0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[1]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[1]~feeder_combout  = \qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \qlab5_cpu|the_cpu_0|d_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N3
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [1]));

// Location: LCFF_X22_Y8_N19
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [4]));

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|Equal133~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|Equal133~0_combout  = (!\qlab5_cpu|the_cpu_0|D_iw [3] & !\qlab5_cpu|the_cpu_0|D_iw [4])

	.dataa(\qlab5_cpu|the_cpu_0|D_iw [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|Equal133~0 .lut_mask = 16'h0055;
defparam \qlab5_cpu|the_cpu_0|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|d_writedata[24]~5 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout  = (\qlab5_cpu|the_cpu_0|Equal133~0_combout  & (\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0])) # (!\qlab5_cpu|the_cpu_0|Equal133~0_combout  & 
// ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [8])))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0|Equal133~0_combout ),
	.datac(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [0]),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|d_writedata[24]~5 .lut_mask = 16'hF3C0;
defparam \qlab5_cpu|the_cpu_0|d_writedata[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N27
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|d_writedata[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|d_writedata[24]~5_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|d_writedata [8]));

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|D_iw[8]~feeder (
// Equation(s):
// \qlab5_cpu|the_cpu_0|D_iw[8]~feeder_combout  = \qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\qlab5_cpu|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|D_iw[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|D_iw[8]~feeder .lut_mask = 16'hFF00;
defparam \qlab5_cpu|the_cpu_0|D_iw[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N21
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|D_iw[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|D_iw[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\qlab5_cpu|the_cpu_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|D_iw [8]));

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_src1[4]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_src1[4]~0_combout  = (\qlab5_cpu|the_cpu_0|R_src1~40_combout  & ((\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [4]))) # (!\qlab5_cpu|the_cpu_0|R_src1~40_combout  & (\qlab5_cpu|the_cpu_0|D_iw [8]))

	.dataa(\qlab5_cpu|the_cpu_0|R_src1~40_combout ),
	.datab(\qlab5_cpu|the_cpu_0|D_iw [8]),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_src1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_src1[4]~0 .lut_mask = 16'hEE44;
defparam \qlab5_cpu|the_cpu_0|E_src1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N13
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|E_src1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|E_src1[4]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\qlab5_cpu|the_cpu_0|R_src1~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|E_src1 [4]));

// Location: LCCOMB_X17_Y9_N20
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|E_logic_result[4]~12 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout  = (\qlab5_cpu|the_cpu_0|E_src1 [4] & (\qlab5_cpu|the_cpu_0|R_logic_op [1] $ (((\qlab5_cpu|the_cpu_0|R_logic_op [0] & \qlab5_cpu|the_cpu_0|E_src2 [4]))))) # (!\qlab5_cpu|the_cpu_0|E_src1 [4] & 
// ((\qlab5_cpu|the_cpu_0|E_src2 [4] & ((\qlab5_cpu|the_cpu_0|R_logic_op [1]))) # (!\qlab5_cpu|the_cpu_0|E_src2 [4] & (!\qlab5_cpu|the_cpu_0|R_logic_op [0] & !\qlab5_cpu|the_cpu_0|R_logic_op [1]))))

	.dataa(\qlab5_cpu|the_cpu_0|R_logic_op [0]),
	.datab(\qlab5_cpu|the_cpu_0|E_src1 [4]),
	.datac(\qlab5_cpu|the_cpu_0|E_src2 [4]),
	.datad(\qlab5_cpu|the_cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|E_logic_result[4]~12 .lut_mask = 16'h7C81;
defparam \qlab5_cpu|the_cpu_0|E_logic_result[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \qlab5_cpu|the_cpu_0|W_alu_result[4]~0 (
// Equation(s):
// \qlab5_cpu|the_cpu_0|W_alu_result[4]~0_combout  = (\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & (\qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout )) # (!\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout  & ((\qlab5_cpu|the_cpu_0|F_pc[2]~0_combout )))

	.dataa(\qlab5_cpu|the_cpu_0|R_ctrl_logic~regout ),
	.datab(\qlab5_cpu|the_cpu_0|E_logic_result[4]~12_combout ),
	.datac(vcc),
	.datad(\qlab5_cpu|the_cpu_0|F_pc[2]~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_cpu_0|W_alu_result[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_cpu_0|W_alu_result[4]~0 .lut_mask = 16'hDD88;
defparam \qlab5_cpu|the_cpu_0|W_alu_result[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N25
cycloneii_lcell_ff \qlab5_cpu|the_cpu_0|W_alu_result[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_cpu_0|W_alu_result[4]~0_combout ),
	.sdata(\qlab5_cpu|the_cpu_0|E_shift_rot_result [4]),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(\qlab5_cpu|the_cpu_0|E_alu_result~36_combout ),
	.sload(\qlab5_cpu|the_cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_cpu_0|W_alu_result [4]));

// Location: LCCOMB_X21_Y9_N0
cycloneii_lcell_comb \qlab5_cpu|the_pio_0|wr_strobe~0 (
// Equation(s):
// \qlab5_cpu|the_pio_0|wr_strobe~0_combout  = (!\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout  & (\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout  & \qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ))

	.dataa(vcc),
	.datab(\qlab5_cpu|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout ),
	.datac(\qlab5_cpu|the_cpu_0|the_cpu_0_test_bench|d_write~regout ),
	.datad(\qlab5_cpu|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0|wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0|wr_strobe~0 .lut_mask = 16'h3000;
defparam \qlab5_cpu|the_pio_0|wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \qlab5_cpu|the_pio_0|always0~0 (
// Equation(s):
// \qlab5_cpu|the_pio_0|always0~0_combout  = (!\qlab5_cpu|the_cpu_0|W_alu_result [3] & (\qlab5_cpu|the_cpu_0|d_writedata [0] & \qlab5_cpu|the_pio_0|wr_strobe~0_combout ))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [3]),
	.datab(vcc),
	.datac(\qlab5_cpu|the_cpu_0|d_writedata [0]),
	.datad(\qlab5_cpu|the_pio_0|wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0|always0~0 .lut_mask = 16'h5000;
defparam \qlab5_cpu|the_pio_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \qlab5_cpu|the_pio_0|data_out~0 (
// Equation(s):
// \qlab5_cpu|the_pio_0|data_out~0_combout  = (\qlab5_cpu|the_pio_0|data_out~regout  & ((!\qlab5_cpu|the_pio_0|wr_strobe~0_combout ) # (!\qlab5_cpu|the_pio_0|Equal2~0_combout )))

	.dataa(\qlab5_cpu|the_pio_0|data_out~regout ),
	.datab(vcc),
	.datac(\qlab5_cpu|the_pio_0|Equal2~0_combout ),
	.datad(\qlab5_cpu|the_pio_0|wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0|data_out~0 .lut_mask = 16'h0AAA;
defparam \qlab5_cpu|the_pio_0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \qlab5_cpu|the_pio_0|data_out~1 (
// Equation(s):
// \qlab5_cpu|the_pio_0|data_out~1_combout  = (\qlab5_cpu|the_pio_0|always0~0_combout  & (((!\qlab5_cpu|the_cpu_0|W_alu_result [4] & \qlab5_cpu|the_pio_0|data_out~0_combout )) # (!\qlab5_cpu|the_cpu_0|W_alu_result [2]))) # 
// (!\qlab5_cpu|the_pio_0|always0~0_combout  & (((\qlab5_cpu|the_pio_0|data_out~0_combout ))))

	.dataa(\qlab5_cpu|the_cpu_0|W_alu_result [2]),
	.datab(\qlab5_cpu|the_cpu_0|W_alu_result [4]),
	.datac(\qlab5_cpu|the_pio_0|always0~0_combout ),
	.datad(\qlab5_cpu|the_pio_0|data_out~0_combout ),
	.cin(gnd),
	.combout(\qlab5_cpu|the_pio_0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \qlab5_cpu|the_pio_0|data_out~1 .lut_mask = 16'h7F50;
defparam \qlab5_cpu|the_pio_0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N25
cycloneii_lcell_ff \qlab5_cpu|the_pio_0|data_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\qlab5_cpu|the_pio_0|data_out~1_combout ),
	.sdata(gnd),
	.aclr(!\qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch|data_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\qlab5_cpu|the_pio_0|data_out~regout ));

// Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out~I (
	.datain(\qlab5_cpu|the_pio_0|data_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out));
// synopsys translate_off
defparam \data_out~I .input_async_reset = "none";
defparam \data_out~I .input_power_up = "low";
defparam \data_out~I .input_register_mode = "none";
defparam \data_out~I .input_sync_reset = "none";
defparam \data_out~I .oe_async_reset = "none";
defparam \data_out~I .oe_power_up = "low";
defparam \data_out~I .oe_register_mode = "none";
defparam \data_out~I .oe_sync_reset = "none";
defparam \data_out~I .operation_mode = "output";
defparam \data_out~I .output_async_reset = "none";
defparam \data_out~I .output_power_up = "low";
defparam \data_out~I .output_register_mode = "none";
defparam \data_out~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
