Fitter report for 2048
Fri Aug 28 23:12:59 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Aug 28 23:12:59 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; 2048                                        ;
; Top-level Entity Name              ; Final2048                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 60 / 114,480 ( < 1 % )                      ;
;     Total combinational functions  ; 60 / 114,480 ( < 1 % )                      ;
;     Dedicated logic registers      ; 20 / 114,480 ( < 1 % )                      ;
; Total registers                    ; 31                                          ;
; Total pins                         ; 128 / 529 ( 24 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; Node                                                ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                 ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; Reset_h                                             ; Inverted        ; Register Packing ; Fast Input Register assignment  ; Q         ;                ;                                                                  ;                  ;                       ;
; Reset_h                                             ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; KEY[0]~input                                                     ; O                ;                       ;
; VGA_controller:vga_controller_instance|VGA_BLANK_N  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_BLANK_N~output                                               ; I                ;                       ;
; VGA_controller:vga_controller_instance|VGA_HS       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_HS~output                                                    ; I                ;                       ;
; VGA_controller:vga_controller_instance|VGA_VS       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_VS~output                                                    ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[3] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[3]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[3] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[0]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[3] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[4] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[4]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[4] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[1]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[4] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[5] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[5]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[5] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[2]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[5] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[6] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[6]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[6] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[3]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[6] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[7] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[7]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[7] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[4]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[7] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[8] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[8]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[8] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[5]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[8] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
; VGA_controller:vga_controller_instance|h_counter[9] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_controller:vga_controller_instance|h_counter[9]~_Duplicate_1 ; Q                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[9] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; VGA_B[6]~output                                                  ; I                ;                       ;
; VGA_controller:vga_controller_instance|h_counter[9] ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                  ;                  ;                       ;
+-----------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                         ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+
; Name                    ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+
; Location                ;                ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment ;
; Location                ;                ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment ;
; Location                ;                ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment ;
; Location                ;                ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[0]        ; PIN_J10       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[1]        ; PIN_J14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[2]        ; PIN_H13       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[3]        ; PIN_H14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[4]        ; PIN_F14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[5]        ; PIN_E10       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[6]        ; PIN_D9        ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment ;
; Location                ;                ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment ;
; Location                ;                ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment ;
; Location                ;                ;              ; FL_RESET_N       ; PIN_AE11      ; QSF Assignment ;
; Location                ;                ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment ;
; Location                ;                ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment ;
; Location                ;                ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment ;
; Location                ;                ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment ;
; Location                ;                ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment ;
; Location                ;                ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment ;
; Location                ;                ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment ;
; Location                ;                ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment ;
; Location                ;                ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment ;
; Location                ;                ;              ; LEDG[0]          ; PIN_E21       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[1]          ; PIN_E22       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[2]          ; PIN_E25       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[3]          ; PIN_E24       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[4]          ; PIN_H21       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[5]          ; PIN_G20       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[6]          ; PIN_G22       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[7]          ; PIN_G21       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[0]          ; PIN_G19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[10]         ; PIN_J15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[11]         ; PIN_H16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[12]         ; PIN_J16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[13]         ; PIN_H17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[14]         ; PIN_F15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[15]         ; PIN_G15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[16]         ; PIN_G16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[17]         ; PIN_H15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[1]          ; PIN_F19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[2]          ; PIN_E19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[3]          ; PIN_F21       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[4]          ; PIN_F18       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[5]          ; PIN_E18       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[6]          ; PIN_J19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[7]          ; PIN_H19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[8]          ; PIN_J17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[9]          ; PIN_G17       ; QSF Assignment ;
; Location                ;                ;              ; NETCLK_25        ; PIN_A14       ; QSF Assignment ;
; Location                ;                ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_OE_N         ; PIN_B3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_WE_N         ; PIN_A4        ; QSF Assignment ;
; Location                ;                ;              ; PS2_KBCLK        ; PIN_G6        ; QSF Assignment ;
; Location                ;                ;              ; PS2_KBDAT        ; PIN_H5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_MSCLK        ; PIN_G5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_MSDAT        ; PIN_F5        ; QSF Assignment ;
; Location                ;                ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment ;
; Location                ;                ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment ;
; Location                ;                ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment ;
; Location                ;                ;              ; SW[0]            ; PIN_AB28      ; QSF Assignment ;
; Location                ;                ;              ; SW[10]           ; PIN_AC24      ; QSF Assignment ;
; Location                ;                ;              ; SW[11]           ; PIN_AB24      ; QSF Assignment ;
; Location                ;                ;              ; SW[12]           ; PIN_AB23      ; QSF Assignment ;
; Location                ;                ;              ; SW[13]           ; PIN_AA24      ; QSF Assignment ;
; Location                ;                ;              ; SW[14]           ; PIN_AA23      ; QSF Assignment ;
; Location                ;                ;              ; SW[15]           ; PIN_AA22      ; QSF Assignment ;
; Location                ;                ;              ; SW[16]           ; PIN_Y24       ; QSF Assignment ;
; Location                ;                ;              ; SW[17]           ; PIN_Y23       ; QSF Assignment ;
; Location                ;                ;              ; SW[1]            ; PIN_AC28      ; QSF Assignment ;
; Location                ;                ;              ; SW[2]            ; PIN_AC27      ; QSF Assignment ;
; Location                ;                ;              ; SW[3]            ; PIN_AD27      ; QSF Assignment ;
; Location                ;                ;              ; SW[4]            ; PIN_AB27      ; QSF Assignment ;
; Location                ;                ;              ; SW[5]            ; PIN_AC26      ; QSF Assignment ;
; Location                ;                ;              ; SW[6]            ; PIN_AD26      ; QSF Assignment ;
; Location                ;                ;              ; SW[7]            ; PIN_AB26      ; QSF Assignment ;
; Location                ;                ;              ; SW[8]            ; PIN_AC25      ; QSF Assignment ;
; Location                ;                ;              ; SW[9]            ; PIN_AB25      ; QSF Assignment ;
; Location                ;                ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment ;
; Location                ;                ;              ; TD_HS            ; PIN_E5        ; QSF Assignment ;
; Location                ;                ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment ;
; Location                ;                ;              ; TD_VS            ; PIN_E4        ; QSF Assignment ;
; Location                ;                ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment ;
; Location                ;                ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment ;
; Location                ;                ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment ;
; Location                ;                ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment ;
; I/O Maximum Toggle Rate ; Final2048      ;              ; HEX2             ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; Final2048      ;              ; HEX3             ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; Final2048      ;              ; SW               ; 0 MHz         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; EXT_IO[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX2[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX6[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HEX7[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDG[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[10]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[11]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[12]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[13]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[14]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[15]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[16]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[17]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; LEDR[9]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; NETCLK_25        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_OE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; OTG_WE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; PS2_KBCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; PS2_KBDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; PS2_MSCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; PS2_MSDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_CE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_LB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_OE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_UB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[0]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[10]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[11]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[12]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[13]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[14]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[15]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[16]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[17]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[1]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[2]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[3]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[4]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[5]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[6]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[7]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[8]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; SW[9]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; Final2048      ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 402 ) ; 0.00 % ( 0 / 402 )         ; 0.00 % ( 0 / 402 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 402 ) ; 0.00 % ( 0 / 402 )         ; 0.00 % ( 0 / 402 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 390 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ECE385Lab/final/output_files/2048.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 60 / 114,480 ( < 1 % ) ;
;     -- Combinational with no register       ; 40                     ;
;     -- Register only                        ; 0                      ;
;     -- Combinational with a register        ; 20                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 24                     ;
;     -- 3 input functions                    ; 6                      ;
;     -- <=2 input functions                  ; 30                     ;
;     -- Register only                        ; 0                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 42                     ;
;     -- arithmetic mode                      ; 18                     ;
;                                             ;                        ;
; Total registers*                            ; 31 / 117,053 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 20 / 114,480 ( < 1 % ) ;
;     -- I/O registers                        ; 11 / 2,573 ( < 1 % )   ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 4 / 7,155 ( < 1 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 128 / 529 ( 24 % )     ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 432 ( 0 % )        ;
; Total block memory bits                     ; 0 / 3,981,312 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 3,981,312 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )        ;
; PLLs                                        ; 1 / 4 ( 25 % )         ;
; Global signals                              ; 1                      ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0.0% / 0.0% / 0.0%     ;
; Peak interconnect usage (total/H/V)         ; 0.3% / 0.4% / 0.2%     ;
; Maximum fan-out                             ; 31                     ;
; Highest non-global fan-out                  ; 24                     ;
; Total fan-out                               ; 433                    ;
; Average fan-out                             ; 1.06                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 60 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 40                    ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;     -- Combinational with a register        ; 20                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 24                    ; 0                              ;
;     -- 3 input functions                    ; 6                     ; 0                              ;
;     -- <=2 input functions                  ; 30                    ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 42                    ; 0                              ;
;     -- arithmetic mode                      ; 18                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 31                    ; 0                              ;
;     -- Dedicated logic registers            ; 20 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 22                    ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 4 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 128                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
; Double Data Rate I/O output circuitry       ; 10 / 516 ( 1 % )      ; 0 / 516 ( 0 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 79                    ; 1                              ;
;     -- Registered Input Connections         ; 30                    ; 0                              ;
;     -- Output Connections                   ; 49                    ; 31                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 426                   ; 39                             ;
;     -- Registered Connections               ; 101                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 96                    ; 32                             ;
;     -- hard_block:auto_generated_inst       ; 32                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 6                     ; 1                              ;
;     -- Output Ports                         ; 74                    ; 1                              ;
;     -- Bidir Ports                          ; 48                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 24                 ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]   ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]   ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; OTG_INT  ; Y1    ; 2        ; 0            ; 36           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V7    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T4    ; 2        ; 0            ; 33           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U6    ; 2        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V6    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]       ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]       ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]       ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]       ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]       ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]       ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]       ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]       ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]       ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]       ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]       ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]       ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]       ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]       ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OTG_ADDR[0]   ; H7    ; 1        ; 0            ; 68           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OTG_ADDR[1]   ; C3    ; 8        ; 1            ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OTG_CS_N      ; A3    ; 8        ; 5            ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OTG_RD_N      ; AB15  ; 4        ; 67           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_RST_N     ; C5    ; 8        ; 3            ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OTG_WR_N      ; AA23  ; 5        ; 115          ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_BLANK_N   ; F11   ; 8        ; 31           ; 73           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B10   ; 8        ; 38           ; 73           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; A10   ; 8        ; 38           ; 73           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; C11   ; 8        ; 23           ; 73           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; B11   ; 8        ; 42           ; 73           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; A11   ; 8        ; 42           ; 73           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; C12   ; 8        ; 52           ; 73           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; D11   ; 8        ; 23           ; 73           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; C8    ; 8        ; 16           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F10   ; 8        ; 20           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; C9    ; 8        ; 23           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; G13   ; 8        ; 38           ; 73           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; H8    ; 8        ; 11           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; H10   ; 8        ; 20           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; C13   ; 8        ; 54           ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; DRAM_DQ[0]   ; W3    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]  ; AB1   ; 2        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]  ; AA3   ; 2        ; 0            ; 19           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]  ; AB2   ; 2        ; 0            ; 27           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]  ; AC1   ; 2        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]  ; AB3   ; 2        ; 0            ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]  ; AC2   ; 2        ; 0            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[16]  ; M8    ; 1        ; 0            ; 45           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[17]  ; L8    ; 1        ; 0            ; 48           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[18]  ; P2    ; 1        ; 0            ; 43           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[19]  ; N3    ; 1        ; 0            ; 46           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]   ; W2    ; 2        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[20]  ; N4    ; 1        ; 0            ; 46           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[21]  ; M4    ; 1        ; 0            ; 52           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[22]  ; M7    ; 1        ; 0            ; 45           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[23]  ; L7    ; 1        ; 0            ; 47           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[24]  ; U5    ; 2        ; 0            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[25]  ; R7    ; 2        ; 0            ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[26]  ; R1    ; 2        ; 0            ; 35           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[27]  ; R2    ; 2        ; 0            ; 35           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[28]  ; R3    ; 2        ; 0            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[29]  ; T3    ; 2        ; 0            ; 32           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]   ; V4    ; 2        ; 0            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[30]  ; U4    ; 2        ; 0            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[31]  ; U1    ; 2        ; 0            ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]   ; W1    ; 2        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]   ; V3    ; 2        ; 0            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]   ; V2    ; 2        ; 0            ; 28           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]   ; V1    ; 2        ; 0            ; 28           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]   ; U3    ; 2        ; 0            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]   ; Y3    ; 2        ; 0            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]   ; Y4    ; 2        ; 0            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[0]  ; J6    ; 1        ; 0            ; 50           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[10] ; G1    ; 1        ; 0            ; 55           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[11] ; G2    ; 1        ; 0            ; 55           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[12] ; G3    ; 1        ; 0            ; 63           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[13] ; F1    ; 1        ; 0            ; 59           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[14] ; F3    ; 1        ; 0            ; 66           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[15] ; G4    ; 1        ; 0            ; 63           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[1]  ; K4    ; 1        ; 0            ; 53           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[2]  ; J5    ; 1        ; 0            ; 50           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[3]  ; K3    ; 1        ; 0            ; 53           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[4]  ; J4    ; 1        ; 0            ; 57           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[5]  ; J3    ; 1        ; 0            ; 57           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[6]  ; J7    ; 1        ; 0            ; 49           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[7]  ; H6    ; 1        ; 0            ; 64           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[8]  ; H3    ; 1        ; 0            ; 62           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; OTG_DATA[9]  ; H4    ; 1        ; 0            ; 62           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; VGA_B[5]                ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; VGA_B[7]                ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; VGA_B[4]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; VGA_B[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 32 / 56 ( 57 % ) ; 3.3V          ; --           ;
; 2        ; 47 / 63 ( 75 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 3.3V          ; --           ;
; 4        ; 1 / 71 ( 1 % )   ; 2.5V          ; --           ;
; 5        ; 8 / 65 ( 12 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 58 ( 16 % )  ; 2.5V          ; --           ;
; 7        ; 3 / 72 ( 4 % )   ; 2.5V          ; --           ;
; 8        ; 32 / 71 ( 45 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; OTG_CS_N                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; VGA_B[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 482        ; 8        ; VGA_CLK                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; OTG_WR_N                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; OTG_RD_N                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; VGA_G[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; OTG_ADDR[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; OTG_RST_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; VGA_G[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 510        ; 8        ; VGA_G[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 495        ; 8        ; VGA_SYNC_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; VGA_B[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; VGA_B[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; VGA_B[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; OTG_DATA[13]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; OTG_DATA[14]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; VGA_G[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 500        ; 8        ; VGA_BLANK_N                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 498        ; 8        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; OTG_DATA[10]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 25         ; 1        ; OTG_DATA[11]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ; 13         ; 1        ; OTG_DATA[12]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 12         ; 1        ; OTG_DATA[15]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; VGA_R[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 506        ; 8        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; OTG_DATA[8]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 14         ; 1        ; OTG_DATA[9]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; OTG_DATA[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 4          ; 1        ; OTG_ADDR[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ; 529        ; 8        ; VGA_R[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; VGA_R[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; OTG_DATA[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 22         ; 1        ; OTG_DATA[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ; 36         ; 1        ; OTG_DATA[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 35         ; 1        ; OTG_DATA[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 37         ; 1        ; OTG_DATA[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; VGA_R[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; OTG_DATA[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K4       ; 29         ; 1        ; OTG_DATA[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; DRAM_DQ[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; DRAM_DQ[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; DRAM_DQ[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; DRAM_DQ[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; DRAM_DQ[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; DRAM_DQ[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; DRAM_DQ[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; DRAM_DQ[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; OTG_INT                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; vga_clk_instance|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                                  ;
; Switchover type               ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                            ;
; Input frequency 1             ; --                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                                ;
; VCO phase shift step          ; 208 ps                                                                              ;
; VCO multiply                  ; --                                                                                  ;
; VCO divide                    ; --                                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                                            ;
; Freq max lock                 ; 54.18 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                   ;
; M Initial                     ; 1                                                                                   ;
; M value                       ; 12                                                                                  ;
; N value                       ; 1                                                                                   ;
; Charge pump current           ; setting 1                                                                           ;
; Loop filter resistance        ; setting 27                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                  ;
; Bandwidth type                ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                               ;
; Inclk0 signal                 ; CLOCK_50                                                                            ;
; Inclk1 signal                 ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ;
; Inclk1 signal type            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                 ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength               ;
; VGA_R[1]      ; Missing drive strength               ;
; VGA_R[2]      ; Missing drive strength               ;
; VGA_R[3]      ; Missing drive strength               ;
; VGA_R[4]      ; Missing drive strength               ;
; VGA_R[5]      ; Missing drive strength               ;
; VGA_R[6]      ; Missing drive strength               ;
; VGA_R[7]      ; Missing drive strength               ;
; VGA_G[0]      ; Missing drive strength               ;
; VGA_G[1]      ; Missing drive strength               ;
; VGA_G[2]      ; Missing drive strength               ;
; VGA_G[3]      ; Missing drive strength               ;
; VGA_G[4]      ; Missing drive strength               ;
; VGA_G[5]      ; Missing drive strength               ;
; VGA_G[6]      ; Missing drive strength               ;
; VGA_G[7]      ; Missing drive strength               ;
; VGA_B[0]      ; Missing drive strength               ;
; VGA_B[1]      ; Missing drive strength               ;
; VGA_B[2]      ; Missing drive strength               ;
; VGA_B[3]      ; Missing drive strength               ;
; VGA_B[4]      ; Missing drive strength               ;
; VGA_B[5]      ; Missing drive strength               ;
; VGA_B[6]      ; Missing drive strength               ;
; VGA_B[7]      ; Missing drive strength               ;
; VGA_CLK       ; Missing drive strength               ;
; VGA_SYNC_N    ; Missing drive strength               ;
; VGA_BLANK_N   ; Missing drive strength               ;
; VGA_VS        ; Missing drive strength               ;
; VGA_HS        ; Missing drive strength               ;
; OTG_ADDR[0]   ; Missing drive strength               ;
; OTG_ADDR[1]   ; Missing drive strength               ;
; OTG_CS_N      ; Missing drive strength               ;
; OTG_RD_N      ; Incomplete set of assignments        ;
; OTG_WR_N      ; Incomplete set of assignments        ;
; OTG_RST_N     ; Missing drive strength               ;
; OTG_INT       ; Incomplete set of assignments        ;
; DRAM_ADDR[0]  ; Missing drive strength               ;
; DRAM_ADDR[1]  ; Missing drive strength               ;
; DRAM_ADDR[2]  ; Missing drive strength               ;
; DRAM_ADDR[3]  ; Missing drive strength               ;
; DRAM_ADDR[4]  ; Missing drive strength               ;
; DRAM_ADDR[5]  ; Missing drive strength               ;
; DRAM_ADDR[6]  ; Missing drive strength               ;
; DRAM_ADDR[7]  ; Missing drive strength               ;
; DRAM_ADDR[8]  ; Missing drive strength               ;
; DRAM_ADDR[9]  ; Missing drive strength               ;
; DRAM_ADDR[10] ; Missing drive strength               ;
; DRAM_ADDR[11] ; Missing drive strength               ;
; DRAM_ADDR[12] ; Missing drive strength               ;
; DRAM_BA[0]    ; Missing drive strength               ;
; DRAM_BA[1]    ; Missing drive strength               ;
; DRAM_DQM[0]   ; Missing drive strength               ;
; DRAM_DQM[1]   ; Missing drive strength               ;
; DRAM_DQM[2]   ; Missing drive strength               ;
; DRAM_DQM[3]   ; Missing drive strength               ;
; DRAM_RAS_N    ; Missing drive strength               ;
; DRAM_CAS_N    ; Missing drive strength               ;
; DRAM_CKE      ; Missing drive strength               ;
; DRAM_WE_N     ; Missing drive strength               ;
; DRAM_CS_N     ; Missing drive strength               ;
; DRAM_CLK      ; Missing drive strength               ;
; OTG_DATA[0]   ; Missing drive strength               ;
; OTG_DATA[1]   ; Missing drive strength               ;
; OTG_DATA[2]   ; Missing drive strength               ;
; OTG_DATA[3]   ; Missing drive strength               ;
; OTG_DATA[4]   ; Missing drive strength               ;
; OTG_DATA[5]   ; Missing drive strength               ;
; OTG_DATA[6]   ; Missing drive strength               ;
; OTG_DATA[7]   ; Missing drive strength               ;
; OTG_DATA[8]   ; Missing drive strength               ;
; OTG_DATA[9]   ; Missing drive strength               ;
; OTG_DATA[10]  ; Missing drive strength               ;
; OTG_DATA[11]  ; Missing drive strength               ;
; OTG_DATA[12]  ; Missing drive strength               ;
; OTG_DATA[13]  ; Missing drive strength               ;
; OTG_DATA[14]  ; Missing drive strength               ;
; OTG_DATA[15]  ; Missing drive strength               ;
; DRAM_DQ[0]    ; Missing drive strength               ;
; DRAM_DQ[1]    ; Missing drive strength               ;
; DRAM_DQ[2]    ; Missing drive strength               ;
; DRAM_DQ[3]    ; Missing drive strength               ;
; DRAM_DQ[4]    ; Missing drive strength               ;
; DRAM_DQ[5]    ; Missing drive strength               ;
; DRAM_DQ[6]    ; Missing drive strength               ;
; DRAM_DQ[7]    ; Missing drive strength               ;
; DRAM_DQ[8]    ; Missing drive strength               ;
; DRAM_DQ[9]    ; Missing drive strength               ;
; DRAM_DQ[10]   ; Missing drive strength               ;
; DRAM_DQ[11]   ; Missing drive strength               ;
; DRAM_DQ[12]   ; Missing drive strength               ;
; DRAM_DQ[13]   ; Missing drive strength               ;
; DRAM_DQ[14]   ; Missing drive strength               ;
; DRAM_DQ[15]   ; Missing drive strength               ;
; DRAM_DQ[16]   ; Missing drive strength               ;
; DRAM_DQ[17]   ; Missing drive strength               ;
; DRAM_DQ[18]   ; Missing drive strength               ;
; DRAM_DQ[19]   ; Missing drive strength               ;
; DRAM_DQ[20]   ; Missing drive strength               ;
; DRAM_DQ[21]   ; Missing drive strength               ;
; DRAM_DQ[22]   ; Missing drive strength               ;
; DRAM_DQ[23]   ; Missing drive strength               ;
; DRAM_DQ[24]   ; Missing drive strength               ;
; DRAM_DQ[25]   ; Missing drive strength               ;
; DRAM_DQ[26]   ; Missing drive strength               ;
; DRAM_DQ[27]   ; Missing drive strength               ;
; DRAM_DQ[28]   ; Missing drive strength               ;
; DRAM_DQ[29]   ; Missing drive strength               ;
; DRAM_DQ[30]   ; Missing drive strength               ;
; DRAM_DQ[31]   ; Missing drive strength               ;
; OTG_RD_N      ; Missing location assignment          ;
; OTG_WR_N      ; Missing location assignment          ;
; OTG_INT       ; Missing location assignment          ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                       ; Entity Name    ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+----------------+--------------+
; |Final2048                                  ; 60 (0)      ; 20 (0)                    ; 11 (11)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 128  ; 0            ; 40 (0)       ; 0 (0)             ; 20 (0)           ; |Final2048                                                                                ; Final2048      ; work         ;
;    |VGA_controller:vga_controller_instance| ; 60 (60)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 20 (20)          ; |Final2048|VGA_controller:vga_controller_instance                                         ; VGA_controller ; work         ;
;    |vga_clk:vga_clk_instance|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Final2048|vga_clk:vga_clk_instance                                                       ; vga_clk        ; work         ;
;       |altpll:altpll_component|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Final2048|vga_clk:vga_clk_instance|altpll:altpll_component                               ; altpll         ; work         ;
;          |vga_clk_altpll:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Final2048|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated ; vga_clk_altpll ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; KEY[3]        ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_SYNC_N    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; VGA_BLANK_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; OTG_ADDR[0]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_ADDR[1]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_CS_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_RD_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_WR_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_RST_N     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_INT       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[0]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[1]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[2]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[3]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[4]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[5]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[6]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[7]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[8]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[9]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[10]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[11]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[12]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[13]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[14]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; OTG_DATA[15]  ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; KEY[0]        ; Input    ; --            ; --            ; (7) 1476 ps           ; --       ; --   ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY[1]              ;                   ;         ;
; KEY[2]              ;                   ;         ;
; KEY[3]              ;                   ;         ;
; OTG_INT             ;                   ;         ;
; OTG_DATA[0]         ;                   ;         ;
; OTG_DATA[1]         ;                   ;         ;
; OTG_DATA[2]         ;                   ;         ;
; OTG_DATA[3]         ;                   ;         ;
; OTG_DATA[4]         ;                   ;         ;
; OTG_DATA[5]         ;                   ;         ;
; OTG_DATA[6]         ;                   ;         ;
; OTG_DATA[7]         ;                   ;         ;
; OTG_DATA[8]         ;                   ;         ;
; OTG_DATA[9]         ;                   ;         ;
; OTG_DATA[10]        ;                   ;         ;
; OTG_DATA[11]        ;                   ;         ;
; OTG_DATA[12]        ;                   ;         ;
; OTG_DATA[13]        ;                   ;         ;
; OTG_DATA[14]        ;                   ;         ;
; OTG_DATA[15]        ;                   ;         ;
; DRAM_DQ[0]          ;                   ;         ;
; DRAM_DQ[1]          ;                   ;         ;
; DRAM_DQ[2]          ;                   ;         ;
; DRAM_DQ[3]          ;                   ;         ;
; DRAM_DQ[4]          ;                   ;         ;
; DRAM_DQ[5]          ;                   ;         ;
; DRAM_DQ[6]          ;                   ;         ;
; DRAM_DQ[7]          ;                   ;         ;
; DRAM_DQ[8]          ;                   ;         ;
; DRAM_DQ[9]          ;                   ;         ;
; DRAM_DQ[10]         ;                   ;         ;
; DRAM_DQ[11]         ;                   ;         ;
; DRAM_DQ[12]         ;                   ;         ;
; DRAM_DQ[13]         ;                   ;         ;
; DRAM_DQ[14]         ;                   ;         ;
; DRAM_DQ[15]         ;                   ;         ;
; DRAM_DQ[16]         ;                   ;         ;
; DRAM_DQ[17]         ;                   ;         ;
; DRAM_DQ[18]         ;                   ;         ;
; DRAM_DQ[19]         ;                   ;         ;
; DRAM_DQ[20]         ;                   ;         ;
; DRAM_DQ[21]         ;                   ;         ;
; DRAM_DQ[22]         ;                   ;         ;
; DRAM_DQ[23]         ;                   ;         ;
; DRAM_DQ[24]         ;                   ;         ;
; DRAM_DQ[25]         ;                   ;         ;
; DRAM_DQ[26]         ;                   ;         ;
; DRAM_DQ[27]         ;                   ;         ;
; DRAM_DQ[28]         ;                   ;         ;
; DRAM_DQ[29]         ;                   ;         ;
; DRAM_DQ[30]         ;                   ;         ;
; DRAM_DQ[31]         ;                   ;         ;
; CLOCK_50            ;                   ;         ;
; KEY[0]              ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+-----------------+---------+-------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location        ; Fan-Out ; Usage       ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+-----------------+---------+-------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                        ; PIN_Y2          ; 2       ; Clock       ; no     ; --                   ; --               ; --                        ;
; Reset_h                                                                                         ; FF_X115_Y40_N10 ; 24      ; Sync. clear ; no     ; --                   ; --               ; --                        ;
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1           ; 31      ; Clock       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+-----------------+---------+-------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 31      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 69 / 342,891 ( < 1 % ) ;
; C16 interconnects     ; 3 / 10,120 ( < 1 % )   ;
; C4 interconnects      ; 14 / 209,544 ( < 1 % ) ;
; Direct links          ; 44 / 342,891 ( < 1 % ) ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 29 / 119,088 ( < 1 % ) ;
; R24 interconnects     ; 10 / 9,963 ( < 1 % )   ;
; R4 interconnects      ; 32 / 289,782 ( < 1 % ) ;
+-----------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+---------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 15.00) ; Number of LABs  (Total = 4) ;
+---------------------------------------------+-----------------------------+
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 0                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 0                           ;
; 11                                          ; 0                           ;
; 12                                          ; 0                           ;
; 13                                          ; 0                           ;
; 14                                          ; 2                           ;
; 15                                          ; 0                           ;
; 16                                          ; 2                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 0.75) ; Number of LABs  (Total = 4) ;
+------------------------------------+-----------------------------+
; 1 Clock                            ; 3                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 20.00) ; Number of LABs  (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 1                           ;
; 17                                           ; 0                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 1                           ;
; 21                                           ; 1                           ;
; 22                                           ; 0                           ;
; 23                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+--------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 12.50) ; Number of LABs  (Total = 4) ;
+--------------------------------------------------+-----------------------------+
; 0                                                ; 0                           ;
; 1                                                ; 0                           ;
; 2                                                ; 0                           ;
; 3                                                ; 0                           ;
; 4                                                ; 0                           ;
; 5                                                ; 0                           ;
; 6                                                ; 0                           ;
; 7                                                ; 0                           ;
; 8                                                ; 0                           ;
; 9                                                ; 1                           ;
; 10                                               ; 0                           ;
; 11                                               ; 0                           ;
; 12                                               ; 0                           ;
; 13                                               ; 2                           ;
; 14                                               ; 0                           ;
; 15                                               ; 1                           ;
+--------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 11.75) ; Number of LABs  (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 1                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 1                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 1                           ;
; 15                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                     ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                       ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                       ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                       ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                       ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 18 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 18 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 125          ; 10           ; 125          ; 0            ; 0            ; 128       ; 125          ; 0            ; 128       ; 128       ; 0            ; 16           ; 0            ; 0            ; 54           ; 0            ; 16           ; 54           ; 0            ; 0            ; 48           ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 128       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 3            ; 118          ; 3            ; 128          ; 128          ; 0         ; 3            ; 128          ; 0         ; 0         ; 128          ; 112          ; 128          ; 128          ; 74           ; 128          ; 112          ; 74           ; 128          ; 128          ; 80           ; 112          ; 128          ; 128          ; 128          ; 128          ; 128          ; 0         ; 128          ; 128          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_RD_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_WR_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_RST_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_INT            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "2048"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/ECE385Lab/final/db/vga_clk_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] port File: D:/ECE385Lab/final/db/vga_clk_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 128 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'final.sdc'
Warning (332174): Ignored filter at final.sdc(42): altera_reserved_tck could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 42
Warning (332049): Ignored create_clock at final.sdc(42): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 42
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: D:/ECE385Lab/final/final.sdc Line: 42
Warning (332174): Ignored filter at final.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin File: D:/ECE385Lab/final/final.sdc Line: 50
Warning (332174): Ignored filter at final.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin File: D:/ECE385Lab/final/final.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at final.sdc(50): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 50
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  File: D:/ECE385Lab/final/final.sdc Line: 50
Warning (332049): Ignored create_generated_clock at final.sdc(50): Argument -source is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 50
Warning (332174): Ignored filter at final.sdc(51): m_lab7_soc|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin File: D:/ECE385Lab/final/final.sdc Line: 51
Critical Warning (332049): Ignored create_generated_clock at final.sdc(51): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 51
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}]  File: D:/ECE385Lab/final/final.sdc Line: 51
Warning (332049): Ignored create_generated_clock at final.sdc(51): Argument -source is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 51
Warning (332174): Ignored filter at final.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock File: D:/ECE385Lab/final/final.sdc Line: 70
Warning (332049): Ignored set_input_delay at final.sdc(70): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 70
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}] File: D:/ECE385Lab/final/final.sdc Line: 70
Warning (332049): Ignored set_input_delay at final.sdc(71): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 71
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}] File: D:/ECE385Lab/final/final.sdc Line: 71
Warning (332049): Ignored set_input_delay at final.sdc(72): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 72
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}] File: D:/ECE385Lab/final/final.sdc Line: 72
Warning (332049): Ignored set_input_delay at final.sdc(73): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 73
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}] File: D:/ECE385Lab/final/final.sdc Line: 73
Warning (332049): Ignored set_input_delay at final.sdc(74): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 74
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}] File: D:/ECE385Lab/final/final.sdc Line: 74
Warning (332049): Ignored set_input_delay at final.sdc(75): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 75
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}] File: D:/ECE385Lab/final/final.sdc Line: 75
Warning (332049): Ignored set_input_delay at final.sdc(76): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 76
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}] File: D:/ECE385Lab/final/final.sdc Line: 76
Warning (332049): Ignored set_input_delay at final.sdc(77): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 77
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}] File: D:/ECE385Lab/final/final.sdc Line: 77
Warning (332049): Ignored set_input_delay at final.sdc(78): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 78
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}] File: D:/ECE385Lab/final/final.sdc Line: 78
Warning (332049): Ignored set_input_delay at final.sdc(79): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 79
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}] File: D:/ECE385Lab/final/final.sdc Line: 79
Warning (332049): Ignored set_input_delay at final.sdc(80): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 80
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}] File: D:/ECE385Lab/final/final.sdc Line: 80
Warning (332049): Ignored set_input_delay at final.sdc(81): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 81
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}] File: D:/ECE385Lab/final/final.sdc Line: 81
Warning (332049): Ignored set_input_delay at final.sdc(82): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 82
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}] File: D:/ECE385Lab/final/final.sdc Line: 82
Warning (332049): Ignored set_input_delay at final.sdc(83): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 83
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}] File: D:/ECE385Lab/final/final.sdc Line: 83
Warning (332049): Ignored set_input_delay at final.sdc(84): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 84
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}] File: D:/ECE385Lab/final/final.sdc Line: 84
Warning (332049): Ignored set_input_delay at final.sdc(85): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 85
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}] File: D:/ECE385Lab/final/final.sdc Line: 85
Warning (332049): Ignored set_input_delay at final.sdc(86): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 86
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}] File: D:/ECE385Lab/final/final.sdc Line: 86
Warning (332049): Ignored set_input_delay at final.sdc(87): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 87
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}] File: D:/ECE385Lab/final/final.sdc Line: 87
Warning (332049): Ignored set_input_delay at final.sdc(88): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 88
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}] File: D:/ECE385Lab/final/final.sdc Line: 88
Warning (332049): Ignored set_input_delay at final.sdc(89): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 89
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}] File: D:/ECE385Lab/final/final.sdc Line: 89
Warning (332049): Ignored set_input_delay at final.sdc(90): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 90
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}] File: D:/ECE385Lab/final/final.sdc Line: 90
Warning (332049): Ignored set_input_delay at final.sdc(91): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 91
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}] File: D:/ECE385Lab/final/final.sdc Line: 91
Warning (332049): Ignored set_input_delay at final.sdc(92): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 92
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}] File: D:/ECE385Lab/final/final.sdc Line: 92
Warning (332049): Ignored set_input_delay at final.sdc(93): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 93
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}] File: D:/ECE385Lab/final/final.sdc Line: 93
Warning (332049): Ignored set_input_delay at final.sdc(94): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 94
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}] File: D:/ECE385Lab/final/final.sdc Line: 94
Warning (332049): Ignored set_input_delay at final.sdc(95): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 95
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}] File: D:/ECE385Lab/final/final.sdc Line: 95
Warning (332049): Ignored set_input_delay at final.sdc(96): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 96
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}] File: D:/ECE385Lab/final/final.sdc Line: 96
Warning (332049): Ignored set_input_delay at final.sdc(97): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 97
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}] File: D:/ECE385Lab/final/final.sdc Line: 97
Warning (332049): Ignored set_input_delay at final.sdc(98): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 98
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}] File: D:/ECE385Lab/final/final.sdc Line: 98
Warning (332049): Ignored set_input_delay at final.sdc(99): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 99
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}] File: D:/ECE385Lab/final/final.sdc Line: 99
Warning (332049): Ignored set_input_delay at final.sdc(100): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 100
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}] File: D:/ECE385Lab/final/final.sdc Line: 100
Warning (332049): Ignored set_input_delay at final.sdc(101): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 101
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}] File: D:/ECE385Lab/final/final.sdc Line: 101
Warning (332049): Ignored set_input_delay at final.sdc(102): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 102
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}] File: D:/ECE385Lab/final/final.sdc Line: 102
Warning (332049): Ignored set_input_delay at final.sdc(103): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 103
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}] File: D:/ECE385Lab/final/final.sdc Line: 103
Warning (332049): Ignored set_input_delay at final.sdc(104): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 104
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}] File: D:/ECE385Lab/final/final.sdc Line: 104
Warning (332049): Ignored set_input_delay at final.sdc(105): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 105
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}] File: D:/ECE385Lab/final/final.sdc Line: 105
Warning (332049): Ignored set_input_delay at final.sdc(106): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 106
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}] File: D:/ECE385Lab/final/final.sdc Line: 106
Warning (332049): Ignored set_input_delay at final.sdc(107): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 107
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}] File: D:/ECE385Lab/final/final.sdc Line: 107
Warning (332049): Ignored set_input_delay at final.sdc(108): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 108
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}] File: D:/ECE385Lab/final/final.sdc Line: 108
Warning (332049): Ignored set_input_delay at final.sdc(109): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 109
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}] File: D:/ECE385Lab/final/final.sdc Line: 109
Warning (332049): Ignored set_input_delay at final.sdc(110): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 110
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}] File: D:/ECE385Lab/final/final.sdc Line: 110
Warning (332049): Ignored set_input_delay at final.sdc(111): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 111
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}] File: D:/ECE385Lab/final/final.sdc Line: 111
Warning (332049): Ignored set_input_delay at final.sdc(112): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 112
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}] File: D:/ECE385Lab/final/final.sdc Line: 112
Warning (332049): Ignored set_input_delay at final.sdc(113): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 113
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}] File: D:/ECE385Lab/final/final.sdc Line: 113
Warning (332049): Ignored set_input_delay at final.sdc(114): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 114
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}] File: D:/ECE385Lab/final/final.sdc Line: 114
Warning (332049): Ignored set_input_delay at final.sdc(115): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 115
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}] File: D:/ECE385Lab/final/final.sdc Line: 115
Warning (332049): Ignored set_input_delay at final.sdc(116): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 116
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}] File: D:/ECE385Lab/final/final.sdc Line: 116
Warning (332049): Ignored set_input_delay at final.sdc(117): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 117
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}] File: D:/ECE385Lab/final/final.sdc Line: 117
Warning (332049): Ignored set_input_delay at final.sdc(118): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 118
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}] File: D:/ECE385Lab/final/final.sdc Line: 118
Warning (332049): Ignored set_input_delay at final.sdc(119): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 119
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}] File: D:/ECE385Lab/final/final.sdc Line: 119
Warning (332049): Ignored set_input_delay at final.sdc(120): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 120
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}] File: D:/ECE385Lab/final/final.sdc Line: 120
Warning (332049): Ignored set_input_delay at final.sdc(121): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 121
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}] File: D:/ECE385Lab/final/final.sdc Line: 121
Warning (332049): Ignored set_input_delay at final.sdc(122): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 122
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}] File: D:/ECE385Lab/final/final.sdc Line: 122
Warning (332049): Ignored set_input_delay at final.sdc(123): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 123
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}] File: D:/ECE385Lab/final/final.sdc Line: 123
Warning (332049): Ignored set_input_delay at final.sdc(124): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 124
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}] File: D:/ECE385Lab/final/final.sdc Line: 124
Warning (332049): Ignored set_input_delay at final.sdc(125): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 125
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}] File: D:/ECE385Lab/final/final.sdc Line: 125
Warning (332049): Ignored set_input_delay at final.sdc(126): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 126
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}] File: D:/ECE385Lab/final/final.sdc Line: 126
Warning (332049): Ignored set_input_delay at final.sdc(127): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 127
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}] File: D:/ECE385Lab/final/final.sdc Line: 127
Warning (332049): Ignored set_input_delay at final.sdc(128): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 128
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}] File: D:/ECE385Lab/final/final.sdc Line: 128
Warning (332049): Ignored set_input_delay at final.sdc(129): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 129
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}] File: D:/ECE385Lab/final/final.sdc Line: 129
Warning (332049): Ignored set_input_delay at final.sdc(130): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 130
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}] File: D:/ECE385Lab/final/final.sdc Line: 130
Warning (332049): Ignored set_input_delay at final.sdc(131): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 131
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}] File: D:/ECE385Lab/final/final.sdc Line: 131
Warning (332049): Ignored set_input_delay at final.sdc(132): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 132
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}] File: D:/ECE385Lab/final/final.sdc Line: 132
Warning (332049): Ignored set_input_delay at final.sdc(133): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 133
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}] File: D:/ECE385Lab/final/final.sdc Line: 133
Warning (332049): Ignored set_input_delay at final.sdc(142): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 142
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tck}] File: D:/ECE385Lab/final/final.sdc Line: 142
Warning (332049): Ignored set_input_delay at final.sdc(143): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 143
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tck}] File: D:/ECE385Lab/final/final.sdc Line: 143
Warning (332174): Ignored filter at final.sdc(144): altera_reserved_tdi could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 144
Warning (332049): Ignored set_input_delay at final.sdc(144): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 144
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tdi}] File: D:/ECE385Lab/final/final.sdc Line: 144
Warning (332049): Ignored set_input_delay at final.sdc(145): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 145
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tdi}] File: D:/ECE385Lab/final/final.sdc Line: 145
Warning (332174): Ignored filter at final.sdc(146): altera_reserved_tms could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 146
Warning (332049): Ignored set_input_delay at final.sdc(146): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 146
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {altera_reserved_tms}] File: D:/ECE385Lab/final/final.sdc Line: 146
Warning (332049): Ignored set_input_delay at final.sdc(147): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 147
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tms}] File: D:/ECE385Lab/final/final.sdc Line: 147
Warning (332049): Ignored set_output_delay at final.sdc(154): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 154
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}] File: D:/ECE385Lab/final/final.sdc Line: 154
Warning (332049): Ignored set_output_delay at final.sdc(155): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 155
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}] File: D:/ECE385Lab/final/final.sdc Line: 155
Warning (332049): Ignored set_output_delay at final.sdc(156): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 156
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}] File: D:/ECE385Lab/final/final.sdc Line: 156
Warning (332049): Ignored set_output_delay at final.sdc(157): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 157
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}] File: D:/ECE385Lab/final/final.sdc Line: 157
Warning (332049): Ignored set_output_delay at final.sdc(158): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 158
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}] File: D:/ECE385Lab/final/final.sdc Line: 158
Warning (332049): Ignored set_output_delay at final.sdc(159): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 159
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}] File: D:/ECE385Lab/final/final.sdc Line: 159
Warning (332049): Ignored set_output_delay at final.sdc(160): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 160
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}] File: D:/ECE385Lab/final/final.sdc Line: 160
Warning (332049): Ignored set_output_delay at final.sdc(161): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 161
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}] File: D:/ECE385Lab/final/final.sdc Line: 161
Warning (332049): Ignored set_output_delay at final.sdc(162): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 162
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}] File: D:/ECE385Lab/final/final.sdc Line: 162
Warning (332049): Ignored set_output_delay at final.sdc(163): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 163
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}] File: D:/ECE385Lab/final/final.sdc Line: 163
Warning (332049): Ignored set_output_delay at final.sdc(164): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 164
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}] File: D:/ECE385Lab/final/final.sdc Line: 164
Warning (332049): Ignored set_output_delay at final.sdc(165): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 165
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}] File: D:/ECE385Lab/final/final.sdc Line: 165
Warning (332049): Ignored set_output_delay at final.sdc(166): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 166
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}] File: D:/ECE385Lab/final/final.sdc Line: 166
Warning (332049): Ignored set_output_delay at final.sdc(167): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 167
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}] File: D:/ECE385Lab/final/final.sdc Line: 167
Warning (332049): Ignored set_output_delay at final.sdc(168): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 168
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}] File: D:/ECE385Lab/final/final.sdc Line: 168
Warning (332049): Ignored set_output_delay at final.sdc(169): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 169
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}] File: D:/ECE385Lab/final/final.sdc Line: 169
Warning (332049): Ignored set_output_delay at final.sdc(170): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 170
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}] File: D:/ECE385Lab/final/final.sdc Line: 170
Warning (332049): Ignored set_output_delay at final.sdc(171): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 171
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}] File: D:/ECE385Lab/final/final.sdc Line: 171
Warning (332049): Ignored set_output_delay at final.sdc(172): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 172
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}] File: D:/ECE385Lab/final/final.sdc Line: 172
Warning (332049): Ignored set_output_delay at final.sdc(173): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 173
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}] File: D:/ECE385Lab/final/final.sdc Line: 173
Warning (332049): Ignored set_output_delay at final.sdc(174): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 174
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}] File: D:/ECE385Lab/final/final.sdc Line: 174
Warning (332049): Ignored set_output_delay at final.sdc(175): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 175
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}] File: D:/ECE385Lab/final/final.sdc Line: 175
Warning (332049): Ignored set_output_delay at final.sdc(176): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 176
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}] File: D:/ECE385Lab/final/final.sdc Line: 176
Warning (332049): Ignored set_output_delay at final.sdc(177): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 177
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}] File: D:/ECE385Lab/final/final.sdc Line: 177
Warning (332049): Ignored set_output_delay at final.sdc(178): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 178
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}] File: D:/ECE385Lab/final/final.sdc Line: 178
Warning (332049): Ignored set_output_delay at final.sdc(179): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 179
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}] File: D:/ECE385Lab/final/final.sdc Line: 179
Warning (332049): Ignored set_output_delay at final.sdc(180): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 180
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}] File: D:/ECE385Lab/final/final.sdc Line: 180
Warning (332049): Ignored set_output_delay at final.sdc(181): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 181
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}] File: D:/ECE385Lab/final/final.sdc Line: 181
Warning (332049): Ignored set_output_delay at final.sdc(182): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 182
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}] File: D:/ECE385Lab/final/final.sdc Line: 182
Warning (332049): Ignored set_output_delay at final.sdc(183): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 183
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}] File: D:/ECE385Lab/final/final.sdc Line: 183
Warning (332049): Ignored set_output_delay at final.sdc(184): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 184
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}] File: D:/ECE385Lab/final/final.sdc Line: 184
Warning (332049): Ignored set_output_delay at final.sdc(185): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 185
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}] File: D:/ECE385Lab/final/final.sdc Line: 185
Warning (332049): Ignored set_output_delay at final.sdc(186): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 186
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}] File: D:/ECE385Lab/final/final.sdc Line: 186
Warning (332049): Ignored set_output_delay at final.sdc(187): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 187
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}] File: D:/ECE385Lab/final/final.sdc Line: 187
Warning (332049): Ignored set_output_delay at final.sdc(188): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 188
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}] File: D:/ECE385Lab/final/final.sdc Line: 188
Warning (332049): Ignored set_output_delay at final.sdc(189): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 189
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}] File: D:/ECE385Lab/final/final.sdc Line: 189
Warning (332049): Ignored set_output_delay at final.sdc(190): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 190
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}] File: D:/ECE385Lab/final/final.sdc Line: 190
Warning (332049): Ignored set_output_delay at final.sdc(191): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 191
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}] File: D:/ECE385Lab/final/final.sdc Line: 191
Warning (332049): Ignored set_output_delay at final.sdc(192): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 192
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}] File: D:/ECE385Lab/final/final.sdc Line: 192
Warning (332049): Ignored set_output_delay at final.sdc(193): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 193
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}] File: D:/ECE385Lab/final/final.sdc Line: 193
Warning (332049): Ignored set_output_delay at final.sdc(194): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 194
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}] File: D:/ECE385Lab/final/final.sdc Line: 194
Warning (332049): Ignored set_output_delay at final.sdc(195): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 195
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}] File: D:/ECE385Lab/final/final.sdc Line: 195
Warning (332049): Ignored set_output_delay at final.sdc(196): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 196
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}] File: D:/ECE385Lab/final/final.sdc Line: 196
Warning (332049): Ignored set_output_delay at final.sdc(197): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 197
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}] File: D:/ECE385Lab/final/final.sdc Line: 197
Warning (332049): Ignored set_output_delay at final.sdc(198): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 198
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}] File: D:/ECE385Lab/final/final.sdc Line: 198
Warning (332049): Ignored set_output_delay at final.sdc(199): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 199
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}] File: D:/ECE385Lab/final/final.sdc Line: 199
Warning (332049): Ignored set_output_delay at final.sdc(200): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 200
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}] File: D:/ECE385Lab/final/final.sdc Line: 200
Warning (332049): Ignored set_output_delay at final.sdc(201): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 201
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}] File: D:/ECE385Lab/final/final.sdc Line: 201
Warning (332049): Ignored set_output_delay at final.sdc(202): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 202
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}] File: D:/ECE385Lab/final/final.sdc Line: 202
Warning (332049): Ignored set_output_delay at final.sdc(203): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 203
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}] File: D:/ECE385Lab/final/final.sdc Line: 203
Warning (332049): Ignored set_output_delay at final.sdc(204): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 204
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}] File: D:/ECE385Lab/final/final.sdc Line: 204
Warning (332049): Ignored set_output_delay at final.sdc(205): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 205
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}] File: D:/ECE385Lab/final/final.sdc Line: 205
Warning (332049): Ignored set_output_delay at final.sdc(206): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 206
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}] File: D:/ECE385Lab/final/final.sdc Line: 206
Warning (332049): Ignored set_output_delay at final.sdc(207): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 207
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}] File: D:/ECE385Lab/final/final.sdc Line: 207
Warning (332049): Ignored set_output_delay at final.sdc(208): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 208
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}] File: D:/ECE385Lab/final/final.sdc Line: 208
Warning (332049): Ignored set_output_delay at final.sdc(209): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 209
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}] File: D:/ECE385Lab/final/final.sdc Line: 209
Warning (332049): Ignored set_output_delay at final.sdc(210): Argument -clock is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 210
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}] File: D:/ECE385Lab/final/final.sdc Line: 210
Warning (332174): Ignored filter at final.sdc(211): LEDG[0] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 211
Warning (332049): Ignored set_output_delay at final.sdc(211): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 211
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[0]}] File: D:/ECE385Lab/final/final.sdc Line: 211
Warning (332174): Ignored filter at final.sdc(212): LEDG[1] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 212
Warning (332049): Ignored set_output_delay at final.sdc(212): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 212
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[1]}] File: D:/ECE385Lab/final/final.sdc Line: 212
Warning (332174): Ignored filter at final.sdc(213): LEDG[2] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 213
Warning (332049): Ignored set_output_delay at final.sdc(213): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 213
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[2]}] File: D:/ECE385Lab/final/final.sdc Line: 213
Warning (332174): Ignored filter at final.sdc(214): LEDG[3] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 214
Warning (332049): Ignored set_output_delay at final.sdc(214): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 214
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[3]}] File: D:/ECE385Lab/final/final.sdc Line: 214
Warning (332174): Ignored filter at final.sdc(215): LEDG[4] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 215
Warning (332049): Ignored set_output_delay at final.sdc(215): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 215
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[4]}] File: D:/ECE385Lab/final/final.sdc Line: 215
Warning (332174): Ignored filter at final.sdc(216): LEDG[5] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 216
Warning (332049): Ignored set_output_delay at final.sdc(216): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 216
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[5]}] File: D:/ECE385Lab/final/final.sdc Line: 216
Warning (332174): Ignored filter at final.sdc(217): LEDG[6] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 217
Warning (332049): Ignored set_output_delay at final.sdc(217): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 217
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[6]}] File: D:/ECE385Lab/final/final.sdc Line: 217
Warning (332174): Ignored filter at final.sdc(218): LEDG[7] could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 218
Warning (332049): Ignored set_output_delay at final.sdc(218): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 218
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[7]}] File: D:/ECE385Lab/final/final.sdc Line: 218
Warning (332174): Ignored filter at final.sdc(219): altera_reserved_tdo could not be matched with a port File: D:/ECE385Lab/final/final.sdc Line: 219
Warning (332049): Ignored set_output_delay at final.sdc(219): Argument <targets> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 219
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {altera_reserved_tdo}] File: D:/ECE385Lab/final/final.sdc Line: 219
Warning (332174): Ignored filter at final.sdc(226): altera_reserved_tck could not be matched with a clock File: D:/ECE385Lab/final/final.sdc Line: 226
Warning (332049): Ignored set_clock_groups at final.sdc(226): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/ECE385Lab/final/final.sdc Line: 226
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/ECE385Lab/final/final.sdc Line: 226
Warning (332049): Ignored set_clock_groups at final.sdc(227): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/ECE385Lab/final/final.sdc Line: 227
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/ECE385Lab/final/final.sdc Line: 227
Warning (332174): Ignored filter at final.sdc(234): *altera_avalon_st_clock_crosser:*|in_data_buffer* could not be matched with a register File: D:/ECE385Lab/final/final.sdc Line: 234
Warning (332174): Ignored filter at final.sdc(234): *altera_avalon_st_clock_crosser:*|out_data_buffer* could not be matched with a register File: D:/ECE385Lab/final/final.sdc Line: 234
Warning (332049): Ignored set_false_path at final.sdc(234): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 234
    Info (332050): set_false_path -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] File: D:/ECE385Lab/final/final.sdc Line: 234
Warning (332049): Ignored set_false_path at final.sdc(234): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 234
Warning (332174): Ignored filter at final.sdc(235): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 235
Warning (332049): Ignored set_false_path at final.sdc(235): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 235
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] File: D:/ECE385Lab/final/final.sdc Line: 235
Warning (332174): Ignored filter at final.sdc(236): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn could not be matched with a pin File: D:/ECE385Lab/final/final.sdc Line: 236
Warning (332049): Ignored set_false_path at final.sdc(236): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 236
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}] File: D:/ECE385Lab/final/final.sdc Line: 236
Warning (332174): Ignored filter at final.sdc(237): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 237
Warning (332174): Ignored filter at final.sdc(237): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 237
Warning (332049): Ignored set_false_path at final.sdc(237): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 237
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/ECE385Lab/final/final.sdc Line: 237
Warning (332049): Ignored set_false_path at final.sdc(237): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 237
Warning (332174): Ignored filter at final.sdc(238): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 238
Warning (332174): Ignored filter at final.sdc(238): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 238
Warning (332049): Ignored set_false_path at final.sdc(238): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 238
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: D:/ECE385Lab/final/final.sdc Line: 238
Warning (332049): Ignored set_false_path at final.sdc(238): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 238
Warning (332174): Ignored filter at final.sdc(239): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 239
Warning (332174): Ignored filter at final.sdc(239): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 239
Warning (332049): Ignored set_false_path at final.sdc(239): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 239
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: D:/ECE385Lab/final/final.sdc Line: 239
Warning (332049): Ignored set_false_path at final.sdc(239): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 239
Warning (332174): Ignored filter at final.sdc(240): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 240
Warning (332174): Ignored filter at final.sdc(240): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 240
Warning (332049): Ignored set_false_path at final.sdc(240): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 240
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: D:/ECE385Lab/final/final.sdc Line: 240
Warning (332049): Ignored set_false_path at final.sdc(240): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 240
Warning (332174): Ignored filter at final.sdc(241): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 241
Warning (332049): Ignored set_false_path at final.sdc(241): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 241
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/ECE385Lab/final/final.sdc Line: 241
Warning (332049): Ignored set_false_path at final.sdc(241): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 241
Warning (332174): Ignored filter at final.sdc(242): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 242
Warning (332049): Ignored set_false_path at final.sdc(242): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 242
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: D:/ECE385Lab/final/final.sdc Line: 242
Warning (332049): Ignored set_false_path at final.sdc(242): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 242
Warning (332174): Ignored filter at final.sdc(243): sld_hub:*|irf_reg* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 243
Warning (332174): Ignored filter at final.sdc(243): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 243
Warning (332049): Ignored set_false_path at final.sdc(243): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 243
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: D:/ECE385Lab/final/final.sdc Line: 243
Warning (332049): Ignored set_false_path at final.sdc(243): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 243
Warning (332174): Ignored filter at final.sdc(244): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 244
Warning (332174): Ignored filter at final.sdc(244): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: D:/ECE385Lab/final/final.sdc Line: 244
Warning (332049): Ignored set_false_path at final.sdc(244): Argument <from> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 244
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: D:/ECE385Lab/final/final.sdc Line: 244
Warning (332049): Ignored set_false_path at final.sdc(244): Argument <to> is an empty collection File: D:/ECE385Lab/final/final.sdc Line: 244
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  main_clk_50
Info (176353): Automatically promoted node vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/ECE385Lab/final/db/vga_clk_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 10 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 7 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available
Warning (15064): PLL "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1" output port clk[0] feeds output pin "VGA_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/ECE385Lab/final/db/vga_clk_altpll.v Line: 43
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y61 to location X45_Y73
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 50 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin OTG_INT uses I/O standard 2.5 V at Y1 File: D:/ECE385Lab/final/Final2048.sv Line: 21
    Info (169178): Pin OTG_DATA[0] uses I/O standard 3.3-V LVTTL at J6 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[1] uses I/O standard 3.3-V LVTTL at K4 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[2] uses I/O standard 3.3-V LVTTL at J5 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[3] uses I/O standard 3.3-V LVTTL at K3 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[4] uses I/O standard 3.3-V LVTTL at J4 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[5] uses I/O standard 3.3-V LVTTL at J3 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[6] uses I/O standard 3.3-V LVTTL at J7 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[7] uses I/O standard 3.3-V LVTTL at H6 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[8] uses I/O standard 3.3-V LVTTL at H3 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[9] uses I/O standard 3.3-V LVTTL at H4 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[10] uses I/O standard 3.3-V LVTTL at G1 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[11] uses I/O standard 3.3-V LVTTL at G2 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[12] uses I/O standard 3.3-V LVTTL at G3 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[13] uses I/O standard 3.3-V LVTTL at F1 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[14] uses I/O standard 3.3-V LVTTL at F3 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin OTG_DATA[15] uses I/O standard 3.3-V LVTTL at G4 File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[24] uses I/O standard 3.3-V LVTTL at U5 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[25] uses I/O standard 3.3-V LVTTL at R7 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[26] uses I/O standard 3.3-V LVTTL at R1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[27] uses I/O standard 3.3-V LVTTL at R2 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[28] uses I/O standard 3.3-V LVTTL at R3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[29] uses I/O standard 3.3-V LVTTL at T3 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[30] uses I/O standard 3.3-V LVTTL at U4 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin DRAM_DQ[31] uses I/O standard 3.3-V LVTTL at U1 File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: D:/ECE385Lab/final/Final2048.sv Line: 2
Warning (169064): Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin OTG_DATA[0] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[1] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[2] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[3] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[4] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[5] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[6] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[7] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[8] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[9] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[10] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[11] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[12] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[13] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[14] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin OTG_DATA[15] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 15
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[16] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[17] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[18] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[19] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[20] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[21] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[22] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[23] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[24] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[25] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[26] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[27] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[28] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[29] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[30] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
    Info (169065): Pin DRAM_DQ[31] has a permanently disabled output enable File: D:/ECE385Lab/final/Final2048.sv Line: 24
Info (144001): Generated suppressed messages file D:/ECE385Lab/final/output_files/2048.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 610 warnings
    Info: Peak virtual memory: 5701 megabytes
    Info: Processing ended: Fri Aug 28 23:13:00 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ECE385Lab/final/output_files/2048.fit.smsg.


