package com.seaofnodes.simple.node.cpus.x86_64_v2;

import com.seaofnodes.simple.Utils;
import com.seaofnodes.simple.codegen.*;
import com.seaofnodes.simple.node.*;
import com.seaofnodes.simple.type.*;

public class x86_64_v2 extends Machine {
    public x86_64_v2( CodeGen code ) {}
    // X86-64 V2.  Includes e.g. SSE4.2 and POPCNT.
    @Override public String name() { return "x86_64_v2"; }
    @Override public int defaultOpSize() { return 5; }

    public static final int RAX = 0, RCX = 1, RDX =  2, RBX =  3, RSP =  4, RBP =  5, RSI =  6, RDI =  7;
    public static final int R08 = 8, R09 = 9, R10 = 10, R11 = 11, R12 = 12, R13 = 13, R14 = 14, R15 = 15;

    public static final int XMM0  = 16, XMM1  = 17, XMM2  = 18, XMM3  = 19, XMM4  = 20, XMM5  = 21, XMM6  = 22, XMM7  = 23;
    public static final int XMM8  = 24, XMM9  = 25, XMM10 = 26, XMM11 = 27, XMM12 = 28, XMM13 = 29, XMM14 = 30, XMM15 = 31;
    public static final int FLAGS = 32;
    public static final int MAX_REG = 33;
    public static final int RPC = 33;

    // Human-readable name for a register number, e.g. "RAX".
    public static final String[] REGS = new String[]{
            "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
            "r8" , "r9" , "r10", "r11", "r12", "r13", "r14", "r15",
            "xmm0", "xmm1", "xmm2" , "xmm3" , "xmm4" , "xmm5" , "xmm6" , "xmm7" ,
            "xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15",
            "flags",
    };
    // Hard crash for bad register number, fix yer bugs!
    @Override public String[] regs() { return REGS; }

    public static int XMM_OFFSET = 16;
    // General purpose register mask: pointers and ints, not floats
    static final long RD_BITS = 0b1111111111111111L; // All the GPRs
    static RegMask RMASK = new RegMask(RD_BITS);
    // No RSP in the *write* general set.
    static final long WR_BITS = 0b1111111111101111L; // All the GPRs minus RSP
    static RegMask WMASK = new RegMask(WR_BITS);
    // Xmm register mask
    static final long FP_BITS = 0b1111111111111111L << XMM0; // All the XMMs
    static RegMask XMASK = new RegMask(FP_BITS);
    static RegMask FLAGS_MASK = new RegMask(FLAGS);
    static RegMask RPC_MASK = new RegMask(RPC);

    static final long SPILLS = -(1L << MAX_REG);
    static final RegMask SPLIT_MASK = new RegMask(WR_BITS | FP_BITS /* | (1L<<FLAGS)*/ | SPILLS, -1L );

    // Load/store mask; both GPR and FPR
    static RegMask MEM_MASK = new RegMask(WR_BITS | FP_BITS);

    public static RegMask RAX_MASK = new RegMask(RAX);
    public static RegMask RCX_MASK = new RegMask(RCX);
    public static RegMask RDX_MASK = new RegMask(RDX);
    public static RegMask RDI_MASK = new RegMask(RDI);
    public static RegMask R08_MASK = new RegMask(R08);
    public static RegMask R09_MASK = new RegMask(R09);
    public static RegMask RSI_MASK = new RegMask(RSI);

    public static RegMask XMM0_MASK = new RegMask(XMM0);

    // Encoding
    public static int REX = 0x40;
    public static int REX_W  = 0x48;
    public static int REX_WR = 0x4C;
    public static int REX_WRB= 0x4D;
    public static int REX_WB = 0x49;

    public enum MOD {
        INDIRECT,               //  [mem]
        INDIRECT_disp8,         // [mem + 0x12]
        INDIRECT_disp32,        // [mem + 0x12345678]
        DIRECT,                 // mem
    };

    // opcode included here
    // 0F 84 cd	JE  rel32
    // 0F 85 cd	JNE rel32
    // 0F 8F cd	JG  rel32
    // 0F 8C cd	JL  rel32
    // 0F 8E cd	JLE rel32
    // 0F 8D cd	JGE rel32
    static public int jumpop(String op) {
        return switch (op) {
        case "==" -> 0x84;
        case "!=" -> 0x85;
        case ">"  -> 0x8F;
        case "<"  -> 0x8C;
        case "<=" -> 0x8E;
        case ">=" -> 0x8D;
        default -> throw new IllegalArgumentException("Too many arguments");
        };
    }

    public static int modrm(MOD mod, int reg, int m_r) {
        if( reg == -1 ) reg=0;  // Missing reg in this flavor
        // combine all the bits
        assert 0 <= reg  &&  reg < 16;
        assert 0 <= m_r  &&  m_r < 16;
        return (mod.ordinal() << 6) | ((reg & 0x07) << 3) | m_r & 0x07;
    }

    // 00 000 000
    // same bit-layout as modrm
    public static int sib(int scale, int index, int base) {
        assert 0 <= base  &&  base < 16;
        assert 0 <= index && index < 16;
        return (scale << 6) | ((index & 0x07) << 3) | base & 0x07;
    }

    // reg1 is reg(R)
    // reg2 is r/mem(B)
    // reg3 is X(index)
    // reg4 is X(base)

    // 0 denotes no direct register
    public static int rex(int reg, int ptr, int idx, boolean wide) {
        // assuming 64 bit by default so: 0100 1000
        assert -1 <= reg && reg < 16;
        assert -1 <= ptr && ptr < 16;
        assert -1 <= idx && idx < 16;

        int rex = wide ? REX_W : REX;
        if( 8 <= reg ) rex |= 0b00000100; // REX.R
        if( 8 <= ptr ) rex |= 0b00000001; // REX.B
        if( 8 <= idx ) rex |= 0b00000010; // REX.X
        return rex;
    }

    public static int rex(int reg, int ptr, int idx) {
        return rex(reg, ptr, idx, true);
    }

    // rex for floats.  Return size (0 or 1)
    // don't need to use REX if 0x40.
    public static byte rexF(int reg, int ptr, int idx, boolean wide, Encoding enc) {
        int rex = rex(reg, ptr, idx, wide);
        if (rex == REX) return 0;
        enc.add1(rex);
        return 1;
    }
    // Function used for encoding indirect memory addresses
    // Does not always generate SIB byte e.g index == -1.
    // -1 denotes empty value, not set - note 0 is different from -1 as it can represent rax.
    // Looks for best mod locally
    public static void indirectAdr( int scale, short index, short base, int offset, int reg, Encoding enc ) {
        // Assume indirect
        assert 0 <= base && base < 16;
        assert -1 <= index && index < 16 && index != RSP;

        MOD mod = MOD.INDIRECT;
        // is 1 byte enough or need more?
        if( offset != 0 )
            mod = imm8(offset)
                    ? MOD.INDIRECT_disp8
                    : MOD.INDIRECT_disp32;

        if( mod == MOD.INDIRECT && (base == RBP || base == R13) ) {
            mod = MOD.INDIRECT_disp8;
        } else if( index == -1 && (base == RSP || base == R12) ) {
            index = RSP;
        }

        if( index == -1 ) {
            enc.add1(modrm(mod, reg, base));
        } else {
            enc.add1(modrm(mod, reg, x86_64_v2.RSP));
            enc.add1(sib(scale, index, base));
        }

        if( mod == MOD.INDIRECT_disp8 ) {
            enc.add1(offset);
        } else if( mod == MOD.INDIRECT_disp32 ) {
            enc.add4(offset);
        }
    }


    // Limit of float args passed in registers
    static RegMask[] XMMS8 = new RegMask[]{
        new RegMask(XMM0), new RegMask(XMM1), new RegMask(XMM2), new RegMask(XMM3),
        new RegMask(XMM4), new RegMask(XMM5), new RegMask(XMM6), new RegMask(XMM7),
    };

    // Map from function signature and argument index to register.
    // Used to set input registers to CallNodes, and ParmNode outputs.
    @Override public RegMask callArgMask( TypeFunPtr tfp, int idx ) { return callInMask(tfp,idx); }
    static RegMask callInMask( TypeFunPtr tfp, int idx ) {
        if( idx==0 ) return RPC_MASK;
        if( idx==1 ) return null;
        return switch( CodeGen.CODE._callingConv ) {
        case "SystemV" -> callSys5 (tfp,idx);
        case "Win64"   -> callWin64(tfp,idx);
        default -> throw Utils.TODO();
        };
    }

    // Maximum stack args used by this signature
    @Override public short maxArgSlot( TypeFunPtr tfp ) {
        return switch( CodeGen.CODE._callingConv ) {
        case "SystemV" -> maxArgSlotSys5 (tfp);
        case "Win64"   -> maxArgSlotWin64(tfp);
        default -> throw Utils.TODO();
        };
    }

    // Win64 - max *4* args in registers of all kinds; after that on stack.
    // Stack args land in increasing memory order with empty/mirror slots for
    // every register.
    //
    // foo( int i0, flt f1, int i2, flt f3, int i4, flt f5, int i6, ... )
    //
    // -- Prior Frame --
    // i6
    // f5
    // i4
    // empty mirror, XMM3= f3
    // empty mirror, R08 = i2
    // empty mirror, XMM1= f1
    // empty mirror, RCX = i0
    // -- Caller Frame; 16b align --
    // RPC
    // PAD/ALIGN
    // -- Callee Frame; 16b align --
    static RegMask[] WIN64_CALL = new RegMask[] {
        RCX_MASK,
        RDX_MASK,
        R08_MASK,
        R09_MASK,
    };

    static RegMask callWin64(TypeFunPtr tfp, int idx ) {
        // idx 2,3,4,5 passed in registers, with stack slot mirrors.
        // idx >= 6 passed on stack, starting at slot#1 (#0 reserved for RPC).
        if( idx >= 6 )
            return new RegMask(MAX_REG+1/*RPC*/+(idx-2));
        return tfp.arg(idx-2) instanceof TypeFloat
            ? XMMS8     [idx-2]
            : WIN64_CALL[idx-2];
    }
    static short maxArgSlotWin64(TypeFunPtr tfp) {
        return (short)tfp.nargs();
    }

    // Sys5: max 6 GPRs and 8 FPRS filled first.  Extra args land in increasing
    // memory order as needed - no mirror space.
    //
    // foo( int i0, flt f1, int i2, flt f3, int i4, flt f5, int i6, ... )
    // RDI =i0, RSI =i2, RDX =i4, RCX =i6, R08 =i8, R09 =i10
    // XMM0=f1, XMM1=f3, XMM2=f5, XMM3=f7, XMM4=f9, XMM5=f11, XMM6=f13, XMM7=f15
    //
    // -- Prior Frame --
    // f18
    // i18
    // f17
    // i16
    // i14
    // i12
    // -- Caller Frame; 16b align --
    // RPC
    // PAD/ALIGN
    // -- Callee Frame; 16b align --
    // SystemV(param passing)
    static RegMask[] SYS5_CALL = new RegMask[] {
        RDI_MASK,
        RSI_MASK,
        RDX_MASK,
        RCX_MASK,
        R08_MASK,
        R09_MASK,
    };

    static RegMask callSys5(TypeFunPtr tfp, int idx ) {
        // First 6 integers passed in registers: rdi,rsi,rdx,rcx,r08,r09
        // First 8 floats passed in registers: xmm0-xmm7
        int icnt=0, fcnt=0;     // Count of ints, floats
        for( int i=2; i<idx; i++ ) {
            if( tfp.arg(i-2) instanceof TypeFloat ) fcnt++;
            else icnt++;
        }
        int nstk = Math.max(icnt-6,0)+Math.max(fcnt-8,0);
        return tfp.arg(idx-2) instanceof TypeFloat
            ? fcnt<8 ? XMMS8    [fcnt] : new RegMask(MAX_REG+1/*RPC*/+nstk)
            : icnt<6 ? SYS5_CALL[icnt] : new RegMask(MAX_REG+1/*RPC*/+nstk);
    }
    static short maxArgSlotSys5(TypeFunPtr tfp) {
        int icnt=0, fcnt=0;     // Count of ints, floats
        for( int i=0; i<tfp.nargs(); i++ ) {
            if( tfp.arg(i) instanceof TypeFloat ) fcnt++;
            else icnt++;
        }
        int nstk = Math.max(icnt-6,0)+Math.max(fcnt-8,0);
        return (short)nstk;
    }

    static final long SYSTEM5_CALLER_SAVE =
        (1L << RAX) | (1L << RCX) | (1L << RDX) |
        (1L << RDI) | (1L << RSI) |
        (1L << R08) | (1L << R09) | (1L << R10) | (1L << R11) |
        (1L << FLAGS) |           // Flags are killed
        // All FP regs are killed
        FP_BITS;

    static final long WIN64_CALLER_SAVE =
        (1L<< RAX) | (1L<< RCX) | (1L<< RDX) |
        (1L<< R08) | (1L<< R09) | (1L<< R10) | (1L<< R11) |
        (1L<<FLAGS)|           // Flags are killed
        // Only XMM0-XMM5 are killed; XMM6-XMM15 are preserved
        (1L<<XMM0) | (1L<<XMM1) | (1L<<XMM2) | (1L<<XMM3) |
        (1L<<XMM4) | (1L<<XMM5) ;

    @Override public long callerSave() {
        return switch (CodeGen.CODE._callingConv) {
        case "SystemV" -> SYSTEM5_CALLER_SAVE;
        case "Win64"   ->   WIN64_CALLER_SAVE;
        default -> throw new IllegalArgumentException("Unknown calling convention: " + CodeGen.CODE._callingConv);
        };
    }
    @Override public long neverSave() { return 1L<<RSP; }
    @Override public RegMask retMask( TypeFunPtr tfp ) {
        return tfp.ret() instanceof TypeFloat ? XMM0_MASK : RAX_MASK;
    }
    @Override public int rpc() { return RPC; }


    // Create a split op; any register to any register, including stack slots
    @Override public SplitNode split(String kind, byte round, LRG lrg) {
        return new SplitX86(kind, round);
    }

    // Return a MachNode unconditional branch
    @Override public CFGNode jump() {
        return new UJmpX86();
    }

    // Instruction selection
    @Override
    public Node instSelect(Node n) {
        return switch (n) {
        case AddFNode    addf -> addf(addf);
        case AddNode      add -> add(add);
        case AndNode      and -> and(and);
        case BoolNode    bool -> cmp(bool);
        case CProjNode      c -> new CProjNode(c);
        case CallEndNode cend -> new CallEndX86(cend);
        case CallNode    call -> call(call);
        case CastNode    cast -> new CastX86(cast);
        case ConstantNode con -> con(con);
        case DivFNode    divf -> new DivFX86(divf);
        case DivNode      div -> new DivX86(div);
        case FunNode      fun -> new FunX86(fun);
        case IfNode       iff -> jmp(iff);
        case LoadNode      ld -> ld(ld);
        case MemMergeNode mem -> new MemMergeNode(mem);
        case MinusNode    neg -> new NegX86(neg);
        case MulFNode    mulf -> new MulFX86(mulf);
        case MulNode      mul -> mul(mul);
        case NewNode      nnn -> new NewX86(nnn);
        case NotNode      not -> new NotX86(not);
        case OrNode        or -> or(or);
        case ParmNode    parm -> new ParmX86(parm);
        case PhiNode      phi -> new PhiNode(phi);
        case ProjNode     prj -> prj(prj);
        case ReadOnlyNode read-> new ReadOnlyNode(read);
        case ReturnNode   ret -> new RetX86(ret, ret.fun());
        case SarNode      sar -> sar(sar);
        case ShlNode      shl -> shl(shl);
        case ShrNode      shr -> shr(shr);
        case StartNode  start -> new StartNode(start);
        case StopNode    stop -> new StopNode(stop);
        case StoreNode     st -> st(st);
        case SubFNode    subf -> new SubFX86(subf);
        case SubNode      sub -> sub(sub);
        case ToFloatNode  tfn -> i2f8(tfn);
        case XCtrlNode      x -> new ConstantNode(Type.XCONTROL);
        case XorNode      xor -> xor(xor);

        case LoopNode loop -> new LoopNode(loop);
        case RegionNode region -> new RegionNode(region);
        default -> throw Utils.TODO();
        };
    }

    public static boolean imm8( long imm ) { return -128 <= imm && imm <= 127; }

    public static boolean imm32( long imm ) { return (int)imm==imm; }

    // Attempt a full LEA-style break down.
    private Node add(AddNode add) {
        Node lhs = add.in(1);
        Node rhs = add.in(2);
        if( lhs instanceof LoadNode ld && ld.nOuts() == 1 && ld._declaredType.log_size() >= 3)
            return new AddMemX86(add, address(ld), ld.ptr(), idx, off, scale, 0, rhs);

//        if(rhs instanceof LoadNode ld && ld.nOuts() == 1 && ld._declaredType.log_size() >= 3) {
//            throw Utils.TODO(); // Swap load sides
//        }

        // Attempt a full LEA-style break down.
        // Returns one of AddX86, AddIX86, LeaX86, or LHS
        if( rhs instanceof ConstantNode off2 && off2._con instanceof TypeInteger toff ) {
            long imm = toff.value();
            assert imm!=0;        // Folded in peeps
            if( (int)imm != imm ) // Full 64bit immediate
                return new AddX86(add);
            // Now imm <= 32bits
            if( lhs instanceof AddNode ladd )
                // ((base + (idx << scale)) + off)
                return _lea(add, ladd.in(1), ladd.in(2), (int)imm);
            if( lhs instanceof ShlNode shift )
                // (idx << scale) + off; no base
                return _lea(add, null, shift, (int)imm);

            // lhs + rhs1
            return new AddIX86(add, (int)imm);
        }
        return _lea(add, lhs, rhs, 0);
    }


    private Node addf(AddFNode addf) {
        if(addf.in(1) instanceof LoadNode ld && ld.nOuts() == 1)
            return new AddFMemX86(addf, address(ld), ld.ptr(), idx, off, scale, addf.in(2));

//        if(addf.in(2) instanceof LoadNode ld && ld.nOuts() == 1)
//            throw Utils.TODO(); // Swap load sides

        return new AddFX86(addf);
    }


    private Node _lea(Node add, Node base, Node idx, int off) {
        int scale = 0;
        if( base instanceof ShlNode && !(idx instanceof ShlNode) )
            throw Utils.TODO(); // Bug in canonicalization, should on RHS
        if( idx instanceof ShlNode shift && shift.in(2) instanceof ConstantNode shfcon &&
            shfcon._con instanceof TypeInteger tscale && 0 <= tscale.value() && tscale.value() <= 3 ) {
            idx = shift.in(1);
            scale = ((int) tscale.value());
        }
        // (base + idx) + off
        return off == 0 && scale == 0
            ? new AddX86(add)
            : new LeaX86(add, base, idx, scale, off);
    }


    private Node and(AndNode and) {
        if( and.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new AndIX86(and, (int)ti.value());
        return new AndX86(and);
    }

    private Node call(CallNode call) {
        return call.fptr() instanceof ConstantNode con && con._con instanceof TypeFunPtr tfp
            ? new CallX86(call, tfp)
            : new CallRX86(call);
    }

    // Because X86 flags, a normal ideal Bool is 2 X86 ops: a "cmp" and at "setz".
    // Ideal If reading from a setz will skip it and use the "cmp" instead.
    private static boolean swap, unsigned;
    private Node cmp( BoolNode bool ) {
        swap = unsigned = false;
        Node cmp = _cmp(bool);
        return new SetX86(cmp, swap ? IfNode.swap(bool.op()) : bool.op(), unsigned);
    }

    private Node _cmp(BoolNode bool) {
        // Float variant
        if( bool.isFloat() ) {
            unsigned = true;
            return new CmpFX86(bool);
        }
        Node lhs = bool.in(1);
        Node rhs = bool.in(2);

        // Since cmp does not record a BOP, SetX/Jmp need to know if the CMP is swapped.

        // Vs memory
        if( lhs instanceof LoadNode ld && ld.nOuts() == 1 && rhs._type.isa(ld._declaredType) )
            return new CmpMemX86(bool, address(ld), ld.ptr(), idx, off, scale, imm(rhs), val, false);

        // Operands swap in the encoding directly, no need for Set/Jmp to swap `bop`
        if( rhs instanceof LoadNode ld && ld.nOuts() == 1 && lhs._type.isa(ld._declaredType))
            return new CmpMemX86(bool, address(ld), ld.ptr(), idx, off, scale, imm(lhs), val, true );

        // Vs immediate
        if( rhs instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new CmpIX86(bool, (int)ti.value(), false);

        // Operand swap compare; Set and Jmp need to swap `bop`
        if( lhs instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new CmpIX86(bool, (int)ti.value(), swap=true);

        // x vs y
        return new CmpX86(bool);
    }

    private Node con( ConstantNode con ) {
        if(!con._con.isConstant()) return new ConstantNode(con); // Default unknown caller inputs
        return switch (con._con) {
            case TypeInteger ti -> new IntX86(con);
            case TypeFloat tf -> new FltX86(con);
            case TypeFunPtr tfp -> new TFPX86(con);
            case TypeMemPtr tmp -> throw Utils.TODO();
            case TypeNil tn -> throw Utils.TODO();
            // TOP, BOTTOM, XCtrl, Ctrl, etc.  Never any executable code.
            case Type t -> t == Type.NIL ? new IntX86(con) : new ConstantNode(con);
        };
    }

    private Node i2f8(ToFloatNode tfn) {
        assert tfn.in(1)._type instanceof TypeInteger ti;
        return new I2f8X86(tfn);
    }

    private Node jmp(IfNode iff) {
        // If/Bool combos will match to a Cmp/Set which sets flags.
        // Most general arith ops will also set flags, which the Jmp needs directly.
        // Loads do not set the flags, and will need an explicit TEST
        String op = "!=";
        if( iff.in(1) instanceof BoolNode bool ) op = swap ? IfNode.swap(bool.op()) : bool.op();
        else if( iff.in(1)==null ) op = "=="; // Never-node cutout
        else iff.setDef(1, new BoolNode.NE(iff.in(1), new ConstantNode(TypeInteger.ZERO)));
        return new JmpX86(iff, op);
    }

    private Node ld(LoadNode ld) {
        return new LoadX86(address(ld), ld.ptr(), idx, off, scale);
    }

    private Node mul(MulNode mul) {
        if( mul.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new MulIX86(mul, (int)ti.value());
        return new MulX86(mul);
    }

    private Node or(OrNode or) {
        if( or.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new OrIX86(or, (int)ti.value());
        return new OrX86(or);
    }

    private Node prj( ProjNode prj ) {
        return new ProjX86(prj);
    }

    private Node sar(SarNode sar) {
        if( sar.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm8(ti.value()))
            return new SarIX86(sar, (int)(ti.value() & 0xff) );
        return new SarX86(sar);
    }

    private Node shl(ShlNode shl) {
        if( shl.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm8(ti.value()))
            return new ShlIX86(shl, (int)(ti.value() & 0xff) );
        return new ShlX86(shl);
    }

    private Node shr( ShrNode shr ) {
        if( shr.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm8(ti.value()) )
            return new ShrIX86(shr, (int)(ti.value() & 0xff) );
        return new ShrX86(shr);
    }

    private Node st( StoreNode st ) {
        // Look for "*ptr op= val"
        Node op = st.val();
        if( op instanceof AddNode ) {
            if( op.in(1) instanceof LoadNode ld && stld_match(st,ld) )
                return new MemAddX86(address(st), st.ptr(), idx, off, scale, imm(op.in(2)), val);
            if( op.in(2) instanceof LoadNode ld && stld_match(st,ld) )
                return new MemAddX86(address(st), st.ptr(), idx, off, scale, imm(op.in(1)), val);
        }
        return new StoreX86(address(st), st.ptr(), idx, off, scale, imm(st.val()), val);
    }
    private static boolean stld_match(StoreNode st, LoadNode ld ) {
        return
            ld.in(0) == st.in(0) &&
            ld.mem() == st.mem() &&
            ld.ptr() == st.ptr() &&
            ld.off() == st.off();
    }


    private Node sub (SubNode sub ){
        return sub.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti
            ? new AddIX86(sub, (int)-ti.value())
            : new SubX86(sub);
    }

    private Node xor (XorNode xor){
        if( xor.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti && imm32(ti.value()) )
            return new XorIX86(xor, (int)ti.value());
        return new XorX86(xor);
    }

    // Gather X86 addressing mode bits prior to constructing.  This is a
    // builder pattern, but saving the bits in a *local* *global* here to keep
    // mess contained.
    private static int off, scale, imm;
    private static Node idx, val;
    private <N extends MemOpNode > N address(N mop) {
        off = scale = imm = 0;  // Reset
        idx = val = null;
        Node base = mop.ptr();
        // Skip/throw-away a ReadOnly, only used to typecheck
        if(base instanceof ReadOnlyNode read) base = read.in(1);
        assert !(base instanceof AddNode) && base._type instanceof TypeMemPtr; // Base ptr always, not some derived
        if(mop.off() instanceof AddNode add && add.in(2) instanceof ConstantNode con && con._con instanceof TypeInteger ti) {
            off = (int) ti.value();
            assert off == ti.value(); // In 32-bit range
            idx = add.in(1);
            if(idx instanceof ShlNode shift && shift.in(2) instanceof ConstantNode shfcon &&
                    shfcon._con instanceof TypeInteger tscale && 0 <= tscale.value() && tscale.value() <= 3) {
                idx = shift.in(1);
                scale = (int) tscale.value();
            }
        } else {
            if(mop.off() instanceof ConstantNode con && con._con instanceof TypeInteger ti) {
                off = (int) ti.value();
                assert off == ti.value(); // In 32-bit range
            } else {
                idx = mop.off();
            }
        }
        return mop;
    }

    private int imm( Node xval ) {
        assert val == null && imm == 0;
        if( xval instanceof ConstantNode con && con._con instanceof TypeInteger ti) {
            val = null;
            imm = (int) ti.value();
            assert imm == ti.value(); // In 32-bit range
        } else {
            val = xval;
        }
        return imm;
    }

}
