// Seed: 6114008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_14 = 0;
  wire  id_9;
  logic id_10;
  wire  id_11;
endmodule
module module_1 #(
    parameter id_8 = 32'd55
) (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand id_4,
    inout supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor _id_8,
    output uwire id_9,
    input wor id_10
    , id_16,
    output uwire id_11,
    input uwire id_12,
    output tri id_13,
    input supply1 id_14
);
  logic [id_8 : -1] id_17;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16
  );
endmodule
