Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:33:18 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: addr2_ready (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: braddr_ready (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: brdata_ready (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: data2_ready (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: raygroupvalid01 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: raygroupvalid10 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: resultready (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: wanttriID (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[10]/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[11]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[12]/C (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[13]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[14]/C (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[15]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[16]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[17]/C (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[18]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[20]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[3]/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[4]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[5]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[6]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[7]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[8]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[9]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[10]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[11]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[12]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[13]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[3]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[4]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[5]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[6]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[7]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[8]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont01/cts_reg/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: boundcont01/hitmask_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont01/maskcount_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont01/maskcount_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont01/passCTSout_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont01/subcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont01/subcount_reg[1]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/tladdrvalid_reg/C (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[10]/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[11]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[12]/C (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[13]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[14]/C (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[15]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[16]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[17]/C (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[18]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[20]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[3]/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[4]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[5]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[6]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[7]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[8]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[9]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[10]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[11]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[12]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[13]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[3]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[4]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[5]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[6]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[7]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[8]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont10/cts_reg/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: boundcont10/hitmask_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont10/maskcount_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont10/maskcount_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont10/passCTSout_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont10/subcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont10/subcount_reg[1]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/tladdrvalid_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh01/ram/mem2_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh01/readlevel_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: lh01/state_reg[0]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: lh01/state_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh02/ram/mem2_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh02/readlevel_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: lh02/state_reg[0]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: lh02/state_reg[1]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[0]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[1]/C (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: offsettable/datavalid_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[101]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[102]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[103]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[36]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[37]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[38]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[49]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[50]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[51]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[62]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[63]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[64]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[75]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[76]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[77]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[88]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[89]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[90]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/curr_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/curr_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[1]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[2]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[3]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[4]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[5]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[6]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[7]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[8]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[9]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[0]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[1]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[2]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[3]/C (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: ri/hit1b_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ri/newdata_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ri/resultID_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ri/resultID_reg[1]/C (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[0]/C (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[1]/C (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[2]/C (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: trilist/datavalid_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 946 pins that are not constrained for maximum delay. (HIGH)

 There are 116 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 273 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 190 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.827        0.000                      0                 1230        0.083        0.000                      0                 1230        1.850        0.000                       0                  1490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
tm3_clk_v0  {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0          0.827        0.000                      0                 1230        0.083        0.000                      0                 1230        1.850        0.000                       0                  1490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 st/key4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            st/data3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (tm3_clk_v0 rise@4.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.780ns (22.841%)  route 2.635ns (77.159%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 8.171 - 4.500 ) 
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.226     4.008    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X108Y189                                                    r  st/key4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y189       FDRE (Prop_fdre_C_Q)         0.216     4.224 r  st/key4_reg[9]/Q
                         net (fo=3, routed)           0.692     4.916    st/O4[9]
    SLICE_X108Y185       LUT4 (Prop_lut4_I0_O)        0.043     4.959 r  st/full6_i_49/O
                         net (fo=1, routed)           0.000     4.959    ri/I12[0]
    SLICE_X108Y185       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.210 r  ri/full6_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.210    ri/n_24_full6_reg_i_23
    SLICE_X108Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.259 r  ri/full6_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.259    ri/n_24_full6_reg_i_5
    SLICE_X108Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.308 r  ri/full6_reg_i_3/CO[3]
                         net (fo=3, routed)           0.603     5.911    ri/st/location25_in
    SLICE_X104Y187       LUT6 (Prop_lut6_I0_O)        0.043     5.954 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.238     6.191    ri/n_24_full1_i_5
    SLICE_X104Y187       LUT5 (Prop_lut5_I0_O)        0.043     6.234 f  ri/full1_i_3/O
                         net (fo=7, routed)           0.272     6.506    ri/O11
    SLICE_X102Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.549 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.176     6.725    ri/O10
    SLICE_X102Y190       LUT4 (Prop_lut4_I0_O)        0.043     6.768 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.655     7.423    st/E[0]
    SLICE_X109Y181       FDRE                                         r  st/data3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.500     4.500 r  
    AL31                                              0.000     4.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.500    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     4.990 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     6.995    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.067 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.104     8.171    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X109Y181                                                    r  st/data3_reg[8]/C
                         clock pessimism              0.307     8.479    
                         clock uncertainty           -0.035     8.443    
    SLICE_X109Y181       FDRE (Setup_fdre_C_CE)      -0.194     8.249    st/data3_reg[8]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 st/data7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            peeklatch_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.727%)  route 0.053ns (29.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.574     1.829    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X101Y180                                                    r  st/data7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y180       FDRE (Prop_fdre_C_Q)         0.100     1.929 r  st/data7_reg[6]/Q
                         net (fo=1, routed)           0.053     1.982    st/data7[6]
    SLICE_X100Y180       LUT2 (Prop_lut2_I1_O)        0.028     2.010 r  st/peeklatch[97]_i_1/O
                         net (fo=1, routed)           0.000     2.010    peekdata[97]
    SLICE_X100Y180       FDRE                                         r  peeklatch_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.774     2.270    tm3_clk_v0_IBUF_BUFG
    SLICE_X100Y180                                                    r  peeklatch_reg[97]/C
                         clock pessimism             -0.429     1.840    
    SLICE_X100Y180       FDRE (Hold_fdre_C_D)         0.087     1.927    peeklatch_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 2.25 }
Period:             4.500
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.500   2.607  RAMB36_X7Y28    offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.250   1.850  SLICE_X98Y185   lh01/ram/mem2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.250   1.900  SLICE_X111Y167  boundcont01/id1_reg[0]/C



