PPA Report for pl_reg_bound.v (Module: pl_reg_bound)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 17
IO Count: 18
Cell Count: 60

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 764.53 MHz
Reg-to-Reg Critical Path Delay: 1.071 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
