// Seed: 2745956479
module module_0;
  integer id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri void id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    inout wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  assign id_5 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wand id_12;
  tri1 id_13 = id_4 !=? id_9;
  assign id_12 = id_4;
endmodule
