<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>SpMV</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>21</Best-caseLatency>
            <Average-caseLatency>1341</Average-caseLatency>
            <Worst-caseLatency>5211</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.410 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>52.110 us</Worst-caseRealTimeLatency>
            <Interval-min>22</Interval-min>
            <Interval-max>5212</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <spmv_loop_external>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <Latency>
                    <range>
                        <min>20</min>
                        <max>5210</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>200</min>
                        <max>52100</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>521</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </spmv_loop_external>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>SpMV.cpp:15</SourceLocation>
            <SummaryOfLoopViolations>
                <spmv_loop_external>
                    <Name>spmv_loop_external</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>SpMV.cpp:15</SourceLocation>
                </spmv_loop_external>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>545</FF>
            <LUT>431</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>SpMV</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>values_address0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_ce0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_q0</name>
            <Object>values</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndexes_address0</name>
            <Object>columnIndexes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndexes_ce0</name>
            <Object>columnIndexes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>columnIndexes_q0</name>
            <Object>columnIndexes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_address0</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_ce0</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_q0</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_address1</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_ce1</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rowPointers_q1</name>
            <Object>rowPointers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>numOfRows</name>
            <Object>numOfRows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>numOfCols</name>
            <Object>numOfCols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vector_address0</name>
            <Object>vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vector_ce0</name>
            <Object>vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vector_q0</name>
            <Object>vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>SpMV</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_SpMV_Pipeline_spmv_loop_internal_fu_109</InstName>
                    <ModuleName>SpMV_Pipeline_spmv_loop_internal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>109</ID>
                    <BindInstances>icmp_ln19_fu_136_p2 mul_32s_32s_32_2_1_U1 add_ln26_fu_160_p2 add_ln19_fu_141_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln15_fu_132_p2 add_ln15_fu_138_p2 icmp_ln16_fu_154_p2 icmp_ln19_fu_164_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SpMV_Pipeline_spmv_loop_internal</Name>
            <Loops>
                <spmv_loop_internal/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 512</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <spmv_loop_internal>
                        <Name>spmv_loop_internal</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>511</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 515</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </spmv_loop_internal>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>SpMV.cpp:19</SourceLocation>
                    <SummaryOfLoopViolations>
                        <spmv_loop_internal>
                            <Name>spmv_loop_internal</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>SpMV.cpp:19</SourceLocation>
                        </spmv_loop_internal>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>507</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="spmv_loop_internal" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln19_fu_136_p2" SOURCE="SpMV.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="spmv_loop_internal" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="SpMV.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="temp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="spmv_loop_internal" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_160_p2" SOURCE="SpMV.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="spmv_loop_internal" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_141_p2" SOURCE="SpMV.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SpMV</Name>
            <Loops>
                <spmv_loop_external/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>1341</Average-caseLatency>
                    <Worst-caseLatency>5211</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22 ~ 5212</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <spmv_loop_external>
                        <Name>spmv_loop_external</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>20 ~ 5210</Latency>
                        <AbsoluteTimeLatency>0.200 us ~ 52.100 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>521</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 521</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_SpMV_Pipeline_spmv_loop_internal_fu_109</Instance>
                        </InstanceList>
                    </spmv_loop_external>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>SpMV.cpp:15</SourceLocation>
                    <SummaryOfLoopViolations>
                        <spmv_loop_external>
                            <Name>spmv_loop_external</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>SpMV.cpp:15</SourceLocation>
                        </spmv_loop_external>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>545</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>431</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="spmv_loop_external" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_132_p2" SOURCE="SpMV.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="spmv_loop_external" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_138_p2" SOURCE="SpMV.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="spmv_loop_external" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_154_p2" SOURCE="SpMV.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="spmv_loop_external" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln19_fu_164_p2" SOURCE="SpMV.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="values" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="values_address0" name="values_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="values_ce0" name="values_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="values_q0" name="values_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="columnIndexes" index="1" direction="in" srcType="ap_uint&lt;5&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="columnIndexes_address0" name="columnIndexes_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="columnIndexes_ce0" name="columnIndexes_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="columnIndexes_q0" name="columnIndexes_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rowPointers" index="2" direction="in" srcType="ap_uint&lt;9&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="rowPointers_address0" name="rowPointers_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="rowPointers_ce0" name="rowPointers_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="rowPointers_q0" name="rowPointers_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="rowPointers_address1" name="rowPointers_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="rowPointers_ce1" name="rowPointers_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="rowPointers_q1" name="rowPointers_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numOfRows" index="3" direction="in" srcType="ap_uint&lt;5&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="numOfRows" name="numOfRows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numOfCols" index="4" direction="in" srcType="ap_uint&lt;5&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="numOfCols" name="numOfCols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vector" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="vector_address0" name="vector_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="vector_ce0" name="vector_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="vector_q0" name="vector_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="6" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="values_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="values_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="values_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="columnIndexes_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="columnIndexes_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>columnIndexes_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="columnIndexes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="columnIndexes_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="columnIndexes_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>columnIndexes_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="columnIndexes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPointers_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="rowPointers_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPointers_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPointers"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPointers_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="9">
            <portMaps>
                <portMap portMapName="rowPointers_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPointers_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPointers"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPointers_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="rowPointers_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPointers_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPointers"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rowPointers_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="9">
            <portMaps>
                <portMap portMapName="rowPointers_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rowPointers_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rowPointers"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="numOfRows" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="numOfRows">DATA</portMap>
            </portMaps>
            <ports>
                <port>numOfRows</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="numOfRows"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="numOfCols" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="5">
            <portMaps>
                <portMap portMapName="numOfCols">DATA</portMap>
            </portMaps>
            <ports>
                <port>numOfCols</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="numOfCols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vector_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="vector_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vector_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vector_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="vector_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vector_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="columnIndexes_address0">out, 7</column>
                    <column name="columnIndexes_q0">in, 5</column>
                    <column name="output_r_address0">out, 4</column>
                    <column name="output_r_d0">out, 32</column>
                    <column name="rowPointers_address0">out, 4</column>
                    <column name="rowPointers_address1">out, 4</column>
                    <column name="rowPointers_q0">in, 9</column>
                    <column name="rowPointers_q1">in, 9</column>
                    <column name="values_address0">out, 7</column>
                    <column name="values_q0">in, 32</column>
                    <column name="vector_address0">out, 4</column>
                    <column name="vector_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="numOfCols">ap_none, in, 5</column>
                    <column name="numOfRows">ap_none, in, 5</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="values">in, int*</column>
                    <column name="columnIndexes">in, ap_uint&lt;5&gt;*</column>
                    <column name="rowPointers">in, ap_uint&lt;9&gt;*</column>
                    <column name="numOfRows">in, ap_uint&lt;5&gt;</column>
                    <column name="numOfCols">in, ap_uint&lt;5&gt;</column>
                    <column name="vector">in, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="values">values_address0, port, offset</column>
                    <column name="values">values_ce0, port, </column>
                    <column name="values">values_q0, port, </column>
                    <column name="columnIndexes">columnIndexes_address0, port, offset</column>
                    <column name="columnIndexes">columnIndexes_ce0, port, </column>
                    <column name="columnIndexes">columnIndexes_q0, port, </column>
                    <column name="rowPointers">rowPointers_address0, port, offset</column>
                    <column name="rowPointers">rowPointers_ce0, port, </column>
                    <column name="rowPointers">rowPointers_q0, port, </column>
                    <column name="rowPointers">rowPointers_address1, port, offset</column>
                    <column name="rowPointers">rowPointers_ce1, port, </column>
                    <column name="rowPointers">rowPointers_q1, port, </column>
                    <column name="numOfRows">numOfRows, port, </column>
                    <column name="numOfCols">numOfCols, port, </column>
                    <column name="vector">vector_address0, port, offset</column>
                    <column name="vector">vector_ce0, port, </column>
                    <column name="vector">vector_q0, port, </column>
                    <column name="output">output_r_address0, port, offset</column>
                    <column name="output">output_r_ce0, port, </column>
                    <column name="output">output_r_we0, port, </column>
                    <column name="output">output_r_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

