// Seed: 1460682746
module module_0 (
    input wor id_0,
    output wand id_1
    , id_9 = 1, id_10,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4
    , id_11,
    input wand void id_5,
    input tri id_6,
    output supply0 id_7
);
  parameter id_12 = 1'b0;
  wire  id_13;
  logic id_14 = -1;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd98
) (
    output tri1 id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri1 id_3
    , id_14,
    input uwire _id_4,
    output uwire id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12[id_4 : 1 'b0]
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_12,
      id_11,
      id_12,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
