<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: SPI_InitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_InitTypeDef Struct Reference<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3d.html">rtl87x3d</a> &raquo; <a class="el" href="group__x3d___s_p_i.html">SPI</a> &raquo; <a class="el" href="group___s_p_i___exported___types.html">SPI Exported Types</a><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___s_p_i.html">SPI</a> &raquo;  &#124; <a class="el" href="group__x3e___s_p_i___exported___types.html">SPI Exported Types</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI Init structure definition.  
 <a href="struct_s_p_i___init_type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rtl87x3d_2io_2rtl876x__spi_8h_source.html">rtl876x_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a485dbba7798a7ff3d00dfabba19584b8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a485dbba7798a7ff3d00dfabba19584b8">SPI_Direction</a></td></tr>
<tr class="separator:a485dbba7798a7ff3d00dfabba19584b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeddd33e224d56672843782c105ed82e4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#aeddd33e224d56672843782c105ed82e4">SPI_Mode</a></td></tr>
<tr class="separator:aeddd33e224d56672843782c105ed82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541e4cbd533e4102ffeffbe8388a38d6"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a541e4cbd533e4102ffeffbe8388a38d6">SPI_DataSize</a></td></tr>
<tr class="separator:a541e4cbd533e4102ffeffbe8388a38d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d27aca088402c07e34e5a2ab4902d9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#ae8d27aca088402c07e34e5a2ab4902d9">SPI_CPOL</a></td></tr>
<tr class="separator:ae8d27aca088402c07e34e5a2ab4902d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120f808113ce7d69e2ec1ea65abed627"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a120f808113ce7d69e2ec1ea65abed627">SPI_CPHA</a></td></tr>
<tr class="separator:a120f808113ce7d69e2ec1ea65abed627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae394bab6a4c42619f5f3bd5d6bdd238"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#aae394bab6a4c42619f5f3bd5d6bdd238">SPI_SwapTxBitEn</a></td></tr>
<tr class="separator:aae394bab6a4c42619f5f3bd5d6bdd238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f507db7c2113307d9a3fb4235e08c2d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a8f507db7c2113307d9a3fb4235e08c2d">SPI_SwapRxBitEn</a></td></tr>
<tr class="separator:a8f507db7c2113307d9a3fb4235e08c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9ea1eaba8608e2486d39b10f5e9b95"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a4a9ea1eaba8608e2486d39b10f5e9b95">SPI_SwapTxByteEn</a></td></tr>
<tr class="separator:a4a9ea1eaba8608e2486d39b10f5e9b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfc71ebdb84d0a4395de125743bce06"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#aecfc71ebdb84d0a4395de125743bce06">SPI_SwapRxByteEn</a></td></tr>
<tr class="separator:aecfc71ebdb84d0a4395de125743bce06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2265f18d534896ddcb0eb1b3cb2b7abf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a2265f18d534896ddcb0eb1b3cb2b7abf">SPI_ToggleEn</a></td></tr>
<tr class="separator:a2265f18d534896ddcb0eb1b3cb2b7abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc626f49e8642f9e6807576b6f342217"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#acc626f49e8642f9e6807576b6f342217">SPI_BaudRatePrescaler</a></td></tr>
<tr class="separator:acc626f49e8642f9e6807576b6f342217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be6bfbb58bbb72d54c90910f22d7c1b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a1be6bfbb58bbb72d54c90910f22d7c1b">SPI_FrameFormat</a></td></tr>
<tr class="separator:a1be6bfbb58bbb72d54c90910f22d7c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7335a8fab766f2d66c973266257377"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#aae7335a8fab766f2d66c973266257377">SPI_TxThresholdLevel</a></td></tr>
<tr class="separator:aae7335a8fab766f2d66c973266257377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f54a2459df04467ad0817f2459eae59"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a4f54a2459df04467ad0817f2459eae59">SPI_RxThresholdLevel</a></td></tr>
<tr class="separator:a4f54a2459df04467ad0817f2459eae59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32441b8aca06baa1a8d5528b32e90c6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a32441b8aca06baa1a8d5528b32e90c6b">SPI_NDF</a></td></tr>
<tr class="separator:a32441b8aca06baa1a8d5528b32e90c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34932ad944a0ae94b441e1d5d0a27e92"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a34932ad944a0ae94b441e1d5d0a27e92">SPI_TxDmaEn</a></td></tr>
<tr class="separator:a34932ad944a0ae94b441e1d5d0a27e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c57b54f56947010997268095b6ff465"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a7c57b54f56947010997268095b6ff465">SPI_RxDmaEn</a></td></tr>
<tr class="separator:a7c57b54f56947010997268095b6ff465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6409140efaa82d0a387f0c710c7f17"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#acc6409140efaa82d0a387f0c710c7f17">SPI_TxWaterlevel</a></td></tr>
<tr class="separator:acc6409140efaa82d0a387f0c710c7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb5dd707dd32861dca23543b149ee76"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a8fb5dd707dd32861dca23543b149ee76">SPI_RxWaterlevel</a></td></tr>
<tr class="separator:a8fb5dd707dd32861dca23543b149ee76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd50cef52d8724e398124c40e2140c0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html#a2cd50cef52d8724e398124c40e2140c0">SPI_RxSampleDly</a></td></tr>
<tr class="separator:a2cd50cef52d8724e398124c40e2140c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI Init structure definition. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a485dbba7798a7ff3d00dfabba19584b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485dbba7798a7ff3d00dfabba19584b8">&#9670;&nbsp;</a></span>SPI_Direction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_Direction</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the SPI unidirectional or bidirectional data mode. This parameter can be a value of <a class="el" href="group___s_p_i__data__direction.html">SPI Data Direction</a> </p>

</div>
</div>
<a id="aeddd33e224d56672843782c105ed82e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeddd33e224d56672843782c105ed82e4">&#9670;&nbsp;</a></span>SPI_Mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_Mode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the SPI operating mode. This parameter can be a value of <a class="el" href="group___s_p_i__mode.html">SPI Mode</a> </p>

</div>
</div>
<a id="a541e4cbd533e4102ffeffbe8388a38d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541e4cbd533e4102ffeffbe8388a38d6">&#9670;&nbsp;</a></span>SPI_DataSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_DataSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the SPI data size. This parameter can be a value of <a class="el" href="group___s_p_i__data__size.html">SPI Data Size</a> </p>

</div>
</div>
<a id="ae8d27aca088402c07e34e5a2ab4902d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d27aca088402c07e34e5a2ab4902d9">&#9670;&nbsp;</a></span>SPI_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_CPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the serial clock steady state. This parameter can be a value of <a class="el" href="group___s_p_i___clock___polarity.html">SPI Clock Polarity</a> </p>

</div>
</div>
<a id="a120f808113ce7d69e2ec1ea65abed627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120f808113ce7d69e2ec1ea65abed627">&#9670;&nbsp;</a></span>SPI_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_CPHA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the clock active edge for the bit capture. This parameter can be a value of <a class="el" href="group___s_p_i___clock___phase.html">SPI Clock Phase</a> </p>

</div>
</div>
<a id="aae394bab6a4c42619f5f3bd5d6bdd238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae394bab6a4c42619f5f3bd5d6bdd238">&#9670;&nbsp;</a></span>SPI_SwapTxBitEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SwapTxBitEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies whether to swap spi tx data bit</p>
<p>Specifies whether to swap spi tx data bit. Only SPI0 supports bit swap. </p>

</div>
</div>
<a id="a8f507db7c2113307d9a3fb4235e08c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f507db7c2113307d9a3fb4235e08c2d">&#9670;&nbsp;</a></span>SPI_SwapRxBitEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SwapRxBitEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies whether to swap spi rx data bit</p>
<p>Specifies whether to swap spi rx data bit. Only SPI0 supports bit swap. </p>

</div>
</div>
<a id="a4a9ea1eaba8608e2486d39b10f5e9b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9ea1eaba8608e2486d39b10f5e9b95">&#9670;&nbsp;</a></span>SPI_SwapTxByteEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SwapTxByteEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies whether to swap spi tx data bit</p>
<p>Specifies whether to swap spi tx data bit. Only SPI0 supports byte swap. </p>

</div>
</div>
<a id="aecfc71ebdb84d0a4395de125743bce06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfc71ebdb84d0a4395de125743bce06">&#9670;&nbsp;</a></span>SPI_SwapRxByteEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SwapRxByteEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies whether to swap spi rx data bit</p>
<p>Specifies whether to swap spi rx data bit. Only SPI0 supports byte swap. </p>

</div>
</div>
<a id="a2265f18d534896ddcb0eb1b3cb2b7abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2265f18d534896ddcb0eb1b3cb2b7abf">&#9670;&nbsp;</a></span>SPI_ToggleEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_ToggleEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies whether CS to toggle between successive frames, default is DISABLE ENABLE: CS toggle between successive frames , DISABLE: CS doesnot toggle between successive frames enable SPI_ToggleEn should make sure SPI_CPHA = 0(SPI_CPHA_1Edge) </p>

</div>
</div>
<a id="acc626f49e8642f9e6807576b6f342217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc626f49e8642f9e6807576b6f342217">&#9670;&nbsp;</a></span>SPI_BaudRatePrescaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_BaudRatePrescaler</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the speed of SCK clock. SPI Clock Speed = clk source/SPI_ClkDIV </p><dl class="section note"><dt>Note</dt><dd>The communication clock is derived from the master clock. The slave clock does not need to be set.</dd></dl>
<p>Specifies the speed of SCK clock. SPI Clock Speed = clk source(fixed 40Mhz)/SPI_ClkDIV/SPI_BaudRatePrescaler, clk source is 40Mhz by default, SPI_ClkDIV refer API RCC_SPIClkDivConfig SPI_BaudRatePrescaler: should be any even value between 2 and 65534 </p><dl class="section note"><dt>Note</dt><dd>The communication clock is derived from the master clock. The slave clock does not need to be set. </dd></dl>

</div>
</div>
<a id="a1be6bfbb58bbb72d54c90910f22d7c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be6bfbb58bbb72d54c90910f22d7c1b">&#9670;&nbsp;</a></span>SPI_FrameFormat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_FrameFormat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies which serial protocol transfers the data. This parameter can be a value of <a class="el" href="group___s_p_i__frame__format.html">SPI Frame Format</a> </p>

</div>
</div>
<a id="aae7335a8fab766f2d66c973266257377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7335a8fab766f2d66c973266257377">&#9670;&nbsp;</a></span>SPI_TxThresholdLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_TxThresholdLevel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the transmit FIFO Threshold </p>

</div>
</div>
<a id="a4f54a2459df04467ad0817f2459eae59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f54a2459df04467ad0817f2459eae59">&#9670;&nbsp;</a></span>SPI_RxThresholdLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_RxThresholdLevel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the receive FIFO Threshold </p>

</div>
</div>
<a id="a32441b8aca06baa1a8d5528b32e90c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32441b8aca06baa1a8d5528b32e90c6b">&#9670;&nbsp;</a></span>SPI_NDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_NDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the trigger condition in EEPROM mode. This parameter should be the value of the length of read data. </p>

</div>
</div>
<a id="a34932ad944a0ae94b441e1d5d0a27e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34932ad944a0ae94b441e1d5d0a27e92">&#9670;&nbsp;</a></span>SPI_TxDmaEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TxDmaEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the Tx dma mode. </p>

</div>
</div>
<a id="a7c57b54f56947010997268095b6ff465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c57b54f56947010997268095b6ff465">&#9670;&nbsp;</a></span>SPI_RxDmaEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_RxDmaEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the Rx dma mode &gt; </p>

</div>
</div>
<a id="acc6409140efaa82d0a387f0c710c7f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6409140efaa82d0a387f0c710c7f17">&#9670;&nbsp;</a></span>SPI_TxWaterlevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_TxWaterlevel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the DMA tx water level &gt; </p>

</div>
</div>
<a id="a8fb5dd707dd32861dca23543b149ee76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb5dd707dd32861dca23543b149ee76">&#9670;&nbsp;</a></span>SPI_RxWaterlevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_RxWaterlevel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the DMA rx water level &gt; </p>

</div>
</div>
<a id="a2cd50cef52d8724e398124c40e2140c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd50cef52d8724e398124c40e2140c0">&#9670;&nbsp;</a></span>SPI_RxSampleDly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPI_RxSampleDly</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the sample delay of receive data. </p><dl class="section note"><dt>Note</dt><dd>If set the spi master clock greater than 10M, rx sample dly need to be set to 1 </dd></dl>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/inc/rtl87x3d/io/<a class="el" href="rtl87x3d_2io_2rtl876x__spi_8h_source.html">rtl876x_spi.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
