<!DOCTYPE html>
<html>
<head>
   <title>Shard Scaffolding Ownership</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="Alpha AXP,AlphaCPU,broadcast invalidation,constructor injection,cpuList,DefaultInvalidationStrategy,DTBInvalidation,DTBManagerType,DTBVictimPolicy,EmulatorManager,Ev6_DtbPteTraits,globalDtbManager,globalItbManager,IPI-based invalidation,ITBInvalidation,ITBManagerType,ITBVictimPolicy,ownership hierarchy,per-CPU TLB slice,PTETraits,SMPManager,SPAMBucket,SPAMShardIPRManager,SPAMShardManager,SPAMShardManager AlphaCPU,SPAMShardManager concrete type,SPAMShardManager constructor,SPAMShardManager cpuCount,SPAMShardManager CPUStateIPRInterface,SPAMShardManager dependent class,SPAMShardManager global instance,SPAMShardManager global manager,SPAMShardManager initialization,SPAMShardManager instantiation,SPAMShardManager member variable,SPAMShardManager ownership,SPAMShardManager per-CPU,SPAMShardManager per-realm,SPAMShardManager per-size-class,SPAMShardManager pointer,SPAMShardManager reference,SPAMShardManager SMP,SPAMShardManager SMPManager,SPAMShardManager system manager,SPAMShardManager template parameters,SPAMShardManager traits,SPAMShardManager type alias,SPAMShardManager wiring,SRRIPPolicy,system architecture,SystemManager,system-wide TLB manager,template instantiation,TLB cache,type alias,typedef,using" />
   <meta name="description" content="Class Ownership and Invalidation Coordination in SMP" />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #2C5D88;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #FFF }     
      #idnav {
        text-align: right;
        width: 158px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "shard-scaffolding-ownership.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Shard Scaffolding Ownership</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?shard-scaffolding-ownership.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      &raquo;No topics above this level&laquo;
      </p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Shard Scaffolding Ownership</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <span class="hmbtnprev"></span>
      <a href="appendix---trait-examples.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <span class="hmbtnnext"></span>
      <a id="printbuttonlink" onclick=";$('div#idcontent').css('margin-top', '1em');printTopic();$('#idcontent').css('margin-top', $('#idheader').height());" title="Print"><span class="hmbtnprint"></span></a>
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal"><span style="font-weight: bold;">Class Ownership and Invalidation Coordination in SMP</span></p>
<p class="p_Normal">===================================================</p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Ownership Hierarchy</span></h3>
<p class="p_Normal">-------------------</p>
<p class="p_Normal">In a scalable SMP Alpha AXP emulator, the cache/TLB managers responsible for sharded SPAM entries should be owned and orchestrated at the system or SMP “manager” level, not per-CPU. A typical class hierarchy and ownership might look like:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_CodeExample">&nbsp;&nbsp;&nbsp;<span class="f_CodeExample">&nbsp;SMPManager&nbsp;(or&nbsp;EmulatorManager/SystemManager)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;└─&nbsp;owns&nbsp;→&nbsp;SPAMShardManager&nbsp;(or&nbsp;SPAMShardIPRManager)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;└─&nbsp;manages&nbsp;all&nbsp;TLB/PTE&nbsp;shards&nbsp;for&nbsp;all&nbsp;CPUs/realms/size&nbsp;classes</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;└─&nbsp;owns&nbsp;→&nbsp;AlphaCPU[0..N-1]</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;└─&nbsp;each&nbsp;AlphaCPU&nbsp;references&nbsp;its&nbsp;local&nbsp;slice(s)&nbsp;of&nbsp;the&nbsp;SPAM&nbsp;manager</span></p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Consistency and Broadcast Invalidation</span></h3>
<p class="p_Normal">--------------------------------------</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>System-wide invalidations (TBIA: TLB Invalidate All, TBIAP: TLB Invalidate ASN/Process) must operate **across all shards**, not just a single CPU’s cache.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>In a real SMP system, this is typically achieved via Inter-Processor Interrupt (IPI) messages: the SMPManager broadcasts an invalidation request to all CPUs.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Each AlphaCPU, upon receiving the IPI, calls the appropriate invalidation routine in its associated shard or slice of the SPAMShardManager.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>The SPAMShardManager provides methods (e.g., invalidateASN_AllShards(), tbia()) that iterate over all shards/CPUs and perform the invalidation.</p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Benefits of Central Ownership</span></h3>
<p class="p_Normal">-----------------------------</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Ensures a **single source of truth** for all TLB entries in the system.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Simplifies coordination of SMP-wide events (flush, shootdown, broadcast).</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Decouples per-CPU logic from global cache management, enabling efficient broadcast, stats gathering, and policy switching.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Allows per-CPU AlphaCPU objects to interact with their TLB slice without duplicating state.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Implementation Example</span></p>
<p class="p_Normal">----------------------</p>
<p class="p_Normal">Example pseudocode for SMP-aware invalidation:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_CodeExample"><span style="font-weight: bold;">Step&nbsp;1:&nbsp;Define&nbsp;or&nbsp;Alias&nbsp;the&nbsp;Manager&nbsp;Type&nbsp;With&nbsp;All&nbsp;Template&nbsp;Parameters</span></p>
<p class="p_CodeExample">--------------------------------------------------------------------</p>
<p class="p_CodeExample">For&nbsp;example,&nbsp;for&nbsp;an&nbsp;EV6&nbsp;44-bit&nbsp;VA&nbsp;system,&nbsp;4-way,&nbsp;256&nbsp;ASN,&nbsp;1024&nbsp;buckets:</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample">&nbsp;&nbsp;<span class="f_CodeExample">&nbsp;&nbsp;&nbsp;using&nbsp;MyITBTraits&nbsp;=&nbsp;PTETraits&lt;CPUFamily::EV6,&nbsp;44U&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;MyDTBTraits&nbsp;=&nbsp;Ev6_DtbPteTraits&lt;CPUFamily::EV6,&nbsp;44U&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;AssocWays&nbsp;&nbsp;&nbsp;=&nbsp;4;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;MaxASN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;256;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;unsigned&nbsp;BucketCount&nbsp;=&nbsp;1024;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;constexpr&nbsp;bool&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ShardBySize&nbsp;=&nbsp;true;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;ITBVictimPolicy&nbsp;=&nbsp;SRRIPPolicy&lt;typename&nbsp;SPAMBucket&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry,&nbsp;AssocWays&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;DTBVictimPolicy&nbsp;=&nbsp;SRRIPPolicy&lt;typename&nbsp;SPAMBucket&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry,&nbsp;AssocWays&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;ITBInvalidation&nbsp;=&nbsp;DefaultInvalidationStrategy&lt;typename&nbsp;SPAMBucket&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;DTBInvalidation&nbsp;=&nbsp;DefaultInvalidationStrategy&lt;typename&nbsp;SPAMBucket&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN&gt;::Entry&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;ITBManagerType&nbsp;=&nbsp;SPAMShardManager&lt;MyITBTraits,&nbsp;AssocWays,&nbsp;MaxASN,&nbsp;BucketCount,&nbsp;ShardBySize,&nbsp;ITBVictimPolicy,&nbsp;ITBInvalidation&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;DTBManagerType&nbsp;=&nbsp;SPAMShardManager&lt;MyDTBTraits,&nbsp;AssocWays,&nbsp;MaxASN,&nbsp;BucketCount,&nbsp;ShardBySize,&nbsp;DTBVictimPolicy,&nbsp;DTBInvalidation&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span style="font-weight: bold;">Step&nbsp;2:&nbsp;Instantiate&nbsp;With&nbsp;Correct&nbsp;Parameters&nbsp;(e.g.,&nbsp;in&nbsp;SMPManager/SystemManager)</span></p>
<p class="p_CodeExample">-------------------------------------------------------------------------------</p>
<p class="p_CodeExample">Suppose&nbsp;cpuCount&nbsp;is&nbsp;the&nbsp;number&nbsp;of&nbsp;logical&nbsp;CPUs:</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&nbsp;globalItbManager(cpuCount);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;DTBManagerType&nbsp;globalDtbManager(cpuCount);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;Store&nbsp;these&nbsp;as&nbsp;members&nbsp;of&nbsp;your&nbsp;SMPManager/SystemManager:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;class&nbsp;SMPManager&nbsp;{</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&nbsp;globalItbManager;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DTBManagerType&nbsp;globalDtbManager;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;std::vector&lt;AlphaCPU&gt;&nbsp;cpuList;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;...</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SMPManager(unsigned&nbsp;cpuCount)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;globalItbManager(cpuCount),&nbsp;globalDtbManager(cpuCount)</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{&nbsp;/*&nbsp;...&nbsp;*/&nbsp;}</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span style="font-weight: bold;">Step&nbsp;3:&nbsp;Pass&nbsp;to&nbsp;Dependent&nbsp;Classes&nbsp;by&nbsp;Reference&nbsp;or&nbsp;Pointer</span></p>
<p class="p_CodeExample">---------------------------------------------------------</p>
<p class="p_CodeExample">Each&nbsp;AlphaCPU&nbsp;(or&nbsp;its&nbsp;associated&nbsp;CPUStateIPRInterface)&nbsp;can&nbsp;receive&nbsp;a&nbsp;reference&nbsp;to&nbsp;the&nbsp;global&nbsp;manager,&nbsp;e.g.:</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample">&nbsp;<span class="f_CodeExample">&nbsp;&nbsp;&nbsp;AlphaCPU(ITBManagerType&amp;&nbsp;itbRef,&nbsp;DTBManagerType&amp;&nbsp;dtbRef,&nbsp;/*&nbsp;...&nbsp;*/);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample">And&nbsp;store/use&nbsp;the&nbsp;reference&nbsp;as:</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;class&nbsp;AlphaCPU&nbsp;{</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&amp;&nbsp;itbManager;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DTBManagerType&amp;&nbsp;dtbManager;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;...</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">In this model, **the SPAMShardManager is owned by the SMPManager**, not by individual AlphaCPU instances. CPUs cooperate with the central manager for all TLB operations, especially system/global invalidations.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Example: </span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;//&nbsp;In&nbsp;a&nbsp;system&nbsp;with&nbsp;4&nbsp;CPUs:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;ITBManagerType&nbsp;=&nbsp;SPAMShardManager&lt;MyITBTraits,&nbsp;4,&nbsp;256,&nbsp;1024,&nbsp;true,&nbsp;ITBVictimPolicy,&nbsp;ITBInvalidation&gt;;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;ITBManagerType&nbsp;globalItbManager(4);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;Use:&nbsp;globalItbManager.tbia_allCPUs();</span></p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Summary</span></h3>
<p class="p_Normal">-------</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>The SPAMShardManager (or its equivalent) is best owned by the SMP/system manager.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>SMPManager is responsible for all global invalidation coordination, including IPI delivery and synchronization.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>AlphaCPU objects access and operate on their own shards/slices via references or indices into the central manager.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>This ensures TLB consistency, enables fast SMP invalidation, and supports efficient scalability in multicore systems.</p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">References</span></h3>
<p class="p_Normal">----------</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>alpha_spam_manager.h (SPAMShardManager)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>SMPManager, AlphaCPU (project-specific system design)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Alpha Architecture Reference Manual: SMP and TLB invalidation</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Generated for EMulatR Project, 2025-11-14.</p>
<p class="p_Normal">&nbsp;</p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">

  function printTopic() {
    if (document.queryCommandSupported('print')) { document.execCommand('print', false, null); }
    else { window.print(); }
  }



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
    //Hide Print button on touch devices
    if (hmBrowser.nonDeskTouch) {
      $("a#printbuttonlink").hide();
      $("#idnav").css({"width": "125px", "padding-left": "0", "padding-right": "2px"});
    }
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}
var baseurl = document.URL.substring(0,document.URL.lastIndexOf("/")+1); 
$('#idcontent').append('<p class="help-url"><b>URL of this topic:<br /></b><a href="'+baseurl+'index.html' +
'?shard-scaffolding-ownership.html" target="_top">'+baseurl+'index.html?shard-scaffolding-ownership.html</a></p>');

</script>
</body>
</html>
