<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="LVS Specification Statements" />
<meta name="abstract" content="This section lists the LVS specification statements. These are specification statements used in layout versus schematic checking." />
<meta name="description" content="This section lists the LVS specification statements. These are specification statements used in layout versus schematic checking." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id3fddc595-447d-47d7-86c4-a3799ef5f9ac" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>LVS Specification Statements</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="LVS Specification Statements" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id3fddc595-447d-47d7-86c4-a3799ef5f9ac">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">LVS Specification
Statements</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">This section
lists the LVS specification statements. These are specification
statements used in layout versus schematic checking.</span>
</div>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id3fddc595-447d-47d7-86c4-a3799ef5f9ac__id9a95f8c5-7cf7-4d79-b5e0-55f545106d11" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Specification Statements: LVS</span></caption><colgroup><col style="width:2.816in" /><col style="width:3.684in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d338569e158"><p class="p">Statement</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d338569e167"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_Device_id89f67149.html#id89f67149-593d-4a42-bf07-d2052c906774__Command_Device_id89f67149.xml#id89f67149-593d-4a42-bf07-d2052c906774" title="Defines devices and calculates properties for circuit extraction.">Device</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Defines devices to be
recognized and used in LVS comparison. Not a specification statement
per-se, but used by LVS processes.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_ErcTvf_idc4d47c7c.html#idc4d47c7c-2198-451e-829a-b73eaef9bef9__Command_ErcTvf_idc4d47c7c.xml#idc4d47c7c-2198-451e-829a-b73eaef9bef9" title="Generates device properties for downstream simulation tools. This statement is used in support of the pushdown separated properties (PDSP) flow in the Calibre Connectivity Interface (CCI). Requires a Calibre ADP license.">ERC TVF</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Generates device properties for downstream simulation
tools.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_Hcell_id848a5468.html#id848a5468-2f19-48ed-b42e-5b5143e750a7__Command_Hcell_id848a5468.xml#id848a5468-2f19-48ed-b42e-5b5143e750a7" title="Specifies a pair of subcircuits — one from layout and one from source — that correspond. Used only in hierarchical applications.">Hcell</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a pair of subcircuits—one
from layout and one from source—that correspond.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LayoutDummyLayer_idf249a384.html#idf249a384-3f95-458e-a1d2-8f6ed75ebbb6__Command_LayoutDummyLayer_idf249a384.xml#idf249a384-3f95-458e-a1d2-8f6ed75ebbb6" title="Specifies dummy fill layers for optimized handling during hierarchical database construction.">Layout Dummy Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies dummy fill layers for optimized
handling during hierarchical database construction.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LayoutPreserveCase_idc4575af4.html#idc4575af4-51ad-46ee-b97f-f16ed6ade3c4__Command_LayoutPreserveCase_idc4575af4.xml#idc4575af4-51ad-46ee-b97f-f16ed6ade3c4" title="Specifies whether matching net or device property names that differ only by case are treated as identical or different during circuit extraction. Used only by Calibre nmLVS/Calibre nmLVS-H, Calibre PERC, and certain Calibre YieldAnalyzer applications.">Layout Preserve Case</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether matching
net or device property names that differ only by case are treated
as identical or different during circuit extraction.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAbortOnErcError_ida611b737.html#ida611b737-47b3-4a9f-b42f-f0ce762fa73d__Command_LvsAbortOnErcError_ida611b737.xml#ida611b737-47b3-4a9f-b42f-f0ce762fa73d" title="Specifies whether LVS terminates when ABORT LVS keywords are specified in ERC Select Check statements. Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">LVS Abort On ERC Error</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether LVS
terminates when ABORT LVS keywords are specified in ERC Select Check statements.
Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC applications.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAbortOnSoftchk_idd28e59c1.html#idd28e59c1-be19-4f12-8c99-2ecc22337cc0__Command_LvsAbortOnSoftchk_idd28e59c1.xml#idd28e59c1-be19-4f12-8c99-2ecc22337cc0" title="Specifies whether to abort processing if an LVS Softchk violation is found.">LVS Abort On Softchk</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
abort processing if a Softchk violation is found.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAbortOnSupplyError_idd3ff2de0.html#idd3ff2de0-3519-4250-88ad-87332008fa94__Command_LvsAbortOnSupplyError_idd3ff2de0.xml#idd3ff2de0-3519-4250-88ad-87332008fa94" title="Specifies whether to abort processing when connectivity extraction detects a problem with the power or ground nets. Observed in calibre ‑dfm, ‑lvs, and ‑perc runs. Not used in ICverify.">LVS Abort On Supply Error</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
abort processing when connectivity extraction detects a problem
with the power or ground nets. Not used in ICverify.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAbortOnSupplyShort_idf5e53bf0.html#id846a8c87-6eae-491a-bd3f-88ea7ec6dd15__Command_LvsAbortOnSupplyShort_idf5e53bf0.xml#id846a8c87-6eae-491a-bd3f-88ea7ec6dd15" title="Specifies whether to abort processing when connectivity extraction detects a supply net short. Not used in ICverify.">LVS Abort On Supply Short</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to abort processing when connectivity
extraction detects a supply net short. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAllCapacitorPinsSwappable_id697e99e3.html#id697e99e3-ddd0-4a91-8c12-ca8e005b08b0__Command_LvsAllCapacitorPinsSwappable_id697e99e3.xml#id697e99e3-ddd0-4a91-8c12-ca8e005b08b0" title="Specifies whether all capacitor pins should be considered swappable during LVS comparison.">LVS All Capacitor Pins Swappable</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether capacitor
pins should be considered swappable during LVS comparison. In ICverify,
sets the value of application variable lvs_all_capacitor_pins_swappable.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAnnotateDevices_ideeca7934.html#ideeca7934-2e7d-46dc-b0e0-209e21ad11cc__Command_LvsAnnotateDevices_ideeca7934.xml#ideeca7934-2e7d-46dc-b0e0-209e21ad11cc" title="Specifies to annotate device shapes with properties stored on an annotation layer. Annotation properties are available using the Calibre Connectivity Interface. Used only in Calibre nmLVS‑H and Calibre PERC.">LVS Annotate Devices</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to annotate
extracted device shapes with properties stored on an annotation
layer.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsApplyUnusedFilter_id4291f530.html#id4291f530-aecb-4bf4-94b5-f328986a0f82__Command_LvsApplyUnusedFilter_id4291f530.xml#id4291f530-aecb-4bf4-94b5-f328986a0f82" title="Specifies to apply an unused device filter to a set of cells specified in a list.">LVS Apply Unused Filter</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to apply an
unused device filter to a set of cells specified in a list.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsAutoExpandHcells_idcb6627be.html#idcb6627be-cab7-4e7a-a384-6f38c6a6bfb7__Command_LvsAutoExpandHcells_idcb6627be.xml#idcb6627be-cab7-4e7a-a384-6f38c6a6bfb7" title="Specifies whether to expand hcells automatically during hierarchical circuit extraction in order to optimize performance.">LVS Auto Expand Hcells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
expand hcells automatically during hierarchical circuit extraction
in order to optimize performance.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBlackBoxPort_id7391e1f3.html#id7391e1f3-2a66-4c01-bd91-8d08494db5ee__Command_LvsBlackBoxPort_id7391e1f3.xml#id7391e1f3-2a66-4c01-bd91-8d08494db5ee" title="Defines port objects for the LVS Box BLACK statement.">LVS Black Box Port</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Defines port objects
for the LVS Box BLACK statement.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBlackBoxPortDepth_id38fd4c76.html#id38fd4c76-652b-431c-a37b-ebefed95957e__Command_LvsBlackBoxPortDepth_id38fd4c76.xml#id38fd4c76-652b-431c-a37b-ebefed95957e" title="Defines the hierarchical levels from which ports are recognized in LVS Box BLACK cells.">LVS Black Box Port Depth</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Defines the hierarchical
levels from which ports are recognized in LVS Box BLACK cells.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBox_idb01922c2.html#idb01922c2-6ae1-4d23-85d2-766e8172c088__Command_LvsBox_idb01922c2.xml#idb01922c2-6ae1-4d23-85d2-766e8172c088" title="Specifies cells whose contents are to be excluded from circuit comparison or circuit extraction, or both. Used only in Calibre nmLVS/Calibre nmLVS-H, Calibre PERC, Calibre xACT, and Calibre xRC.">LVS Box</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies cells with
contents that are not to be compared.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBoxCutExtent_id9f6ea953.html#id9f6ea953-ef96-43f5-a66e-c6254b8e421d__Command_LvsBoxCutExtent_id9f6ea953.xml#id9f6ea953-ef96-43f5-a66e-c6254b8e421d" title="Specifies how layers derived using Extent-based operations are handled in LVS Box BLACK and GRAY flows.">LVS Box Cut Extent</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how layers derived using Extent-based operations
are handled in LVS Box BLACK and GRAY flows.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBoxPeekLayer_idf60aea5e.html#idf60aea5e-4118-4e4e-828d-37ef96c807ae__Command_LvsBoxPeekLayer_idf60aea5e.xml#idf60aea5e-4118-4e4e-828d-37ef96c807ae" title="Specifies original layers in LVS Box BLACK and GRAY cells that can interact with layers and participate in layer derivations in the cells’ super-hierarchies.">LVS Box Peek Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies original layers in LVS Box BLACK
and GRAY cells that can interact with and participate in layer derivations
with layers in their super-hierarchies.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBuiltinDevicePinSwap_id050e6001.html#id050e6001-f5f0-4741-a5ab-9967958435b1__Command_LvsBuiltinDevicePinSwap_id050e6001.xml#id050e6001-f5f0-4741-a5ab-9967958435b1" title="Specifies whether LVS should apply default pin swappability rules in built-in M and R devices.">LVS Builtin Device Pin Swap</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether LVS
should apply default pin swappability rules in built-in M and R
devices.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsBuiltinMosNrdNrs_id6a6c905f.html#id6a6c905f-87fd-42d3-a330-4aca5eb54f6d__Command_LvsBuiltinMosNrdNrs_id6a6c905f.xml#id6a6c905f-87fd-42d3-a330-4aca5eb54f6d" title="Specifies whether NRD/NRS properties are treated as built-in during parallel MOS reduction.">LVS Builtin MOS NRD_NRS</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether NRD/NRS
properties are treated as built-in during parallel MOS reduction.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCellList_id856b3f53.html#id856b3f53-73ae-45f9-8caa-cd09ce19e16b__Command_LvsCellList_id856b3f53.xml#id856b3f53-73ae-45f9-8caa-cd09ce19e16b" title="Specifies a list of cells for overrides of LVS rules. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Cell List</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a list of cells
for overrides of LVS rules. Used only in Calibre nmLVS-H and Calibre
PERC.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCellSupply_idad2ce537.html#idad2ce537-e0c8-4be0-867f-d5c67a8b4fb9__Command_LvsCellSupply_idad2ce537.xml#idad2ce537-e0c8-4be0-867f-d5c67a8b4fb9" title="Controls propagation of supply net names from lower-level nets. Used only in Calibre nmLVS H and Calibre PERC.">LVS Cell Supply</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls propagation
of supply net names from lower-level nets. Used only in Calibre nmLVS‑H
and Calibre PERC.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCenterDeviceLocation_idf7b1aab1.html#idf7b1aab1-50dc-43cf-b25d-edc73691d22a__Command_LvsCenterDeviceLocation_idf7b1aab1.xml#idf7b1aab1-50dc-43cf-b25d-edc73691d22a" title="Identifies device body location coordinates.">LVS Center Device Location</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Identifies centered device location coordinates.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCenterDevicePins_idd867d5f2.html#idd867d5f2-aa5b-44f4-be3a-507d05ba0acd__Command_LvsCenterDevicePins_idd867d5f2.xml#idd867d5f2-aa5b-44f4-be3a-507d05ba0acd" title="Identifies pin location coordinates for the Calibre Connectivity Interface.">LVS Center Device Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Identifies centered pin
location coordinates for Calibre CCI.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCheckPortNames_id3f8c1e88.html#id3f8c1e88-82a7-45e1-ae33-3d7e9b6445c5__Command_LvsCheckPortNames_id3f8c1e88.xml#id3f8c1e88-82a7-45e1-ae33-3d7e9b6445c5" title="Specifies whether to check the names of corresponding ports in the layout and source to determine whether they match. Not used in Calibre PERC.">LVS Check Port Names</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
check the names of matched ports.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSCloneByLVSBoxCells_id318feb65.html#id318feb65-22b6-4729-b8d9-2ad2f7d66092__Command_LVSCloneByLVSBoxCells_id318feb65.xml#id318feb65-22b6-4729-b8d9-2ad2f7d66092" title="Specifies whether to clone subcells of regular LVS Box cells that are also placed outside box cells. This statement is intended for certain Query Server CCI flows involving regular box cells.">LVS Clone By LVS Box Cells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to clone subcells of regular
LVS Box cells that are also placed outside box cells.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCompareCase_idaa01e983.html#idaa01e983-cbe6-4cc9-8fc1-2e284becc311__Command_LvsCompareCase_idaa01e983.xml#idaa01e983-cbe6-4cc9-8fc1-2e284becc311" title="Controls case sensitivity in the comparison of names.">LVS Compare Case</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls case sensitivity
in the comparison of names.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSCompareCaseStrict_idbb6556f8.html#idbb6556f8-5ca4-466f-a174-f06fa0ddbc81__Command_LVSCompareCaseStrict_idbb6556f8.xml#idbb6556f8-5ca4-466f-a174-f06fa0ddbc81" title="Controls enforcement of SPICE netlist case sensitivity settings in the rule file. Used in Calibre nmLVS/Calibre nmLVS-H, Calibre PERC, and DFM-type runs.">LVS Compare Case Strict</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls enforcement of SPICE netlist case-sensitivity
settings in the rule file. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsComponentSubtypeProperty_id0e889440.html#id0e889440-75d4-4381-92eb-5e48a2eccd1a__Command_LvsComponentSubtypeProperty_id0e889440.xml#id0e889440-75d4-4381-92eb-5e48a2eccd1a" title="Specifies the property name to be used in determining component subtypes for source instances. Used only in ICtrace.">LVS Component Subtype Property</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the property
name to be used in determining component subtypes for source instances.
Sets the value of the ICtrace lvs_component_subtype_property variable.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsComponentTypeProperty_idc7d6806a.html#idc7d6806a-fe29-4e9f-a368-6f1589bafa89__Command_LvsComponentTypeProperty_idc7d6806a.xml#idc7d6806a-fe29-4e9f-a368-6f1589bafa89" title="Specifies property names to be used in determining component types for source instances. Used only in ICtrace.">LVS Component Type Property</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies property names
to be used in determining component types for source instances.
Sets the value of the ICtrace lvs_component_type_property variable.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsConfigureUnusedFilter_id1e7120a3.html#id1e7120a3-7cec-499a-81e1-23937318dd8d__Command_LvsConfigureUnusedFilter_id1e7120a3.xml#id1e7120a3-7cec-499a-81e1-23937318dd8d" title="Specifies a cell-specific unused device filter.">LVS Configure Unused Filter</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a cell-specific
unused device filter.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsCpoint_ida4467321.html#ida4467321-b1c8-4081-ad4e-91e851c6390d__Command_LvsCpoint_ida4467321.xml#ida4467321-b1c8-4081-ad4e-91e851c6390d" title="Specifies a correspondence point between a layout net and a source net. Not used in Calibre PERC.">LVS Cpoint</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a correspondence
point between a layout net and a source net. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsDbLayer_id9fd2b60c.html#id9fd2b60c-4fc4-42cd-b8e9-266bb1632940__Command_LvsDbLayer_id9fd2b60c.xml#id9fd2b60c-4fc4-42cd-b8e9-266bb1632940" title="Specifies layers to be merged and saved in a persistent hierarchical database.">LVS DB Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies layer names
to be merged and saved in a persistent hierarchical database (PHDB).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSDBConnectivityLayer_idadc60309.html#idadc60309-8f3a-45e8-b92c-13b4c79b46fb__Command_LVSDBConnectivityLayer_idadc60309.xml#idadc60309-8f3a-45e8-b92c-13b4c79b46fb" title="Specifies connectivity layers to be merged and saved with their nodal information in a persistent hierarchical database.">LVS DB Connectivity Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies connectivity layers to be merged
and saved with their nodal information in a persistent hierarchical
database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsDeviceType_id50088b54.html#id50088b54-d628-4752-bf9f-b00b43e825f8__Command_LvsDeviceType_id50088b54.xml#id50088b54-d628-4752-bf9f-b00b43e825f8" title="Specifies instances having non-built-in device names to be treated as instances of built-in devices in ERC and LVS comparison. Devices are not renamed by this statement.">LVS Device Type</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies instances having
non-built-in device names to be treated as instances of built-in
devices in ERC and LVS comparison. Devices are not renamed by this
statement.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsDiscardPinsByDevice_id8195c24e.html#id8195c24e-6f7c-46a9-a96c-ff369d1281d4__Command_LvsDiscardPinsByDevice_id8195c24e.xml#id8195c24e-6f7c-46a9-a96c-ff369d1281d4" title="Specifies whether rule file Device operations should be examined in order to discard extra pins from input devices during circuit comparison. Not used in Calibre PERC.">LVS Discard Pins By Device</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether rule
file Device operations should be examined in order to discard extra
pins from input devices during circuit comparison.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsDowncaseDevice_id779aa158.html#id779aa158-1a2e-425a-a965-0b69b74a7258__Command_LvsDowncaseDevice_id779aa158.xml#id779aa158-1a2e-425a-a965-0b69b74a7258" title="Specifies to use lowercase representations of Device element names, model names, and pin names.">LVS Downcase Device</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to use lowercase
representations of Device element names, model names, and pin names.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsEddmProcessM_id8f591204.html#id8f591204-b04e-4361-ac44-5d0d70a8473d__Command_LvsEddmProcessM_id8f591204.xml#id8f591204-b04e-4361-ac44-5d0d70a8473d" title="Specifies that ICtrace apply M properties to other properties in an EDDM database.">LVS EDDM Process M</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that ICtrace
apply M properties to other properties in an EDDM database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExactSubtypes_id00d0d8ca.html#id00d0d8ca-cfb5-4af2-a682-1f0ea91319fb__Command_LvsExactSubtypes_id00d0d8ca.xml#id00d0d8ca-cfb5-4af2-a682-1f0ea91319fb" title="Specifies whether circuit comparison uses both device type and subtype in the initial match.">LVS Exact Subtypes</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether circuit
comparison uses both device type and subtype in the initial match.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExcludeHcell_id3558034e.html#id3558034e-ea49-403b-a089-80c10d373f4e__Command_LvsExcludeHcell_id3558034e.xml#id3558034e-ea49-403b-a089-80c10d373f4e" title="Specifies to ignore specified hcells in all circumstances. Used only in Calibre nmLVS-H and Calibre PERC. Observed by Calibre Query Server.">LVS Exclude Hcell</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies hcells to ignore
in all circumstances. These hcells are also ignored by the Query
Server.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExecuteErc_idbaaa48a2.html#idbaaa48a2-7bf5-4e22-86a6-00df048584b7__Command_LvsExecuteErc_idbaaa48a2.xml#idbaaa48a2-7bf5-4e22-86a6-00df048584b7" title="Specifies whether ERC operations are executed during the circuit extraction phase.">LVS Execute ERC</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether ERC
operations are executed during the circuit extraction phase.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExpandAmbiguouslyHighShortedHcells_id0793e650.html#id0793e650-97a5-412b-ae45-9e8c71c302ec__Command_LvsExpandAmbiguouslyHighShortedHcells_id0793e650.xml#id0793e650-97a5-412b-ae45-9e8c71c302ec" title="Specifies whether to expand high-shorted hcells that are matched in a many-to-one configuration and that cause false LVS comparison discrepancies.">LVS Expand Ambiguously High Shorted Hcells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to expand high-shorted
hcells that are matched in a many-to-one configuration and that cause
false LVS comparison discrepancies.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSExpandOnError_id0e3ff572.html#id0e3ff572-2e80-4378-8467-d8c263f1e299__Command_LVSExpandOnError_id0e3ff572.xml#id0e3ff572-2e80-4378-8467-d8c263f1e299" title="Specifies whether to examine LVS comparison discrepancies and, in certain cases, to automatically perform additional comparison runs with fewer hcells.">LVS Expand On Error</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to examine LVS comparison discrepancies
and, in certain cases, to automatically perform additional comparison
runs with fewer hcells. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExpandSeedPromotions_id666bf35d.html#id666bf35d-a7a2-46fb-90aa-f1d5c600da5e__Command_LvsExpandSeedPromotions_id666bf35d.xml#id666bf35d-a7a2-46fb-90aa-f1d5c600da5e" title="Specifies whether to expand hcells that were subject to seed promotion during hierarchical device recognition. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Expand Seed Promotions</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
expand hcells in LVS comparison that were subject to seed promotion during
hierarchical device recognition.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsExpandUnbalancedCells_id39bb7005.html#id39bb7005-2be0-4bcd-89c4-65c82ae02e3a__Command_LvsExpandUnbalancedCells_id39bb7005.xml#id39bb7005-2be0-4bcd-89c4-65c82ae02e3a" title="Specifies whether to expand hcells that are instantiated a different number of times in the source and layout. Used only in Calibre nmLVS‑H.">LVS Expand Unbalanced Cells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
expand hcells that are instantiated a different number of times
in the source and layout.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilter_id873b982a.html#id873b982a-2d33-49e2-a752-62a443c57fb3__Command_LvsFilter_id873b982a.xml#id873b982a-2d33-49e2-a752-62a443c57fb3" title="Filters out source and layout instances having properties with the specified values.">LVS Filter</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Filters out source and
layout instances having properties with the specified values.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedBipolar_id1bf4a61b.html#id1bf4a61b-a488-487c-ab49-a381e6b46867__Command_LvsFilterUnusedBipolar_id1bf4a61b.xml#id1bf4a61b-a488-487c-ab49-a381e6b46867" title="Specifies whether to filter unused bipolar transistors.">LVS Filter Unused Bipolar</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
filter unused bipolar transistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedCapacitors_id6828b744.html#id6828b744-a781-4367-a146-56ce2d7cf56a__Command_LvsFilterUnusedCapacitors_id6828b744.xml#id6828b744-a781-4367-a146-56ce2d7cf56a" title="Specifies whether to filter unused capacitors.">LVS Filter Unused Capacitors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
filter unused capacitors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedDiodes_id876899d9.html#id876899d9-8e46-46bd-9ccf-508fc6620b54__Command_LvsFilterUnusedDiodes_id876899d9.xml#id876899d9-8e46-46bd-9ccf-508fc6620b54" title="Specifies whether to filter unused diodes.">LVS Filter Unused Diodes</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
filter unused diodes. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedMos_id48bafa08.html#id48bafa08-e125-4d4b-9fec-0346f227efb1__Command_LvsFilterUnusedMos_id48bafa08.xml#id48bafa08-e125-4d4b-9fec-0346f227efb1" title="Specifies whether to filter unused MOS transistors.">LVS Filter Unused MOS</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
filter unused MOS transistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedOption_id3f15fb5d.html#id3f15fb5d-7fc5-41d0-bb22-dbc7aa1e4a8c__Command_LvsFilterUnusedOption_id3f15fb5d.xml#id3f15fb5d-7fc5-41d0-bb22-dbc7aa1e4a8c" title="Controls the filtering of unused devices.">LVS Filter Unused Option</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the filtering
of unused devices.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedResistors_id663bf4f0.html#id663bf4f0-2917-44ed-8a08-5896b2421a24__Command_LvsFilterUnusedResistors_id663bf4f0.xml#id663bf4f0-2917-44ed-8a08-5896b2421a24" title="Specifies whether to filter unused resistors.">LVS Filter Unused Resistors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
filter unused resistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFlattenInsideCell_id8c7e4634.html#id8c7e4634-0cf0-47b5-81c3-80aa8954d6e2__Command_LvsFlattenInsideCell_id8c7e4634.xml#id8c7e4634-0cf0-47b5-81c3-80aa8954d6e2" title="Specifies whether to flatten the internal hierarchy of cells. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Flatten Inside Cell</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
flatten the internal hierarchy of cells.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsGlobalLayoutName_id8340223b.html#id8340223b-3466-42a1-817f-5038abdd80e8__Command_LvsGlobalLayoutName_id8340223b.xml#id8340223b-3466-42a1-817f-5038abdd80e8" title="Specifies to report inconsistent connections that involve global layout signals. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Global Layout Name</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to report inconsistent
connections that involve global layout signals.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsGlobalsArePorts_idce0b39cc.html#idce0b39cc-6390-43fc-97b4-d7f53ec3611d__Command_LvsGlobalsArePorts_idce0b39cc.xml#idce0b39cc-6390-43fc-97b4-d7f53ec3611d" title="Specifies whether global nets are treated as ports of the top-level cell.">LVS Globals Are Ports</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether global
nets are treated as ports of the top-level cell.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsGrayBoxNotPort_id8cbc361b.html#id8cbc361b-0be9-4454-bc1b-de17b95d052a__Command_LvsGrayBoxNotPort_id8cbc361b.xml#id8cbc361b-0be9-4454-bc1b-de17b95d052a" title="Specifies Connect or Sconnect layers that cannot form pins in LVS Box GRAY cells.">LVS Gray Box Not Port</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies Connect or Sconnect layers that
cannot form pins in LVS Box GRAY cells.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsGroundName_idf53d81ac.html#idf53d81ac-9acb-4bbb-8ae7-b098a3907769__Command_LvsGroundName_idf53d81ac.xml#idf53d81ac-9acb-4bbb-8ae7-b098a3907769" title="Specifies a list of ground net names.">LVS Ground Name</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a list of ground
net names. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSHcellReport_id3556ad2d.html#id3556ad2d-dfa3-44d1-b0a1-d1a0166a465d__Command_LVSHcellReport_id3556ad2d.xml#id3556ad2d-dfa3-44d1-b0a1-d1a0166a465d" title="Specifies that Calibre nmLVS-H generate a report giving details about hcell correspondences used during the run. Detailed data is provided in the report to help improve the hcell list. Used only in Calibre nmLVS-H.">LVS Hcell Report</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that Calibre nmLVS-H generate
a report giving details about hcell correspondences used during
the run.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsIgnoreDevicePin_ide8f7d5af.html#ide8f7d5af-c460-46b3-89e8-3853e950e3c0__Command_LvsIgnoreDevicePin_ide8f7d5af.xml#ide8f7d5af-c460-46b3-89e8-3853e950e3c0" title="Specifies whether LVS comparison should ignore certain pins of a specified device. Not used in Calibre PERC.">LVS Ignore Device Pin</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether LVS
comparison should ignore certain pins of a specified device.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsIgnorePorts_id255cb223.html#id255cb223-5260-4362-83bb-a1b1c59098cd__Command_LvsIgnorePorts_id255cb223.xml#id255cb223-5260-4362-83bb-a1b1c59098cd" title="Specifies whether the LVS comparison algorithm should ignore ports. Not used in Calibre PERC.">LVS Ignore Ports</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
LVS comparison algorithm should ignore ports. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsIgnoreTrivialNamedPorts_idfc6df484.html#idfc6df484-68d4-49c1-b653-84669114a404__Command_LvsIgnoreTrivialNamedPorts_idfc6df484.xml#idfc6df484-68d4-49c1-b653-84669114a404" title="Controls the handling of ports to lower-level cells that are not connected to any devices and that have corresponding names elsewhere in the design. Not used in Calibre PERC.">LVS Ignore Trivial Named Ports</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the handling
of ports to lower-level cells that are not connected to any devices
and that have corresponding names elsewhere in the design.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsInjectLogic_ide178ef43.html#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0__Command_LvsInjectLogic_ide178ef43.xml#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0" title="Specifies whether to perform logic injection. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Inject Logic</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
perform logic injection. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsIsolateShorts_id82e33237.html#id82e33237-1be7-4e0a-a42e-cba245379831__Command_LvsIsolateShorts_id82e33237.xml#id82e33237-1be7-4e0a-a42e-cba245379831" title="Specifies whether to enable text short isolation during circuit extraction.">LVS Isolate Shorts</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
enable text short isolation.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsLayoutDisableHighShortsCellList_id1a3106aa.html#id1a3106aa-c4d9-44d5-a7f3-3ea87bbfa4cf__Command_LvsLayoutDisableHighShortsCellList_id1a3106aa.xml#id1a3106aa-c4d9-44d5-a7f3-3ea87bbfa4cf" title="Disables high-shorting of cell pins in specified cells.">LVS Layout Disable High Shorts Cell List</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Disables high-shorting of cell pins in specified
cells.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsMapDevice_ida19a3ba4.html#ida19a3ba4-bdcf-4007-8757-2b15922476bc__Command_LvsMapDevice_ida19a3ba4.xml#ida19a3ba4-bdcf-4007-8757-2b15922476bc" title="Specifies to map original device component types and subtypes to different ones. Used only in Calibre nmLVS and Calibre PERC.">LVS Map Device</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to map original
device component types and subtypes to different ones.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSMaximumShortResults_id65836b1f.html#id65836b1f-9e26-4d9f-bb96-114c31367c43__Command_LVSMaximumShortResults_id65836b1f.xml#id65836b1f-9e26-4d9f-bb96-114c31367c43" title="Specifies the maximum number of isolated short paths output to the shorts database.">LVS Maximum Short Results</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the maximum number of isolated
short paths output to the shorts database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsMosSwappableProperties_id89bd82e2.html#id89bd82e2-eadc-45bb-9901-dceb1cc9da9b__Command_LvsMosSwappableProperties_id89bd82e2.xml#id89bd82e2-eadc-45bb-9901-dceb1cc9da9b" title="Specifies swappable, user-defined source and drain pin properties. Used only in Calibre nmLVS-H and Calibre PERC.">LVS MOS Swappable Properties</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies swappable,
user-defined source and drain pin properties. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistAllTextedPins_ida209cd2e.html#ida209cd2e-eddd-4092-998f-f6a7f6f34d11__Command_LvsNetlistAllTextedPins_ida209cd2e.xml#ida209cd2e-eddd-4092-998f-f6a7f6f34d11" title="Specifies whether to netlist internally-floating, texted pins. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Netlist All Texted Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
netlist internally-floating, texted pins. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistAllowInconsistentModel_idbb3358bb.html#idbb3358bb-4e95-4c9a-b643-f57fd7648647__Command_LvsNetlistAllowInconsistentModel_idbb3358bb.xml#idbb3358bb-4e95-4c9a-b643-f57fd7648647" title="Specifies to allow certain MOS devices to use model names that are inconsistent with Device statement conventions. Use of YES is discouraged.">LVS Netlist Allow Inconsistent Model</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to allow certain
MOS devices to use model names that are inconsistent with Device
statement conventions. Use of YES is discouraged.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistBoxContents_id80a3cfe0.html#id80a3cfe0-f055-4360-956a-a11220930e39__Command_LvsNetlistBoxContents_id80a3cfe0.xml#id80a3cfe0-f055-4360-956a-a11220930e39" title="Specifies whether to write internal contents of layout LVS Box cells to the output netlist. Used only in Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">LVS Netlist Box Contents</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
write internal contents of layout LVS Box cells to the output netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistBuiltinPropertyConversion_id73aec51b.html#id73aec51b-1d65-4b5d-960f-3608654293b2__Command_LvsNetlistBuiltinPropertyConversion_id73aec51b.xml#id73aec51b-1d65-4b5d-960f-3608654293b2" title="Specifies how properties for built-in devices are written by the Calibre SPICE and Calibre Connectivity Interface (CCI) netlisters.">LVS Netlist Builtin Property Conversion</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how properties
for built-in devices are written by the Calibre SPICE and Calibre Connectivity
Interface netlisters.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistCommentCodedProperties_idae55b519.html#idae55b519-0a4b-45c5-adac-b029061ce6d8__Command_LvsNetlistCommentCodedProperties_idae55b519.xml#idae55b519-0a4b-45c5-adac-b029061ce6d8" title="Specifies whether the SPICE netlister should use the comment-coded parameters $A and $P (for capacitors) or $W and $L (for bipolar transistors). Used only in Calibre nmLVS and Calibre PERC.">LVS Netlist Comment Coded Properties</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
circuit netlister should use the comment-coded parameters $A and
$P (for capacitors) or $W and $L (for bipolar transistors).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistCommentCodedSubstrate_ide729ed5c.html#ide729ed5c-35a7-4c4e-b66d-d3d2637de1c2__Command_LvsNetlistCommentCodedSubstrate_ide729ed5c.xml#ide729ed5c-35a7-4c4e-b66d-d3d2637de1c2" title="Specifies whether the SPICE netlister should use the comment-coded parameter $SUB to represent substrate pins in three-pin diodes, capacitors, and resistors, and four-pin bipolar devices. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Netlist Comment Coded Substrate</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
circuit netlister should use the comment-coded parameter $SUB to
represent substrate pins in three-pin diodes, capacitors, and resistors,
and four-pin bipolar devices.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistConnectPortNames_id245e7e34.html#id245e7e34-f2ba-4fba-b16b-72b6525407a7__Command_LvsNetlistConnectPortNames_id245e7e34.xml#id245e7e34-f2ba-4fba-b16b-72b6525407a7" title="Specifies whether the circuit extractor should connect port top-level names to nets in the top-level cell when the port names differ from any net name or port name in the cell. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Netlist Connect Port Names</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
circuit extractor should connect port top-level names to nets in
the top-level cell when the port names (from <a class="xref fm:HeadingOnly" href="Command_PortLayerText_idd1b41503.html#idd1b41503-cf78-45d7-b30b-c5cf6f6dd327__Command_PortLayerText_idd1b41503.xml#idd1b41503-cf78-45d7-b30b-c5cf6f6dd327" title="For input layout databases, causes text objects on the specified layer(s) in the top-level cell to be read and treated as text ports. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Port Layer Text</a>) differ from any net name or port
name in the cell.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistInternallyFloatingPins_idaa65d7bf.html#idaa65d7bf-8e30-4eb1-a21e-c6e7ad049c13__Command_LvsNetlistInternallyFloatingPins_idaa65d7bf.xml#idaa65d7bf-8e30-4eb1-a21e-c6e7ad049c13" title="Specifies whether internally floating cell pins should appear in the extracted netlist. In general, the YES option should be avoided unless required by the flow.">LVS Netlist Internally Floating Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether internally floating cell
pins are written to the extracted layout netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistProperty_id9b649cbd.html#id9b649cbd-de64-4f37-942c-47e96b1edbcd__Command_LvsNetlistProperty_id9b649cbd.xml#id9b649cbd-de64-4f37-942c-47e96b1edbcd" title="Specifies Device computed properties that behave as LVS-actionable properties during netlist extraction.">LVS Netlist Property</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies Device properties
that behave as LVS-actionable properties during netlist extraction.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistUnnamedBoxPins_id89c01205.html#id89c01205-22eb-42e6-805f-e46130fa6ada__Command_LvsNetlistUnnamedBoxPins_id89c01205.xml#id89c01205-22eb-42e6-805f-e46130fa6ada" title="Specifies whether the SPICE netlister includes certain unnamed pins of LVS Box cells in the output netlist. Used only in Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">LVS Netlist Unnamed Box Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
circuit netlister includes certain unnamed pins of LVS Box cells
in the output netlist. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNetlistUnnamedIsolatedNets_id35b06b1a.html#id35b06b1a-c8ac-11e6-bd5a-005056b32f49__Command_LvsNetlistUnnamedIsolatedNets_id35b06b1a.xml#id35b06b1a-c8ac-11e6-bd5a-005056b32f49" title="Controls preservation of unnamed, isolated, layout nets in the extracted layout SPICE netlist. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Netlist Unnamed Isolated Nets</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls preservation of unnamed, isolated,
layout nets in the extracted layout SPICE netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNlPinLocations_iddf5fc103.html#iddf5fc103-6448-4833-b9dd-f443b502a4d1__Command_LvsNlPinLocations_iddf5fc103.xml#iddf5fc103-6448-4833-b9dd-f443b502a4d1" title="Controls the flat layout netlist created by the -nl command line option. Instructs flat applications to output pin locations and related information for user-defined devices in the -nl netlist. Used only in flat Calibre nmLVS and Calibre PERC.">LVS NL Pin Locations</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the flat layout
netlist created by the -nl command line option. Instructs flat applications
to output pin locations and related information for user defined
devices in the -nl netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsNonUserName_id6786c66d.html#id6786c66d-106d-4e60-9db2-914fbf7bef7f__Command_LvsNonUserName_id6786c66d.xml#id6786c66d-106d-4e60-9db2-914fbf7bef7f" title="Specifies instance, net, or port names (except power or ground names) that should not be treated as user-given names, even if they otherwise fit the criteria for user-given names.">LVS Non User Name</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies instance, net,
or port names (except power or ground names) that should not be
treated as user-given names, even if they otherwise fit the criteria
for user-given names.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsOutRangeExcludeZero_id02d3899a.html#id02d3899a-bdd2-4f0f-bb1e-0add75ecba88__Command_LvsOutRangeExcludeZero_id02d3899a.xml#id02d3899a-bdd2-4f0f-bb1e-0add75ecba88" title="Specifies how Trace Property … ABSOLUTE tolerance warnings are handled when property values are zero. Not used in Calibre PERC.">LVS Out Of Range Exclude Zero</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how Trace Property
… ABSOLUTE tolerance warnings are handled when property values are
zero.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSPathchkMaximumResults_id6cee90bf.html#id6cee90bf-70a9-4c17-a3c2-6268a343b197__Command_LVSPathchkMaximumResults_id6cee90bf.xml#id6cee90bf-70a9-4c17-a3c2-6268a343b197" title="Specifies an upper limit on the number of polygons output by ERC Pathchk statements and Pathchk operations.">LVS Pathchk Maximum Results</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies an upper limit on the number of
polygons output by ERC Pathchk statements and Pathchk operations.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPinNameProperty_id0e190545.html#id0e190545-ec88-4efd-8ae0-413808f43271__Command_LvsPinNameProperty_id0e190545.xml#id0e190545-ec88-4efd-8ae0-413808f43271" title="Specifies prioritized list of zero or more ICtrace property names to be used in determining pin names for source instance pins. Used only in ICtrace.">LVS Pin Name Property</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies prioritized
list of zero or more ICtrace property names to be used in determining
pin names for source instance pins.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPowerName_id6f8b1ecc.html#id6f8b1ecc-d5d7-4352-8035-be7e509843cb__Command_LvsPowerName_id6f8b1ecc.xml#id6f8b1ecc-d5d7-4352-8035-be7e509843cb" title="Specifies a list of power net names.">LVS Power Name</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a list of power
net names.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPreciseInteraction_id2f9c16a8.html#id2f9c16a8-b3b5-475f-93b1-25be8057f3ff__Command_LvsPreciseInteraction_id2f9c16a8.xml#id2f9c16a8-b3b5-475f-93b1-25be8057f3ff" title="Specifies whether to compute precise interaction regions during hierarchical device recognition. Used only in Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">LVS Precise Interaction</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
compute precise interaction regions during hierarchical device recognition.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSPreferNets_id4c4365b7.html#id4c4365b7-370f-438f-b316-9e031e513887__Command_LVSPreferNets_id4c4365b7.xml#id4c4365b7-370f-438f-b316-9e031e513887" title="Specifies names of nets that are preferred when assigning names to nets that are shorted during LVS netlist transformations due to LVS Filter SHORT processing.">LVS Prefer Nets</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies names of nets that are preferred
when assigning names to nets that are shorted during LVS transformations
due to LVS Filter SHORT processing.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSPreferPortNets_id25e5e2b4.html#id25e5e2b4-0d25-4ab2-b52b-f42d82992f7e__Command_LVSPreferPortNets_id25e5e2b4.xml#id25e5e2b4-0d25-4ab2-b52b-f42d82992f7e" title="Specifies the precedence of port nets as the surviving nets after circuit transformation.">LVS Prefer Port Nets</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the precedence of port nets as
the surviving nets after circuit transformation.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPreserveBoxCells_id6c30644e.html#id6c30644e-84b4-4e3c-b0e8-a7f725f1aff1__Command_LvsPreserveBoxCells_id6c30644e.xml#id6c30644e-84b4-4e3c-b0e8-a7f725f1aff1" title="Specifies how LVS Box cell contents are written to an extracted layout netlist. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Preserve Box Cells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how LVS Box
cell contents are written to an extracted layout netlist. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPreserveBoxPorts_id9012387e.html#id9012387e-3098-43ad-a553-3b3b55bb8218__Command_LvsPreserveBoxPorts_id9012387e.xml#id9012387e-3098-43ad-a553-3b3b55bb8218" title="Specifies how LVS Box cell ports are handled during high-short resolution. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Preserve Box Ports</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how LVS Box
cell ports are handled during high-short resolution. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPreserveFloatingTopNets_id1c1ac55a.html#id1c1ac55a-5129-41e6-a38c-d8b6cd02fa5d__Command_LvsPreserveFloatingTopNets_id1c1ac55a.xml#id1c1ac55a-5129-41e6-a38c-d8b6cd02fa5d" title="Controls preservation of floating named top-level nets in the extracted layout SPICE netlist. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Preserve Floating Top Nets</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls preservation
of floating named top-level nets in the extracted layout SPICE netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPreserveParameterizedCells_idb9d2026f.html#idb9d2026f-57fe-4213-95dd-0b9f1e1924cd__Command_LvsPreserveParameterizedCells_idb9d2026f.xml#idb9d2026f-57fe-4213-95dd-0b9f1e1924cd" title="Controls flattening of parameterized subcircuits. Used only in Calibre nmLVS-H and Calibre PERC when hierarchical LVS comparison is performed as part of the run (such as in source-based flows).">LVS Preserve Parameterized Cells</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Prevents flattening of
parameterized subcircuits.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPropertyInitialize_id3bb7778b.html#id3bb7778b-bf27-4a89-8e1d-59ab2ca4fb14__Command_LvsPropertyInitialize_id3bb7778b.xml#id3bb7778b-bf27-4a89-8e1d-59ab2ca4fb14" title="Instructs the tool to add numeric properties simultaneously to instances in the layout and source databases in memory and initialize those properties to specified values.">LVS Property Initialize</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Instructs the tool to
add numeric properties simultaneously to instances in the layout
and source databases in memory and initialize those properties to specified
values.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPropertyMap_id3ed8c828.html#id3ed8c828-3d22-4cc0-b710-bf38a2756881__Command_LvsPropertyMap_id3ed8c828.xml#id3ed8c828-3d22-4cc0-b710-bf38a2756881" title="Instructs the tool to re-map property names in the specified input database.">LVS Property Map</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Instructs the tool to
re-map property names in the specified input database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPropertyResolutionMaximum_iddebc3580.html#iddebc3580-a96d-4853-ba45-12d842430441__Command_LvsPropertyResolutionMaximum_iddebc3580.xml#iddebc3580-a96d-4853-ba45-12d842430441" title="Specifies that Calibre nmLVS uses property values to resolve all groups of ambiguous elements that contain no more than a maximum number of elements. Not used in Calibre PERC.">LVS Property Resolution Maximum</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that Calibre
nmLVS use property values to resolve all groups of ambiguous elements
that contain no more than a maximum number of elements.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsPushDevices_idfa4effa0.html#idfa4effa0-a9bf-406a-9197-976c412c33ae__Command_LvsPushDevices_idfa4effa0.xml#idfa4effa0-a9bf-406a-9197-976c412c33ae" title="Specifies whether to push device seed polygons down the hierarchy after seed promotion. Additionally, this statement controls property separation for device pushdown in CCI flows. Used only in Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">LVS Push Devices</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
push device seed polygons down the hierarchy after seed promotion.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsRecognizeGates_id9fdc96dd.html#id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__Command_LvsRecognizeGates_id9fdc96dd.xml#id9fdc96dd-a321-44dc-8823-43c1d0b12b9a" title="Specifies whether to recognize logic gates from transistor-level data.">LVS Recognize Gates</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
recognize logic gates from transistor-level data. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsRecognizeGatesTolerance_id930c7a1e.html#id930c7a1e-448a-4930-862e-14fd61794188__Command_LvsRecognizeGatesTolerance_id930c7a1e.xml#id930c7a1e-448a-4930-862e-14fd61794188" title="Specifies whether to limit gate recognition using device property tolerance checking. Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">LVS Recognize Gates Tolerance</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
limit gate recognition using device property tolerance checking.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduce_id10daf172.html#id10daf172-9945-4f03-9210-9461dd0a3aa3__Command_LvsReduce_id10daf172.xml#id10daf172-9945-4f03-9210-9461dd0a3aa3" title="Specifies generic device reduction instructions.">LVS Reduce</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies generic device
reduction instructions.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelBipolar_ida6b48d7e.html#ida6b48d7e-7fd1-4b97-a9ff-19a1be34ac74__Command_LvsReduceParallelBipolar_ida6b48d7e.xml#ida6b48d7e-7fd1-4b97-a9ff-19a1be34ac74" title="Specifies whether to reduce bipolar transistors connected in parallel into single transistors.">LVS Reduce Parallel Bipolar</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce bipolar transistors connected in parallel into single transistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelCapacitors_id063b14a1.html#id063b14a1-0cd9-46dd-b182-571698d2cbf7__Command_LvsReduceParallelCapacitors_id063b14a1.xml#id063b14a1-0cd9-46dd-b182-571698d2cbf7" title="Specifies whether to reduce capacitor devices connected in parallel into single capacitors.">LVS Reduce Parallel Capacitors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce capacitor devices   connected in parallel into single capacitors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelDiodes_id91cdcb44.html#id91cdcb44-0016-41cd-be88-3af0d0eabe6b__Command_LvsReduceParallelDiodes_id91cdcb44.xml#id91cdcb44-0016-41cd-be88-3af0d0eabe6b" title="Specifies whether to reduce diodes connected in parallel into single diodes.">LVS Reduce Parallel Diodes</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce diodes connected in parallel into single diodes.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelMos_id52e401a8.html#id52e401a8-83c6-4e5a-bb44-c0c3bf6203ee__Command_LvsReduceParallelMos_id52e401a8.xml#id52e401a8-83c6-4e5a-bb44-c0c3bf6203ee" title="Specifies whether to reduce MOS transistors connected in parallel into single transistors.">LVS Reduce Parallel MOS</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce MOS transistors connected in parallel into single transistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelResistors_id8178e842.html#id8178e842-9444-4715-94d8-bd70b3a7a457__Command_LvsReduceParallelResistors_id8178e842.xml#id8178e842-9444-4715-94d8-bd70b3a7a457" title="Specifies whether to reduce resistor devices connected in parallel into single resistors.">LVS Reduce Parallel Resistors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce resistor devices connected in parallel into single resistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceSemiSeriesMos_id8b639d15.html#id8b639d15-8d1c-4d4b-af97-5574075e008a__Command_LvsReduceSemiSeriesMos_id8b639d15.xml#id8b639d15-8d1c-4d4b-af97-5574075e008a" title="Specifies whether to reduce MOS devices connected in series including those with bypass nets.">LVS Reduce Semi Series MOS</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce MOS devices connected in series including those with bypass
nets.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceSeriesCapacitors_idbaccd9a7.html#idbaccd9a7-12d4-44ad-8529-b29a7519e6e2__Command_LvsReduceSeriesCapacitors_idbaccd9a7.xml#idbaccd9a7-12d4-44ad-8529-b29a7519e6e2" title="Specifies whether to reduce capacitor devices connected in series into single capacitors.">LVS Reduce Series Capacitors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce capacitor devices connected in series into single capacitors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceSeriesMos_idcfc12c1b.html#idcfc12c1b-775b-4dd6-af47-f61eb0c2b223__Command_LvsReduceSeriesMos_idcfc12c1b.xml#idcfc12c1b-775b-4dd6-af47-f61eb0c2b223" title="Specifies whether to reduce MOS devices connected in series.">LVS Reduce Series MOS</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce MOS devices connected in series.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceSeriesResistors_id8713de78.html#id8713de78-7e7b-45bb-9ce8-3e9cf7ea2e84__Command_LvsReduceSeriesResistors_id8713de78.xml#id8713de78-7e7b-45bb-9ce8-3e9cf7ea2e84" title="Specifies whether to reduce resistor devices connected in series into single resistors.">LVS Reduce Series Resistors</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce resistor devices   connected in series into single resistors. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReduceSplitGates_id5b33c9fe.html#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b__Command_LvsReduceSplitGates_id5b33c9fe.xml#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b" title="Specifies whether to reduce MOS split gates formed as serial-up or serial-down structures into single gate structures.">LVS Reduce Split Gates</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
reduce MOS split gates formed as serial-up or serial-down structures
into single gate structures. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReductionPriority_id5d0fc5d3.html#id5d0fc5d3-bce3-4c1e-bdd3-77c81b1cf301__Command_LvsReductionPriority_id5d0fc5d3.xml#id5d0fc5d3-bce3-4c1e-bdd3-77c81b1cf301" title="Specifies which type of device reduction to perform when both series and parallel reduction are possible on the same group of devices.">LVS Reduction Priority</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies which type
of device reduction to perform when both series and parallel reduction
are possible on the same group of devices.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReport_id07d9ec5c.html#id07d9ec5c-2716-407f-be76-0360e51eb6e1__Command_LvsReport_id07d9ec5c.xml#id07d9ec5c-2716-407f-be76-0360e51eb6e1" title="Specifies the LVS report pathname. This statement is required in LVS comparison. Used by Calibre PERC for writing a comparison report in the LDL DRC source-based flow.">LVS Report</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the LVS report
pathname. This statement is required in LVS comparison.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportMaximum_id9b72396f.html#id9b72396f-acf4-42bc-83b7-1982b6961d8a__Command_LvsReportMaximum_id9b72396f.xml#id9b72396f-acf4-42bc-83b7-1982b6961d8a" title="Specifies an upper limit on the number of items that LVS prints out in various sections of its report. Also used by Calibre PERC.">LVS Report Maximum</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies an upper limit
on the number of items that LVS prints out in various sections of
its report.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportOption_id4e3aefd6.html#id4e3aefd6-68ca-411d-bfa7-c047733630d7__Command_LvsReportOption_id4e3aefd6.xml#id4e3aefd6-68ca-411d-bfa7-c047733630d7" title="Controls the level of detail and contents of an LVS Report. Not used in Calibre PERC.">LVS Report Option</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the level of
detail and contents of an LVS Report.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportPinswapped_idbdced290.html#idbdced290-b307-4f84-9e9e-c45e0239e3b2__Command_LvsReportPinswapped_idbdced290.xml#idbdced290-b307-4f84-9e9e-c45e0239e3b2" title="Specifies whether swapped pins for device instances generate errors in the LVS report.">LVS Report Pinswapped</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether swapped
pins for device instances generate errors in the LVS Report.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportTrivialPorts_id2d3645dd.html#id2d3645dd-42cb-4a50-b05b-7d97b2b3a2f8__Command_LvsReportTrivialPorts_id2d3645dd.xml#id2d3645dd-42cb-4a50-b05b-7d97b2b3a2f8" title="Specifies whether trivial ports are reported as warnings during hierarchical netlist extraction. Used only in hierarchical netlist extraction.">LVS Report Trivial Ports</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether trivial
ports are reported as warnings during hierarchical netlist extraction.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportUnits_id4466ff3c.html#id4466ff3c-ac1f-49db-ae4d-42f258fe2598__Command_LvsReportUnits_id4466ff3c.xml#id4466ff3c-ac1f-49db-ae4d-42f258fe2598" title="Specifies whether units should be reported with built-in device property values. Not used in Calibre PERC.">LVS Report Units</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether units
should be reported with built-in device property values.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportWarningsHcellOnly_id602918c8.html#id602918c8-8c43-4a5e-ac42-7d8fc049fcef__Command_LvsReportWarningsHcellOnly_id602918c8.xml#id602918c8-8c43-4a5e-ac42-7d8fc049fcef" title="Specifies whether certain connectivity extraction warnings should be reported for hcells. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Report Warnings Hcell Only</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether connectivity
extraction warnings should be reported for cells not specified in
an hcell file or the Hcell statement. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReportWarningsTopOnly_id255cb1d0.html#id255cb1d0-b622-4d9b-81c6-6fc03c9c7a9a__Command_LvsReportWarningsTopOnly_id255cb1d0.xml#id255cb1d0-b622-4d9b-81c6-6fc03c9c7a9a" title="Specifies whether to limit certain circuit extraction warnings to the top level. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Report Warnings Top Only</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
limit circuit extraction warnings to the top level. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsReverseWl_idd1e8521f.html#idd1e8521f-2f48-4e4e-bc37-4462c978f554__Command_LvsReverseWl_idd1e8521f.xml#idd1e8521f-2f48-4e4e-bc37-4462c978f554" title="Specifies to reverse the default L, W order in MOS devices in SPICE netlists and within SPICE-like properties in EDDM and Direct Mode ICverify designs.">LVS Reverse WL</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to reverse
the default L, W order in MOS devices in SPICE netlists and within
SPICE-like properties in EDDM and Direct Mode ICverify designs.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSelectDeviceBySeedLayer_idc3960417.html#idc3960417-9b6a-4dca-b40b-b2b9b281ff4a__Command_LvsSelectDeviceBySeedLayer_idc3960417.xml#idc3960417-9b6a-4dca-b40b-b2b9b281ff4a" title="Constrains device recognition to use Device statements having specified seed layers.">LVS Select Device By Seed Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Constrains device recognition to use Device statements
having specified seed layers.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsShortEquivalentNodes_idb3410c97.html#idb3410c97-b7f3-4e0f-8be1-70d98f720247__Command_LvsShortEquivalentNodes_idb3410c97.xml#idb3410c97-b7f3-4e0f-8be1-70d98f720247" title="Specifies whether to short together equivalent nodes in MOSFET split gate structures.">LVS Short Equivalent Nodes</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
short together equivalent nodes in MOSFET split gate structures.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsShowSeedPromotions_idbcb4f2b5.html#idbcb4f2b5-fbe4-42a0-8b75-df9f1d33b204__Command_LvsShowSeedPromotions_idbcb4f2b5.xml#idbcb4f2b5-fbe4-42a0-8b75-df9f1d33b204" title="Specifies whether instances of devices formed by interaction of polygons from different levels of hierarchy are reported in a file. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Show Seed Promotions</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether instances
in the design where devices are formed by interaction of polygons
from different levels of hierarchy are found. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsShowSeedPromotionsMaximum_id2cab41e7.html#id2cab41e7-9e44-4793-ad01-2526bff7a1aa__Command_LvsShowSeedPromotionsMaximum_id2cab41e7.xml#id2cab41e7-9e44-4793-ad01-2526bff7a1aa" title="Specifies the maximum number of polygons that appear in any check performed by the LVS Show Seed Promotions statement. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Show Seed Promotions Maximum</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the maximum
number of polygons that appear in any check performed by the LVS Show Seed
Promotions statement. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LVSSISelectConnects_id288ca245.html#id288ca245-4dbe-4627-b26d-fe952766bc75__Command_LVSSISelectConnects_id288ca245.xml#id288ca245-4dbe-4627-b26d-fe952766bc75" title="Selects Connect and Sconnect operations to participate in stand-alone short isolation. Used only in Calibre nmLVS Reconnaissance Short Isolation (Calibre nmLVS Recon SI).">LVS SI Select Connects</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Selects Connect and Sconnect operations
to participate in Calibre nmLVS Reconnaissance Short Isolation.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSignatureMaximum_id0f5bac68.html#id0f5bac68-bcb1-4652-baa5-94e44f805ae0__Command_LvsSignatureMaximum_id0f5bac68.xml#id0f5bac68-bcb1-4652-baa5-94e44f805ae0" title="Specifies that the signature algorithm compute signatures for neighborhoods no bigger than a maximum size.">LVS Signature Maximum</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that the signature
algorithm compute signatures for neighborhoods no bigger than a maximum
size.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSoftSubstratePins_id72dd0d6c.html#id72dd0d6c-996f-4841-9b6c-202cec76bee2__Command_LvsSoftSubstratePins_id72dd0d6c.xml#id72dd0d6c-996f-4841-9b6c-202cec76bee2" title="Specifies whether substrate and bulk pins have a standard effect on how circuit elements are matched. Not used in Calibre PERC.">LVS Soft Substrate Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether substrate
and bulk pins have a standard effect on how circuit elements are
matched. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSoftchk_idb90fd8f4.html#idb90fd8f4-c060-469d-8dbc-b2b7b4a217f0__Command_LvsSoftchk_idb90fd8f4.xml#idb90fd8f4-c060-469d-8dbc-b2b7b4a217f0" title="Selects polygons involved in conflicting connections from all Sconnect operations.">LVS Softchk</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Selects polygons involved
in conflicting connections from all Sconnect operations.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSoftchkMaximumResults_ide5483cc6.html#ide5483cc6-5f2b-44c6-b8e7-4666aef6ee06__Command_LvsSoftchkMaximumResults_ide5483cc6.xml#ide5483cc6-5f2b-44c6-b8e7-4666aef6ee06" title="Specifies the number of polygons reported in the softchk results database.">LVS Softchk Maximum Results</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the number
of polygons reported in the softchk results database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceAllowDuplicateSubcircuitNames_idbf1a6fe4.html#idbf1a6fe4-9e08-4b91-ad9d-169b6e87e606__Command_LvsSpiceAllowDuplicateSubcircuitNames_idbf1a6fe4.xml#idbf1a6fe4-9e08-4b91-ad9d-169b6e87e606" title="Specifies whether the SPICE parser allows duplicate subcircuit definitions with a warning or disallows them.">LVS Spice Allow Duplicate Subcircuit Names</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
SPICE parser allows duplicate subcircuit definitions with a warning
or disallows them.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceAllowFloatingPins_ida7edf3bb.html#ida7edf3bb-cf18-440a-8a9e-5f70b14c303a__Command_LvsSpiceAllowFloatingPins_ida7edf3bb.xml#ida7edf3bb-cf18-440a-8a9e-5f70b14c303a" title="Specifies whether to allow floating pins in subcircuit calls in SPICE netlists.">LVS Spice Allow Floating Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
allow floating pins in subcircuit calls in SPICE netlists.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceAllowInlineParameters_id8d658c51.html#id8d658c51-d088-474c-8f4a-05600370c775__Command_LvsSpiceAllowInlineParameters_id8d658c51.xml#id8d658c51-d088-474c-8f4a-05600370c775" title="Specifies whether to allow inline parameter references for subcircuit calls (X calls) in SPICE netlists. Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">LVS Spice Allow Inline Parameters</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
allow inline parameter references for subcircuit calls (X calls)
in SPICE netlists. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceAllowUnquotedStrings_id68819578.html#id68819578-ddc6-4bd9-82a7-7a85a734a959__Command_LvsSpiceAllowUnquotedStrings_id68819578.xml#id68819578-ddc6-4bd9-82a7-7a85a734a959" title="Specifies whether the SPICE parser should allow unquoted string values in parameter assignments.">LVS Spice Allow Unquoted Strings</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
SPICE parser should allow unquoted string values in parameter assignments.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceConditionalLdd_id713b09d9.html#id713b09d9-6cc4-4684-81d3-b3037fba313d__Command_LvsSpiceConditionalLdd_id713b09d9.xml#id713b09d9-6cc4-4684-81d3-b3037fba313d" title="Specifies how the SPICE reader processes $LDD designators in M elements.">LVS Spice Conditional LDD</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies how the SPICE
reader processes $LDD designators in M elements.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceCullPrimitiveSubcircuits_id61f1fab5.html#id61f1fab5-e91f-4d8d-bcad-3a700c19ac2d__Command_LvsSpiceCullPrimitiveSubcircuits_id61f1fab5.xml#id61f1fab5-e91f-4d8d-bcad-3a700c19ac2d" title="Specifies whether to ignore primitive subcircuits having names that do not appear in the rule file.">LVS Spice Cull Primitive Subcircuits</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
ignore primitive subcircuits having names that do not appear in
the rule file.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceExcludeCell_id17d7f955.html#id17d7f955-2525-4b8a-9013-6af76d2ff381__Command_LvsSpiceExcludeCell_id17d7f955.xml#id17d7f955-2525-4b8a-9013-6af76d2ff381" title="Specifies to ignore calls to a subcircuit in a SPICE netlist. Used by Calibre nmLVS, Calibre nmLVS-H, Calibre 3DSTACK, Calibre PERC, Calibre xACT, Calibre xRC, and Calibre xL.">LVS Spice Exclude Cell</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to ignore calls to a subcircuit
in a SPICE netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceImpliedMosArea_id9dbc3876.html#id9dbc3876-1413-485c-922d-9363b602c2a0__Command_LvsSpiceImpliedMosArea_id9dbc3876.xml#id9dbc3876-1413-485c-922d-9363b602c2a0" title="Specifies whether to calculate implied device areas for “M” elements in SPICE netlists.">LVS Spice Implied MOS Area</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
calculate implied device areas for “M” elements in SPICE netlists.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceMultiplierName_id7234703a.html#id7234703a-a811-4fae-a042-cb2afee541d5__Command_LvsSpiceMultiplierName_id7234703a.xml#id7234703a-a811-4fae-a042-cb2afee541d5" title="Specifies parameter names that serve as multiplier factors in SPICE netlists instead of the standard SPICE parameter name M.">LVS Spice Multiplier Name</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies parameter names
that serve as multiplier factors in SPICE netlists instead of the
standard SPICE parameter name M. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceOption_id0673f2a3.html#id0673f2a3-0394-4a82-a193-98cb5cc72c82__Command_LvsSpiceOption_id0673f2a3.xml#id0673f2a3-0394-4a82-a193-98cb5cc72c82" title="Specifies warning and duplicate subcircuit handling behaviors of the SPICE parser.">LVS Spice Option</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies warning and
duplicate subcircuit handling behaviors of the SPICE parser.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceOverrideGlobals_id7ca6b26b.html#id7ca6b26b-ac68-4556-b3e1-35d485c4878c__Command_LvsSpiceOverrideGlobals_id7ca6b26b.xml#id7ca6b26b-ac68-4556-b3e1-35d485c4878c" title="Specifies whether pin assignments override global signals in SPICE netlists.">LVS Spice Override Globals</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether pin
assignments override global signals in SPICE netlists.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpicePreferPins_id46e7c990.html#id46e7c990-efee-416e-83c5-664bb759076e__Command_LvsSpicePreferPins_id46e7c990.xml#id46e7c990-efee-416e-83c5-664bb759076e" title="Specifies whether to prefer subcircuit pins over global nets when resolving net names in SPICE netlists.">LVS Spice Prefer Pins</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether to
prefer subcircuit pins over global nets when resolving net names
in SPICE netlists. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceRedefineParam_idb0ac0ff9.html#idb0ac0ff9-72c1-4852-9721-f458ee6c9c7d__Command_LvsSpiceRedefineParam_idb0ac0ff9.xml#idb0ac0ff9-72c1-4852-9721-f458ee6c9c7d" title="Specifies whether .PARAM values may be redefined in a SPICE netlist.">LVS Spice Redefine Param</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether <span class="ph fmvar:dotPARAM">.PARAM</span> values may be redefined in
a SPICE netlist.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceRenameParameter_id9bb17103.html#id9bb17103-d925-4bc9-ad6d-f8376400948e__Command_LvsSpiceRenameParameter_id9bb17103.xml#id9bb17103-d925-4bc9-ad6d-f8376400948e" title="Specifies that SPICE parameters are renamed. Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">LVS Spice Rename Parameter</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that SPICE
parameters are renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceReplicateDevices_id23fd4078.html#id23fd4078-9768-4cf6-a55c-17739e957a29__Command_LvsSpiceReplicateDevices_id23fd4078.xml#id23fd4078-9768-4cf6-a55c-17739e957a29" title="Specifies whether the SPICE parser should replicate device elements that have the M parameter.">LVS Spice Replicate Devices</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
SPICE parser should replicate device elements that have the M parameter.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceScaleXParameters_idaa47cbe2.html#idaa47cbe2-7052-40b0-9ca8-f7cf8bbc20e9__Command_LvsSpiceScaleXParameters_idaa47cbe2.xml#idaa47cbe2-7052-40b0-9ca8-f7cf8bbc20e9" title="Specifies whether .OPTIONS SCALE factors in SPICE netlists apply to built-in devices instantiated as X elements.">LVS Spice Scale X Parameters</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether .OPTIONS
SCALE factors in SPICE netlists apply to built-in devices instantiated as
X elements. </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceSlashIsSpace_id2f87236e.html#id2f87236e-0bcb-4a3e-bf59-04c2146745f9__Command_LvsSpiceSlashIsSpace_id2f87236e.xml#id2f87236e-0bcb-4a3e-bf59-04c2146745f9" title="Specifies whether the slash character should be treated as white space within subcircuit definitions and calls in SPICE netlists.">LVS Spice Slash Is Space</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
slash character should be treated as white space within subcircuit
definitions and calls in SPICE netlists.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSpiceStrictWl_id5e19c02a.html#id5e19c02a-21c4-4bcc-b885-1337842cc62c__Command_LvsSpiceStrictWl_id5e19c02a.xml#id5e19c02a-21c4-4bcc-b885-1337842cc62c" title="Controls the parsing of width and length parameters for MOSFETs in SPICE netlists.">LVS Spice Strict WL</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the parsing
of width and length parameters for MOSFETs in SPICE netlists.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSplitGateRatio_id57fe7e7b.html#id57fe7e7b-db7c-49c0-a3c4-35419032056c__Command_LvsSplitGateRatio_id57fe7e7b.xml#id57fe7e7b-db7c-49c0-a3c4-35419032056c" title="Specifies to check property ratios in split gate structures.">LVS Split Gate Ratio</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to check property
ratios in split gate structures.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsStrictSubtypes_id46f41cbd.html#id46f41cbd-9d8c-4e7d-ae4b-bee255e4b8de__Command_LvsStrictSubtypes_id46f41cbd.xml#id46f41cbd-9d8c-4e7d-ae4b-bee255e4b8de" title="Controls the processing of component subtypes based on whether unspecified component subtypes are matched to instances with specified subtypes. Not used in Calibre PERC.">LVS Strict Subtypes</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls the processing
of component subtypes based on whether unspecified component subtypes
are matched to instances with specified subtypes.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsSummaryReport_id419dd429.html#id419dd429-c54a-4569-9502-1f9995596306__Command_LvsSummaryReport_id419dd429.xml#id419dd429-c54a-4569-9502-1f9995596306" title="Specifies that Calibre nmLVS-H generate a summary report file after a circuit comparison run. Used only in Calibre nmLVS-H.">LVS Summary Report</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies that Calibre
nmLVS-H generate a summary report file after a circuit comparison
run.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsUseCarefulAnd_idc6a69e38.html#idc6a69e38-d40c-4518-aabf-a5c51663fb13__Command_LvsUseCarefulAnd_idc6a69e38.xml#idc6a69e38-d40c-4518-aabf-a5c51663fb13" title="Causes circuit extraction (as in calibre -spice) to use a different hierarchical algorithm for AND layer operations. The alternate algorithm preserves the original hierarchy as much as possible at the cost of approximately twice the normal run time. Using YES can reduce layer promotion that causes device pins to form higher up in the hierarchy than desired.">LVS Use Careful AND</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Causes circuit extraction (as in calibre
-spice) to use a different hierarchical algorithm for AND layer operations.
The alternate algorithm preserves the original hierarchy as much
as possible at the cost of approximately twice the normal run time.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsUnselectDeviceBySeedLayer_ide39ad06b.html#ide39ad06b-6000-4732-8a08-2c0e9c43b521__Command_LvsUnselectDeviceBySeedLayer_ide39ad06b.xml#ide39ad06b-6000-4732-8a08-2c0e9c43b521" title="Causes device recognition not to use Device statements having specified seed layers.">LVS Unselect Device By Seed Layer</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Causes device recognition not to use Device statements
having specified seed layers.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsWriteInjectedLayoutNetlist_id31e61bf6.html#id31e61bf6-df9f-44cc-8d4a-d73118b812ef__Command_LvsWriteInjectedLayoutNetlist_id31e61bf6.xml#id31e61bf6-df9f-44cc-8d4a-d73118b812ef" title="Specifies to output a SPICE netlist report from the layout, including injected logic. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Write Injected Layout Netlist</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to output a
netlist report from the layout, including injected logic.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsWriteInjectedSourceNetlist_idc89f898b.html#idc89f898b-651d-4bcf-9826-5437ccbe3789__Command_LvsWriteInjectedSourceNetlist_idc89f898b.xml#idc89f898b-651d-4bcf-9826-5437ccbe3789" title="Specifies to output a netlist report from the source, including injected logic. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Write Injected Source Netlist</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to output a
netlist report from the source, including injected logic.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsWriteLayoutNetlist_id31e6eb5b.html#id31e6eb5b-ad49-4285-ae0b-7b4b73c26fc4__Command_LvsWriteLayoutNetlist_id31e6eb5b.xml#id31e6eb5b-ad49-4285-ae0b-7b4b73c26fc4" title="Specifies to output a transformed netlist report from the layout.">LVS Write Layout Netlist</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to output a
transformed netlist report from the layout.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsWriteSourceNetlist_id66941618.html#id66941618-12e6-48fb-8a9c-e04462e58d9c__Command_LvsWriteSourceNetlist_id66941618.xml#id66941618-12e6-48fb-8a9c-e04462e58d9c" title="Specifies to output a transformed netlist report from the source.">LVS Write Source Netlist</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies to output a
transformed netlist report from the source.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_MaskResultsDatabase_ida1233f5d.html#ida1233f5d-433b-41c4-9330-47ed119f2bc0__Command_MaskResultsDatabase_ida1233f5d.xml#ida1233f5d-433b-41c4-9330-47ed119f2bc0" title="Specifies the pathname for the ICtrace mask results database and the type of information to be excluded from that database. Not used in Calibre.">Mask Results Database</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the pathname
for the ICtrace mask results database and the type of information
to be excluded from that database.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_MaskSvdbDirectory_id29b82de4.html#id29b82de4-b10f-4a4d-8959-e47cc6c0f647__Command_MaskSvdbDirectory_id29b82de4.xml#id29b82de4-b10f-4a4d-8959-e47cc6c0f647" title="Creates a Standard Verification Database Directory (SVDB) in Calibre nmLVS and Calibre PERC applications. Required for Calibre xACT, Calibre xRC, and Calibre RVE debugging of run results for topology-based tools.">Mask SVDB Directory</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Creates a Standard Verification
Database Directory (SVDB) in Calibre.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_PEXPreserveCellList_id23b8c778.html#id23b8c778-d1f3-44c0-89f1-e0e650204e30__Command_PEXPreserveCellList_id23b8c778.xml#id23b8c778-d1f3-44c0-89f1-e0e650204e30" title="Specifies a list of cells to receive special protection from hierarchical manipulation during circuit extraction performed in conjunction with PEX flows.">PEX Preserve Cell List</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a list of cells to receive special
protection from hierarchical manipulation during circuit extraction
in parasitic extraction flows.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_PortDepth_idac85a71e.html#idac85a71e-106d-4c59-97c6-160ee8cd079b__Command_PortDepth_idac85a71e.xml#idac85a71e-106d-4c59-97c6-160ee8cd079b" title="Specifies the hierarchical depth for reading of port objects for use in the top-level cell. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Port Depth</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the hierarchical
depth for reading of port objects for use in the top-level cell.
Not used in ICverify.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_PortLayerMergedPolygon_idc3804d9c.html#idc3804d9c-cd4e-4683-9529-969090a2afbb__Command_PortLayerMergedPolygon_idc3804d9c.xml#idc3804d9c-cd4e-4683-9529-969090a2afbb" title="For input layout databases, causes shapes on the specified layer(s) in the top-level cell to be merged on a per-cell, per-layer basis, and read as geometric ports. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Port Layer Merged Polygon</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">For input layout databases,
causes shapes on the specified layer(s) in the top-level cell to
be merged on a per-cell, per-layer basis, read, and treated as geometric
ports. Not used in ICverify.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_PortLayerPolygon_idaef4826f.html#idaef4826f-75c0-492b-a760-2845a4ae0bdd__Command_PortLayerPolygon_idaef4826f.xml#idaef4826f-75c0-492b-a760-2845a4ae0bdd" title="For input layout databases, causes shapes on the specified layer(s) in the top-level cell to be read and treated as geometric ports. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Port Layer Polygon</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">For input layout databases,
causes shapes on the specified layer(s) in the top-level cell to
be read and treated as geometric ports. Not used in ICverify.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_PortLayerText_idd1b41503.html#idd1b41503-cf78-45d7-b30b-c5cf6f6dd327__Command_PortLayerText_idd1b41503.xml#idd1b41503-cf78-45d7-b30b-c5cf6f6dd327" title="For input layout databases, causes text objects on the specified layer(s) in the top-level cell to be read and treated as text ports. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Port Layer Text</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">For input layout databases,
causes text objects on the specified layer(s) in the top-level cell
to be read and treated as text ports. Not used in ICverify.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SourceCase_id10000907.html#id10000907-843e-4a20-b391-f19e408b8344__Command_SourceCase_id10000907.xml#id10000907-843e-4a20-b391-f19e408b8344" title="Specifies whether the source SPICE netlist should be processed in a case-sensitive manner.">Source Case</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies whether the
source should be processed in a case-sensitive manner.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SourcePath_id0386f897.html#id0386f897-a54f-4d70-b059-0b279c13858d__Command_SourcePath_id0386f897.xml#id0386f897-a54f-4d70-b059-0b279c13858d" title="Specifies the source database pathname for Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Source Path</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the source
database pathname for Calibre nmLVS/Calibre nmLVS-H, Calibre PERC,
and Calibre xRC.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SourcePrimary_id0b3fce1a.html#id0b3fce1a-3f57-4438-950f-7fe056b8d943__Command_SourcePrimary_id0b3fce1a.xml#id0b3fce1a-3f57-4438-950f-7fe056b8d943" title="Specifies a design filename, subcircuit, or cell name for SPICE or CNET source systems. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Source Primary</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies a design filename,
subcircuit, or cell name for SPICE or CNET source systems. Used
only in Calibre nmLVS/Calibre nmLVS-H, Calibre PERC, and Calibre
xRC.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SourceSystem_id5c42b9c2.html#id5c42b9c2-30de-48da-84fd-eb075835c928__Command_SourceSystem_id5c42b9c2.xml#id5c42b9c2-30de-48da-84fd-eb075835c928" title="Specifies the source database type for Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Source System</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Specifies the layout
database type for Calibre nmLVS/Calibre nmLVS-H, Calibre PERC, and Calibre
xRC.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_TraceProperty_iddd469292.html#iddd469292-f097-4c55-bb56-586be3d0d65a__Command_TraceProperty_iddd469292.xml#iddd469292-f097-4c55-bb56-586be3d0d65a" title="Controls which device properties are compared during LVS and how the comparison is performed.">Trace Property</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Controls which device
properties are compared during LVS and how the comparison is performed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e158 "><p class="p"><a class="xref fm:HeadingOnly" href="Concept_VirtualConnectSpecificationStatements_ideb876939.html#ideb876939-a1e2-49c3-93e0-2a79f5714534__Concept_VirtualConnectSpecificationStatements_ideb876939.xml#ideb876939-a1e2-49c3-93e0-2a79f5714534" title="This section summarizes the Virtual Connect specification statements. These form a single net from two or more (disjoint) nets that either share the same (case insensitive) name, or a portion of a name when a colon (:) or semicolon (;) is present. Used by all Calibre and ICverify applications except where noted.">Virtual Connect Specification Statements</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d338569e167 "><p class="p">Control specification
of virtual connections. These statements apply during circuit extraction.</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SpecificationStatements_idd6ec3be2.html" title="Specification statements describe the working environment for applications using the rule file. They control how data are processed.">Specification Statements</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "LVS Specification Statements"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_LvsSpecificationStatements_id3fddc595.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>