|proj
CLOCK_50 => CLOCK_50.IN1
KEY[0] => control:c0.move_r
KEY[0] => control:car_0_c.move_u
KEY[1] => control:c0.move_d
KEY[2] => control:c0.move_u
KEY[2] => control:car_0_c.move_l
KEY[3] => control:c0.move_l
KEY[3] => control:car_0_c.move_d
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B
HEX0[0] << hex_display:first_digit.port2
HEX0[1] << hex_display:first_digit.port2
HEX0[2] << hex_display:first_digit.port2
HEX0[3] << hex_display:first_digit.port2
HEX0[4] << hex_display:first_digit.port2
HEX0[5] << hex_display:first_digit.port2
HEX0[6] << hex_display:first_digit.port2
HEX1[0] << hex_display:first_digit.port1
HEX1[1] << hex_display:first_digit.port1
HEX1[2] << hex_display:first_digit.port1
HEX1[3] << hex_display:first_digit.port1
HEX1[4] << hex_display:first_digit.port1
HEX1[5] << hex_display:first_digit.port1
HEX1[6] << hex_display:first_digit.port1


|proj|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|proj|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|proj|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_60g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_60g1:auto_generated.data_a[0]
data_a[1] => altsyncram_60g1:auto_generated.data_a[1]
data_a[2] => altsyncram_60g1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_60g1:auto_generated.address_a[0]
address_a[1] => altsyncram_60g1:auto_generated.address_a[1]
address_a[2] => altsyncram_60g1:auto_generated.address_a[2]
address_a[3] => altsyncram_60g1:auto_generated.address_a[3]
address_a[4] => altsyncram_60g1:auto_generated.address_a[4]
address_a[5] => altsyncram_60g1:auto_generated.address_a[5]
address_a[6] => altsyncram_60g1:auto_generated.address_a[6]
address_a[7] => altsyncram_60g1:auto_generated.address_a[7]
address_a[8] => altsyncram_60g1:auto_generated.address_a[8]
address_a[9] => altsyncram_60g1:auto_generated.address_a[9]
address_a[10] => altsyncram_60g1:auto_generated.address_a[10]
address_a[11] => altsyncram_60g1:auto_generated.address_a[11]
address_a[12] => altsyncram_60g1:auto_generated.address_a[12]
address_a[13] => altsyncram_60g1:auto_generated.address_a[13]
address_a[14] => altsyncram_60g1:auto_generated.address_a[14]
address_b[0] => altsyncram_60g1:auto_generated.address_b[0]
address_b[1] => altsyncram_60g1:auto_generated.address_b[1]
address_b[2] => altsyncram_60g1:auto_generated.address_b[2]
address_b[3] => altsyncram_60g1:auto_generated.address_b[3]
address_b[4] => altsyncram_60g1:auto_generated.address_b[4]
address_b[5] => altsyncram_60g1:auto_generated.address_b[5]
address_b[6] => altsyncram_60g1:auto_generated.address_b[6]
address_b[7] => altsyncram_60g1:auto_generated.address_b[7]
address_b[8] => altsyncram_60g1:auto_generated.address_b[8]
address_b[9] => altsyncram_60g1:auto_generated.address_b[9]
address_b[10] => altsyncram_60g1:auto_generated.address_b[10]
address_b[11] => altsyncram_60g1:auto_generated.address_b[11]
address_b[12] => altsyncram_60g1:auto_generated.address_b[12]
address_b[13] => altsyncram_60g1:auto_generated.address_b[13]
address_b[14] => altsyncram_60g1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_60g1:auto_generated.clock0
clock1 => altsyncram_60g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_60g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_60g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_60g1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_lsa:wren_decode_a.data[0]
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_lsa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_0nb:mux3.result[0]
q_b[1] <= mux_0nb:mux3.result[1]
q_b[2] <= mux_0nb:mux3.result[2]
wren_a => decode_lsa:decode2.enable
wren_a => decode_lsa:wren_decode_a.enable


|proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|proj|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|proj|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|proj|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|proj|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|proj|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|proj|datapath:d0
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:c0
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:c0|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_0_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_0_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_0_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_1_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_1_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_1_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_2_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_2_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_2_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_3_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_3_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_3_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_4_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_4_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_4_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_5_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_5_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_5_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_6_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_6_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_6_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_7_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_7_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_7_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_8_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_8_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_8_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_9_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_9_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_9_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_10_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_10_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_10_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_11_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_11_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_11_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|datapath:car_12_d
clk => write~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => x.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => y.OUTPUTSELECT
ld_x => write.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_x => colour.OUTPUTSELECT
ld_y => write.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => colour.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => x.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
ld_y => y.OUTPUTSELECT
in[0] => x.DATAB
in[1] => x.DATAB
in[2] => x.DATAB
in[3] => x.DATAB
in[4] => x.DATAB
in[5] => x.DATAB
in[6] => x.DATAB
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => write~reg0.ENA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] => Equal0.IN0
stateNum[0] => Equal1.IN3
stateNum[0] => Equal2.IN3
stateNum[0] => Equal3.IN1
stateNum[0] => Equal5.IN1
stateNum[0] => Equal6.IN3
stateNum[1] => Equal0.IN3
stateNum[1] => Equal1.IN2
stateNum[1] => Equal2.IN0
stateNum[1] => Equal3.IN0
stateNum[1] => Equal5.IN3
stateNum[1] => Equal6.IN2
stateNum[2] => Equal0.IN2
stateNum[2] => Equal1.IN0
stateNum[2] => Equal2.IN2
stateNum[2] => Equal3.IN3
stateNum[2] => Equal5.IN2
stateNum[2] => Equal6.IN1
stateNum[3] => Equal0.IN1
stateNum[3] => Equal1.IN1
stateNum[3] => Equal2.IN1
stateNum[3] => Equal3.IN2
stateNum[3] => Equal5.IN0
stateNum[3] => Equal6.IN0
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_y[0] => y.DATAB
init_y[1] => y.DATAB
init_y[2] => y.DATAB
init_y[3] => y.DATAB
init_y[4] => y.DATAB
init_y[5] => y.DATAB
init_y[6] => y.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[0] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[1] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB
acolour[2] => colour.DATAB


|proj|control:car_12_c
clk => clk.IN1
move_r => next.IN0
move_r => next.cleanUp.IN1
move_r => next.print_up.OUTPUTSELECT
move_r => next.print_down.OUTPUTSELECT
move_r => next.print_left.OUTPUTSELECT
move_r => next.print_right.DATAA
move_l => next.IN1
move_l => next.cleanUp.IN1
move_l => next.print_up.OUTPUTSELECT
move_l => next.print_down.OUTPUTSELECT
move_l => next.print_left.DATAA
move_d => next.IN1
move_d => next.cleanUp.IN0
move_d => next.print_down.DATAA
move_d => next.print_up.DATAA
move_u => next.IN1
move_u => next.cleanUp.IN1
reset_n => reset_n.IN1
ld_x <= ld_x.DB_MAX_OUTPUT_PORT_TYPE
ld_y <= ld_y.DB_MAX_OUTPUT_PORT_TYPE
stateNum[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= stateNum[2].DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
reset_game => next.OUTPUTSELECT
reset_game => next.OUTPUTSELECT
reset_game => Selector3.IN1
reset_game => Selector7.IN5
reset_game => Selector7.IN6
reset_game => Selector7.IN7
reset_game => Selector7.IN8
reset_game => Selector1.IN2
reset_game => Selector1.IN3
reset_game => Selector1.IN4
reset_game => Selector1.IN5
dingding[0] => Equal2.IN26
dingding[1] => Equal2.IN25
dingding[2] => Equal2.IN24
dingding[3] => Equal2.IN23
dingding[4] => Equal2.IN22
dingding[5] => Equal2.IN21
dingding[6] => Equal2.IN20
dingding[7] => Equal2.IN19
dingding[8] => Equal2.IN18
dingding[9] => Equal2.IN17
dingding[10] => Equal2.IN16
dingding[11] => Equal2.IN15
dingding[12] => Equal2.IN14
dingding[13] => Equal2.IN13
dingding[14] => Equal2.IN12
dingding[15] => Equal2.IN11
dingding[16] => Equal2.IN10
dingding[17] => Equal2.IN9
dingding[18] => Equal2.IN8
dingding[19] => Equal2.IN7
dingding[20] => Equal2.IN6
dingding[21] => Equal2.IN5
dingding[22] => Equal2.IN4
dingding[23] => Equal2.IN3
dingding[24] => Equal2.IN2
dingding[25] => Equal2.IN1
how_fast[0] => Equal0.IN1
how_fast[0] => Equal1.IN0
how_fast[1] => Equal0.IN0
how_fast[1] => Equal1.IN1


|proj|control:car_12_c|RateDividerForCar:player_counter1
clock[0] => q[0]~reg0.CLK
clock[0] => q[1]~reg0.CLK
clock[0] => q[2]~reg0.CLK
clock[0] => q[3]~reg0.CLK
clock[0] => q[4]~reg0.CLK
clock[0] => q[5]~reg0.CLK
clock[0] => q[6]~reg0.CLK
clock[0] => q[7]~reg0.CLK
clock[0] => q[8]~reg0.CLK
clock[0] => q[9]~reg0.CLK
clock[0] => q[10]~reg0.CLK
clock[0] => q[11]~reg0.CLK
clock[0] => q[12]~reg0.CLK
clock[0] => q[13]~reg0.CLK
clock[0] => q[14]~reg0.CLK
clock[0] => q[15]~reg0.CLK
clock[0] => q[16]~reg0.CLK
clock[0] => q[17]~reg0.CLK
clock[0] => q[18]~reg0.CLK
clock[0] => q[19]~reg0.CLK
clock[0] => q[20]~reg0.CLK
clock[0] => q[21]~reg0.CLK
clock[0] => q[22]~reg0.CLK
clock[0] => q[23]~reg0.CLK
clock[0] => q[24]~reg0.CLK
clock[0] => q[25]~reg0.CLK
clock[0] => q[26]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clear_b[0] => ~NO_FANOUT~
how_speedy[0] => Equal0.IN26
how_speedy[1] => Equal0.IN25
how_speedy[2] => Equal0.IN24
how_speedy[3] => Equal0.IN23
how_speedy[4] => Equal0.IN22
how_speedy[5] => Equal0.IN21
how_speedy[6] => Equal0.IN20
how_speedy[7] => Equal0.IN19
how_speedy[8] => Equal0.IN18
how_speedy[9] => Equal0.IN17
how_speedy[10] => Equal0.IN16
how_speedy[11] => Equal0.IN15
how_speedy[12] => Equal0.IN14
how_speedy[13] => Equal0.IN13
how_speedy[14] => Equal0.IN12
how_speedy[15] => Equal0.IN11
how_speedy[16] => Equal0.IN10
how_speedy[17] => Equal0.IN9
how_speedy[18] => Equal0.IN8
how_speedy[19] => Equal0.IN7
how_speedy[20] => Equal0.IN6
how_speedy[21] => Equal0.IN5
how_speedy[22] => Equal0.IN4
how_speedy[23] => Equal0.IN3
how_speedy[24] => Equal0.IN2
how_speedy[25] => Equal0.IN1


|proj|scoreCounter:player_and_car0
x_player[0] => Equal2.IN6
x_player[0] => Equal4.IN6
x_player[0] => Equal6.IN6
x_player[0] => Equal8.IN6
x_player[0] => Equal10.IN6
x_player[0] => Equal12.IN6
x_player[0] => Equal14.IN6
x_player[0] => Equal16.IN6
x_player[0] => Equal18.IN6
x_player[0] => Equal20.IN6
x_player[0] => Equal22.IN6
x_player[0] => Equal24.IN6
x_player[0] => Equal26.IN6
x_player[1] => Equal2.IN5
x_player[1] => Equal4.IN5
x_player[1] => Equal6.IN5
x_player[1] => Equal8.IN5
x_player[1] => Equal10.IN5
x_player[1] => Equal12.IN5
x_player[1] => Equal14.IN5
x_player[1] => Equal16.IN5
x_player[1] => Equal18.IN5
x_player[1] => Equal20.IN5
x_player[1] => Equal22.IN5
x_player[1] => Equal24.IN5
x_player[1] => Equal26.IN5
x_player[2] => Equal2.IN4
x_player[2] => Equal4.IN4
x_player[2] => Equal6.IN4
x_player[2] => Equal8.IN4
x_player[2] => Equal10.IN4
x_player[2] => Equal12.IN4
x_player[2] => Equal14.IN4
x_player[2] => Equal16.IN4
x_player[2] => Equal18.IN4
x_player[2] => Equal20.IN4
x_player[2] => Equal22.IN4
x_player[2] => Equal24.IN4
x_player[2] => Equal26.IN4
x_player[3] => Equal2.IN3
x_player[3] => Equal4.IN3
x_player[3] => Equal6.IN3
x_player[3] => Equal8.IN3
x_player[3] => Equal10.IN3
x_player[3] => Equal12.IN3
x_player[3] => Equal14.IN3
x_player[3] => Equal16.IN3
x_player[3] => Equal18.IN3
x_player[3] => Equal20.IN3
x_player[3] => Equal22.IN3
x_player[3] => Equal24.IN3
x_player[3] => Equal26.IN3
x_player[4] => Equal2.IN2
x_player[4] => Equal4.IN2
x_player[4] => Equal6.IN2
x_player[4] => Equal8.IN2
x_player[4] => Equal10.IN2
x_player[4] => Equal12.IN2
x_player[4] => Equal14.IN2
x_player[4] => Equal16.IN2
x_player[4] => Equal18.IN2
x_player[4] => Equal20.IN2
x_player[4] => Equal22.IN2
x_player[4] => Equal24.IN2
x_player[4] => Equal26.IN2
x_player[5] => Equal2.IN1
x_player[5] => Equal4.IN1
x_player[5] => Equal6.IN1
x_player[5] => Equal8.IN1
x_player[5] => Equal10.IN1
x_player[5] => Equal12.IN1
x_player[5] => Equal14.IN1
x_player[5] => Equal16.IN1
x_player[5] => Equal18.IN1
x_player[5] => Equal20.IN1
x_player[5] => Equal22.IN1
x_player[5] => Equal24.IN1
x_player[5] => Equal26.IN1
x_player[6] => Equal2.IN0
x_player[6] => Equal4.IN0
x_player[6] => Equal6.IN0
x_player[6] => Equal8.IN0
x_player[6] => Equal10.IN0
x_player[6] => Equal12.IN0
x_player[6] => Equal14.IN0
x_player[6] => Equal16.IN0
x_player[6] => Equal18.IN0
x_player[6] => Equal20.IN0
x_player[6] => Equal22.IN0
x_player[6] => Equal24.IN0
x_player[6] => Equal26.IN0
y_player[0] => Equal3.IN6
y_player[0] => Equal5.IN6
y_player[0] => Equal7.IN6
y_player[0] => Equal9.IN6
y_player[0] => Equal11.IN6
y_player[0] => Equal13.IN6
y_player[0] => Equal15.IN6
y_player[0] => Equal17.IN6
y_player[0] => Equal19.IN6
y_player[0] => Equal21.IN6
y_player[0] => Equal23.IN6
y_player[0] => Equal25.IN6
y_player[0] => Equal27.IN6
y_player[0] => Equal0.IN1
y_player[0] => Equal1.IN3
y_player[1] => Equal3.IN5
y_player[1] => Equal5.IN5
y_player[1] => Equal7.IN5
y_player[1] => Equal9.IN5
y_player[1] => Equal11.IN5
y_player[1] => Equal13.IN5
y_player[1] => Equal15.IN5
y_player[1] => Equal17.IN5
y_player[1] => Equal19.IN5
y_player[1] => Equal21.IN5
y_player[1] => Equal23.IN5
y_player[1] => Equal25.IN5
y_player[1] => Equal27.IN5
y_player[1] => Equal0.IN0
y_player[1] => Equal1.IN6
y_player[2] => Equal3.IN4
y_player[2] => Equal5.IN4
y_player[2] => Equal7.IN4
y_player[2] => Equal9.IN4
y_player[2] => Equal11.IN4
y_player[2] => Equal13.IN4
y_player[2] => Equal15.IN4
y_player[2] => Equal17.IN4
y_player[2] => Equal19.IN4
y_player[2] => Equal21.IN4
y_player[2] => Equal23.IN4
y_player[2] => Equal25.IN4
y_player[2] => Equal27.IN4
y_player[2] => Equal0.IN6
y_player[2] => Equal1.IN5
y_player[3] => Equal3.IN3
y_player[3] => Equal5.IN3
y_player[3] => Equal7.IN3
y_player[3] => Equal9.IN3
y_player[3] => Equal11.IN3
y_player[3] => Equal13.IN3
y_player[3] => Equal15.IN3
y_player[3] => Equal17.IN3
y_player[3] => Equal19.IN3
y_player[3] => Equal21.IN3
y_player[3] => Equal23.IN3
y_player[3] => Equal25.IN3
y_player[3] => Equal27.IN3
y_player[3] => Equal0.IN5
y_player[3] => Equal1.IN4
y_player[4] => Equal3.IN2
y_player[4] => Equal5.IN2
y_player[4] => Equal7.IN2
y_player[4] => Equal9.IN2
y_player[4] => Equal11.IN2
y_player[4] => Equal13.IN2
y_player[4] => Equal15.IN2
y_player[4] => Equal17.IN2
y_player[4] => Equal19.IN2
y_player[4] => Equal21.IN2
y_player[4] => Equal23.IN2
y_player[4] => Equal25.IN2
y_player[4] => Equal27.IN2
y_player[4] => Equal0.IN4
y_player[4] => Equal1.IN2
y_player[5] => Equal3.IN1
y_player[5] => Equal5.IN1
y_player[5] => Equal7.IN1
y_player[5] => Equal9.IN1
y_player[5] => Equal11.IN1
y_player[5] => Equal13.IN1
y_player[5] => Equal15.IN1
y_player[5] => Equal17.IN1
y_player[5] => Equal19.IN1
y_player[5] => Equal21.IN1
y_player[5] => Equal23.IN1
y_player[5] => Equal25.IN1
y_player[5] => Equal27.IN1
y_player[5] => Equal0.IN3
y_player[5] => Equal1.IN1
y_player[6] => Equal3.IN0
y_player[6] => Equal5.IN0
y_player[6] => Equal7.IN0
y_player[6] => Equal9.IN0
y_player[6] => Equal11.IN0
y_player[6] => Equal13.IN0
y_player[6] => Equal15.IN0
y_player[6] => Equal17.IN0
y_player[6] => Equal19.IN0
y_player[6] => Equal21.IN0
y_player[6] => Equal23.IN0
y_player[6] => Equal25.IN0
y_player[6] => Equal27.IN0
y_player[6] => Equal0.IN2
y_player[6] => Equal1.IN0
x_car0[0] => Equal2.IN13
x_car0[1] => Equal2.IN12
x_car0[2] => Equal2.IN11
x_car0[3] => Equal2.IN10
x_car0[4] => Equal2.IN9
x_car0[5] => Equal2.IN8
x_car0[6] => Equal2.IN7
y_car0[0] => Equal3.IN13
y_car0[1] => Equal3.IN12
y_car0[2] => Equal3.IN11
y_car0[3] => Equal3.IN10
y_car0[4] => Equal3.IN9
y_car0[5] => Equal3.IN8
y_car0[6] => Equal3.IN7
x_car1[0] => Equal4.IN13
x_car1[1] => Equal4.IN12
x_car1[2] => Equal4.IN11
x_car1[3] => Equal4.IN10
x_car1[4] => Equal4.IN9
x_car1[5] => Equal4.IN8
x_car1[6] => Equal4.IN7
y_car1[0] => Equal5.IN13
y_car1[1] => Equal5.IN12
y_car1[2] => Equal5.IN11
y_car1[3] => Equal5.IN10
y_car1[4] => Equal5.IN9
y_car1[5] => Equal5.IN8
y_car1[6] => Equal5.IN7
x_car2[0] => Equal6.IN13
x_car2[1] => Equal6.IN12
x_car2[2] => Equal6.IN11
x_car2[3] => Equal6.IN10
x_car2[4] => Equal6.IN9
x_car2[5] => Equal6.IN8
x_car2[6] => Equal6.IN7
y_car2[0] => Equal7.IN13
y_car2[1] => Equal7.IN12
y_car2[2] => Equal7.IN11
y_car2[3] => Equal7.IN10
y_car2[4] => Equal7.IN9
y_car2[5] => Equal7.IN8
y_car2[6] => Equal7.IN7
x_car3[0] => Equal8.IN13
x_car3[1] => Equal8.IN12
x_car3[2] => Equal8.IN11
x_car3[3] => Equal8.IN10
x_car3[4] => Equal8.IN9
x_car3[5] => Equal8.IN8
x_car3[6] => Equal8.IN7
y_car3[0] => Equal9.IN13
y_car3[1] => Equal9.IN12
y_car3[2] => Equal9.IN11
y_car3[3] => Equal9.IN10
y_car3[4] => Equal9.IN9
y_car3[5] => Equal9.IN8
y_car3[6] => Equal9.IN7
x_car4[0] => Equal10.IN13
x_car4[1] => Equal10.IN12
x_car4[2] => Equal10.IN11
x_car4[3] => Equal10.IN10
x_car4[4] => Equal10.IN9
x_car4[5] => Equal10.IN8
x_car4[6] => Equal10.IN7
y_car4[0] => Equal11.IN13
y_car4[1] => Equal11.IN12
y_car4[2] => Equal11.IN11
y_car4[3] => Equal11.IN10
y_car4[4] => Equal11.IN9
y_car4[5] => Equal11.IN8
y_car4[6] => Equal11.IN7
x_car5[0] => Equal12.IN13
x_car5[1] => Equal12.IN12
x_car5[2] => Equal12.IN11
x_car5[3] => Equal12.IN10
x_car5[4] => Equal12.IN9
x_car5[5] => Equal12.IN8
x_car5[6] => Equal12.IN7
y_car5[0] => Equal13.IN13
y_car5[1] => Equal13.IN12
y_car5[2] => Equal13.IN11
y_car5[3] => Equal13.IN10
y_car5[4] => Equal13.IN9
y_car5[5] => Equal13.IN8
y_car5[6] => Equal13.IN7
x_car6[0] => Equal14.IN13
x_car6[1] => Equal14.IN12
x_car6[2] => Equal14.IN11
x_car6[3] => Equal14.IN10
x_car6[4] => Equal14.IN9
x_car6[5] => Equal14.IN8
x_car6[6] => Equal14.IN7
y_car6[0] => Equal15.IN13
y_car6[1] => Equal15.IN12
y_car6[2] => Equal15.IN11
y_car6[3] => Equal15.IN10
y_car6[4] => Equal15.IN9
y_car6[5] => Equal15.IN8
y_car6[6] => Equal15.IN7
x_car7[0] => Equal16.IN13
x_car7[1] => Equal16.IN12
x_car7[2] => Equal16.IN11
x_car7[3] => Equal16.IN10
x_car7[4] => Equal16.IN9
x_car7[5] => Equal16.IN8
x_car7[6] => Equal16.IN7
y_car7[0] => Equal17.IN13
y_car7[1] => Equal17.IN12
y_car7[2] => Equal17.IN11
y_car7[3] => Equal17.IN10
y_car7[4] => Equal17.IN9
y_car7[5] => Equal17.IN8
y_car7[6] => Equal17.IN7
x_car8[0] => Equal18.IN13
x_car8[1] => Equal18.IN12
x_car8[2] => Equal18.IN11
x_car8[3] => Equal18.IN10
x_car8[4] => Equal18.IN9
x_car8[5] => Equal18.IN8
x_car8[6] => Equal18.IN7
y_car8[0] => Equal19.IN13
y_car8[1] => Equal19.IN12
y_car8[2] => Equal19.IN11
y_car8[3] => Equal19.IN10
y_car8[4] => Equal19.IN9
y_car8[5] => Equal19.IN8
y_car8[6] => Equal19.IN7
x_car9[0] => Equal20.IN13
x_car9[1] => Equal20.IN12
x_car9[2] => Equal20.IN11
x_car9[3] => Equal20.IN10
x_car9[4] => Equal20.IN9
x_car9[5] => Equal20.IN8
x_car9[6] => Equal20.IN7
y_car9[0] => Equal21.IN13
y_car9[1] => Equal21.IN12
y_car9[2] => Equal21.IN11
y_car9[3] => Equal21.IN10
y_car9[4] => Equal21.IN9
y_car9[5] => Equal21.IN8
y_car9[6] => Equal21.IN7
x_car10[0] => Equal22.IN13
x_car10[1] => Equal22.IN12
x_car10[2] => Equal22.IN11
x_car10[3] => Equal22.IN10
x_car10[4] => Equal22.IN9
x_car10[5] => Equal22.IN8
x_car10[6] => Equal22.IN7
y_car10[0] => Equal23.IN13
y_car10[1] => Equal23.IN12
y_car10[2] => Equal23.IN11
y_car10[3] => Equal23.IN10
y_car10[4] => Equal23.IN9
y_car10[5] => Equal23.IN8
y_car10[6] => Equal23.IN7
x_car11[0] => Equal24.IN13
x_car11[1] => Equal24.IN12
x_car11[2] => Equal24.IN11
x_car11[3] => Equal24.IN10
x_car11[4] => Equal24.IN9
x_car11[5] => Equal24.IN8
x_car11[6] => Equal24.IN7
y_car11[0] => Equal25.IN13
y_car11[1] => Equal25.IN12
y_car11[2] => Equal25.IN11
y_car11[3] => Equal25.IN10
y_car11[4] => Equal25.IN9
y_car11[5] => Equal25.IN8
y_car11[6] => Equal25.IN7
x_car12[0] => Equal26.IN13
x_car12[1] => Equal26.IN12
x_car12[2] => Equal26.IN11
x_car12[3] => Equal26.IN10
x_car12[4] => Equal26.IN9
x_car12[5] => Equal26.IN8
x_car12[6] => Equal26.IN7
y_car12[0] => Equal27.IN13
y_car12[1] => Equal27.IN12
y_car12[2] => Equal27.IN11
y_car12[3] => Equal27.IN10
y_car12[4] => Equal27.IN9
y_car12[5] => Equal27.IN8
y_car12[6] => Equal27.IN7
score[0] <= score[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reset_game <= reset_game.DB_MAX_OUTPUT_PORT_TYPE


|proj|hex_display:first_digit
IN[0] => Ram0.RADDR
IN[0] => Ram1.RADDR
IN[1] => Ram0.RADDR1
IN[1] => Ram1.RADDR1
IN[2] => Ram0.RADDR2
IN[2] => Ram1.RADDR2
IN[3] => Ram0.RADDR3
IN[3] => Ram1.RADDR3
IN[4] => Ram0.RADDR4
IN[4] => Ram1.RADDR4
OUT1[0] <= Ram0.DATAOUT
OUT1[1] <= Ram0.DATAOUT1
OUT1[2] <= Ram0.DATAOUT2
OUT1[3] <= Ram0.DATAOUT3
OUT1[4] <= Ram0.DATAOUT4
OUT1[5] <= Ram0.DATAOUT5
OUT1[6] <= Ram0.DATAOUT6
OUT1[7] <= Ram0.DATAOUT7
OUT2[0] <= Ram1.DATAOUT
OUT2[1] <= Ram1.DATAOUT1
OUT2[2] <= Ram1.DATAOUT2
OUT2[3] <= Ram1.DATAOUT3
OUT2[4] <= Ram1.DATAOUT4
OUT2[5] <= Ram1.DATAOUT5
OUT2[6] <= Ram1.DATAOUT6
OUT2[7] <= Ram1.DATAOUT7


