Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Conv_sysarr_dbbuf_top glbl -prj Conv_sysarr_dbbuf.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s Conv_sysarr_dbbuf -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_10s_10s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_10s_10s_10_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_10s_10s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_weight_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_weight_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_weight_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_weight_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_weight_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Conv_sysarr_dbbuf_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_runSysArr_output_l1_local_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_runSysArr_output_l1_local_3_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_runSysArr_output_l1_local_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_runSysArr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_runSysArr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_32s_32s_32_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w8_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_bias_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_bias_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w10_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_output_l1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1_Multiplier_5
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w7_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w7_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_parent_loop_proc14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_parent_loop_proc14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_runL2toL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_runL2toL1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_data_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_data_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_data_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_output_l1_pass_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_pass_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_output_l1_pass_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_dataflow_parent_loop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_dataflow_parent_loop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_conv_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_conv_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w9_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_9s_9s_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_9s_9s_9_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_9s_9s_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_runWeight2Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_runWeight2Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0_ra...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_weight_l2_0(Da...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_data_l2_0_ram
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_data_l2_0(Data...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0_ra...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_0(Da...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_pass...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_output_l1_pass...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_9s_9s_9_1_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_9s_9s_9_1_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_8_1_1(I...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mux_42_1_1_1(I...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runWeight2Reg
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_10s_10s_10...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_10s_10s_10...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32ns_32ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32ns_32ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_9s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_9s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runL2toL1
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runSysArr_outp...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runSysArr_outp...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32s_32s_32...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_32s_32s_32...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_8s_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_runSysArr
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w9_d2_S_s...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w9_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w7_d2_S_s...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w7_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w10_d2_S_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w10_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d2_S_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d3_S_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w32_d3_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w8_d2_S_s...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_fifo_w8_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_in_lo...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_paren...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_dataflow_paren...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_32ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_32ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_30ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mul_30ns_30ns_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_10s...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_mac_muladd_10s...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf_ama_addmuladd_...
Compiling module xil_defaultlib.Conv_sysarr_dbbuf
Compiling module xil_defaultlib.AESL_autofifo_bias_in_V
Compiling module xil_defaultlib.AESL_autofifo_weight_in_V
Compiling module xil_defaultlib.AESL_autofifo_data_in_V
Compiling module xil_defaultlib.AESL_autofifo_conv_out_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_Conv_sysarr_dbbuf_top
Compiling module work.glbl
Built simulation snapshot Conv_sysarr_dbbuf
