Loading plugins phase: Elapsed time ==> 0s.215ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -d CY8C5868AXI-LP035 -s D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.422ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Servo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 Servo.v -verilog
======================================================================

======================================================================
Compiling:  Servo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 Servo.v -verilog
======================================================================

======================================================================
Compiling:  Servo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 -verilog Servo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Sep 06 23:45:43 2017


======================================================================
Compiling:  Servo.v
Program  :   vpp
Options  :    -yv2 -q10 Servo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Sep 06 23:45:43 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Servo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Servo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 -verilog Servo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Sep 06 23:45:43 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Projects\ESD\Servo\Workspace\Servo.cydsn\codegentemp\Servo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Projects\ESD\Servo\Workspace\Servo.cydsn\codegentemp\Servo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Servo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 -verilog Servo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Sep 06 23:45:44 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Projects\ESD\Servo\Workspace\Servo.cydsn\codegentemp\Servo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Projects\ESD\Servo\Workspace\Servo.cydsn\codegentemp\Servo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_265
	Net_266
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_260
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_0\
	Net_278
	Net_279
	\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_273
	\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_12:lt\
	\UART_2:BUART:sRX:MODULE_12:eq\
	\UART_2:BUART:sRX:MODULE_12:gt\
	\UART_2:BUART:sRX:MODULE_12:gte\
	\UART_2:BUART:sRX:MODULE_12:lte\
	\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	Net_312
	Net_313
	\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_1\
	\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	Net_307
	\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_1\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_1\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:lt_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:gt_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:lti_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:gti_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_0\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:xeq\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:xlt\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:xlte\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:xgt\
	\UART_3:BUART:sRX:MODULE_19:g1:a0:xgte\
	\UART_3:BUART:sRX:MODULE_19:lt\
	\UART_3:BUART:sRX:MODULE_19:eq\
	\UART_3:BUART:sRX:MODULE_19:gt\
	\UART_3:BUART:sRX:MODULE_19:gte\
	\UART_3:BUART:sRX:MODULE_19:lte\
	\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_0\
	\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_0\


Deleted 84 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing MODIN5_6 to MODIN4_6
Aliasing MODIN5_5 to MODIN4_5
Aliasing MODIN5_4 to MODIN4_4
Aliasing MODIN5_3 to MODIN4_3
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing MODIN6_6 to MODIN4_6
Aliasing MODIN6_5 to MODIN4_5
Aliasing MODIN6_4 to MODIN4_4
Aliasing MODIN6_3 to MODIN4_3
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_2\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN8_1 to MODIN7_1
Aliasing MODIN8_0 to MODIN7_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_4\ to zero
Aliasing MODIN11_6 to MODIN10_6
Aliasing MODIN11_5 to MODIN10_5
Aliasing MODIN11_4 to MODIN10_4
Aliasing MODIN11_3 to MODIN10_3
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing MODIN12_6 to MODIN10_6
Aliasing MODIN12_5 to MODIN10_5
Aliasing MODIN12_4 to MODIN10_4
Aliasing MODIN12_3 to MODIN10_3
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:FinalParityType_1\ to zero
Aliasing \UART_3:BUART:FinalParityType_0\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_3:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_3:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODIN14_1\ to \UART_3:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \UART_3:BUART:sRX:s23Poll:MODIN14_0\ to \UART_3:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ to zero
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODIN15_1\ to \UART_3:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \UART_3:BUART:sRX:s23Poll:MODIN15_0\ to \UART_3:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_3\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_4\ to zero
Aliasing \UART_3:BUART:sRX:MODIN17_6\ to \UART_3:BUART:sRX:MODIN16_6\
Aliasing \UART_3:BUART:sRX:MODIN17_5\ to \UART_3:BUART:sRX:MODIN16_5\
Aliasing \UART_3:BUART:sRX:MODIN17_4\ to \UART_3:BUART:sRX:MODIN16_4\
Aliasing \UART_3:BUART:sRX:MODIN17_3\ to \UART_3:BUART:sRX:MODIN16_3\
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_3\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_1\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_4\ to zero
Aliasing \UART_3:BUART:sRX:MODIN18_6\ to \UART_3:BUART:sRX:MODIN16_6\
Aliasing \UART_3:BUART:sRX:MODIN18_5\ to \UART_3:BUART:sRX:MODIN16_5\
Aliasing \UART_3:BUART:sRX:MODIN18_4\ to \UART_3:BUART:sRX:MODIN16_4\
Aliasing \UART_3:BUART:sRX:MODIN18_3\ to \UART_3:BUART:sRX:MODIN16_3\
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_3\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_2\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_1\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing tmpOE__Tx_2_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Tx_3_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_3_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_1_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_2:BUART:reset_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_break_status\\D\ to zero
Aliasing \UART_3:BUART:reset_reg\\D\ to zero
Aliasing \UART_3:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[11] = \UART_1:Net_9\[10]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[24] = \UART_1:BUART:control_1\[21]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[25] = \UART_1:BUART:control_0\[22]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[26] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[27] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[28] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[29] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[30] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[31] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_addressmatch\[38] = \UART_1:BUART:rx_addressmatch1\[39]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[92] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[99] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[110]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[101] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[111]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[102] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[127]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[103] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[141]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[104] = MODIN1_1[105]
Removing Rhs of wire MODIN1_1[105] = \UART_1:BUART:pollcount_1\[97]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[106] = MODIN1_0[107]
Removing Rhs of wire MODIN1_0[107] = \UART_1:BUART:pollcount_0\[100]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[113] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[114] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[115] = MODIN1_1[105]
Removing Lhs of wire MODIN2_1[116] = MODIN1_1[105]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[117] = MODIN1_0[107]
Removing Lhs of wire MODIN2_0[118] = MODIN1_0[107]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[119] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[120] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[121] = MODIN1_1[105]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[122] = MODIN1_0[107]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[123] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[124] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[129] = MODIN1_1[105]
Removing Lhs of wire MODIN3_1[130] = MODIN1_1[105]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[131] = MODIN1_0[107]
Removing Lhs of wire MODIN3_0[132] = MODIN1_0[107]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[133] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[134] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[135] = MODIN1_1[105]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[136] = MODIN1_0[107]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[137] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[138] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[146] = \UART_1:BUART:rx_parity_error_status\[147]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[148] = \UART_1:BUART:rx_stop_bit_error\[149]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[159] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[289]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[160] = \UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\[335]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[164] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[213]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[168] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[235]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[169] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[170] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[171] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[172] = MODIN4_6[173]
Removing Rhs of wire MODIN4_6[173] = \UART_1:BUART:rx_count_6\[87]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[174] = MODIN4_5[175]
Removing Rhs of wire MODIN4_5[175] = \UART_1:BUART:rx_count_5\[88]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[176] = MODIN4_4[177]
Removing Rhs of wire MODIN4_4[177] = \UART_1:BUART:rx_count_4\[89]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[178] = MODIN4_3[179]
Removing Rhs of wire MODIN4_3[179] = \UART_1:BUART:rx_count_3\[90]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[180] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[181] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[182] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[183] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[184] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[185] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[186] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[187] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[188] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[189] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[190] = MODIN4_6[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[191] = MODIN4_5[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[192] = MODIN4_4[177]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[193] = MODIN4_3[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[194] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[195] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[196] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[197] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[198] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[199] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[200] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[215] = \UART_1:BUART:rx_postpoll\[44]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[216] = \UART_1:BUART:rx_parity_bit\[167]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[217] = \UART_1:BUART:rx_postpoll\[44]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[218] = \UART_1:BUART:rx_parity_bit\[167]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[219] = \UART_1:BUART:rx_postpoll\[44]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[220] = \UART_1:BUART:rx_parity_bit\[167]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[222] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[223] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[224] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[245] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[246] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[247] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[248] = MODIN4_6[173]
Removing Lhs of wire MODIN5_6[249] = MODIN4_6[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[250] = MODIN4_5[175]
Removing Lhs of wire MODIN5_5[251] = MODIN4_5[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[252] = MODIN4_4[177]
Removing Lhs of wire MODIN5_4[253] = MODIN4_4[177]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[254] = MODIN4_3[179]
Removing Lhs of wire MODIN5_3[255] = MODIN4_3[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[256] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[257] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[258] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[259] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[260] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[261] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[262] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[263] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[264] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[265] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[266] = MODIN4_6[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[267] = MODIN4_5[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[268] = MODIN4_4[177]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[269] = MODIN4_3[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[270] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[271] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[272] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[273] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[274] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[275] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[276] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_6\[291] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_5\[292] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_4\[293] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_3\[294] = MODIN4_6[173]
Removing Lhs of wire MODIN6_6[295] = MODIN4_6[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_2\[296] = MODIN4_5[175]
Removing Lhs of wire MODIN6_5[297] = MODIN4_5[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_1\[298] = MODIN4_4[177]
Removing Lhs of wire MODIN6_4[299] = MODIN4_4[177]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newa_0\[300] = MODIN4_3[179]
Removing Lhs of wire MODIN6_3[301] = MODIN4_3[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_6\[302] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_5\[303] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_4\[304] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_3\[305] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_2\[306] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_1\[307] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:newb_0\[308] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_6\[309] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_5\[310] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_4\[311] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_3\[312] = MODIN4_6[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_2\[313] = MODIN4_5[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_1\[314] = MODIN4_4[177]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:dataa_0\[315] = MODIN4_3[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_6\[316] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_5\[317] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_4\[318] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_3\[319] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_2\[320] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_1\[321] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g2:a0:datab_0\[322] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:Net_61\[339] = \UART_2:Net_9\[338]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[352] = \UART_2:BUART:control_1\[349]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[353] = \UART_2:BUART:control_0\[350]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[354] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[355] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[356] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[357] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[358] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[359] = zero[6]
Removing Rhs of wire \UART_2:BUART:rx_addressmatch\[367] = \UART_2:BUART:rx_addressmatch1\[368]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[421] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[428] = \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[439]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[430] = \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[440]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[431] = \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[456]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[432] = \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[470]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[433] = MODIN7_1[434]
Removing Rhs of wire MODIN7_1[434] = \UART_2:BUART:pollcount_1\[426]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[435] = MODIN7_0[436]
Removing Rhs of wire MODIN7_0[436] = \UART_2:BUART:pollcount_0\[429]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[442] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[443] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[444] = MODIN7_1[434]
Removing Lhs of wire MODIN8_1[445] = MODIN7_1[434]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[446] = MODIN7_0[436]
Removing Lhs of wire MODIN8_0[447] = MODIN7_0[436]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[448] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[449] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[450] = MODIN7_1[434]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[451] = MODIN7_0[436]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[452] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[453] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[458] = MODIN7_1[434]
Removing Lhs of wire MODIN9_1[459] = MODIN7_1[434]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[460] = MODIN7_0[436]
Removing Lhs of wire MODIN9_0[461] = MODIN7_0[436]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[462] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[463] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[464] = MODIN7_1[434]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[465] = MODIN7_0[436]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[466] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[467] = zero[6]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[475] = \UART_2:BUART:rx_parity_error_status\[476]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[477] = \UART_2:BUART:rx_stop_bit_error\[478]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[488] = \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_0\[618]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[489] = \UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\[664]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[493] = \UART_2:BUART:sRX:MODULE_11:g2:a0:lta_0\[542]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[497] = \UART_2:BUART:sRX:MODULE_12:g1:a0:xneq\[564]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_6\[498] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_5\[499] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_4\[500] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_3\[501] = MODIN10_6[502]
Removing Rhs of wire MODIN10_6[502] = \UART_2:BUART:rx_count_6\[416]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_2\[503] = MODIN10_5[504]
Removing Rhs of wire MODIN10_5[504] = \UART_2:BUART:rx_count_5\[417]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_1\[505] = MODIN10_4[506]
Removing Rhs of wire MODIN10_4[506] = \UART_2:BUART:rx_count_4\[418]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newa_0\[507] = MODIN10_3[508]
Removing Rhs of wire MODIN10_3[508] = \UART_2:BUART:rx_count_3\[419]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_6\[509] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_5\[510] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_4\[511] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_3\[512] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_2\[513] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_1\[514] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:newb_0\[515] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_6\[516] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_5\[517] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_4\[518] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_3\[519] = MODIN10_6[502]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_2\[520] = MODIN10_5[504]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_1\[521] = MODIN10_4[506]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:dataa_0\[522] = MODIN10_3[508]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_6\[523] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_5\[524] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_4\[525] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_3\[526] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_2\[527] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_1\[528] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_11:g2:a0:datab_0\[529] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:newa_0\[544] = \UART_2:BUART:rx_postpoll\[373]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:newb_0\[545] = \UART_2:BUART:rx_parity_bit\[496]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:dataa_0\[546] = \UART_2:BUART:rx_postpoll\[373]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:datab_0\[547] = \UART_2:BUART:rx_parity_bit\[496]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[548] = \UART_2:BUART:rx_postpoll\[373]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[549] = \UART_2:BUART:rx_parity_bit\[496]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[551] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[552] = \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[550]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[553] = \UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[550]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_6\[574] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_5\[575] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_4\[576] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_3\[577] = MODIN10_6[502]
Removing Lhs of wire MODIN11_6[578] = MODIN10_6[502]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_2\[579] = MODIN10_5[504]
Removing Lhs of wire MODIN11_5[580] = MODIN10_5[504]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_1\[581] = MODIN10_4[506]
Removing Lhs of wire MODIN11_4[582] = MODIN10_4[506]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_0\[583] = MODIN10_3[508]
Removing Lhs of wire MODIN11_3[584] = MODIN10_3[508]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_6\[585] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_5\[586] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_4\[587] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_3\[588] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_2\[589] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_1\[590] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_0\[591] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_6\[592] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_5\[593] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_4\[594] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_3\[595] = MODIN10_6[502]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_2\[596] = MODIN10_5[504]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_1\[597] = MODIN10_4[506]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_0\[598] = MODIN10_3[508]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_6\[599] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_5\[600] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_4\[601] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_3\[602] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_2\[603] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_1\[604] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_0\[605] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_6\[620] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_5\[621] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_4\[622] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_3\[623] = MODIN10_6[502]
Removing Lhs of wire MODIN12_6[624] = MODIN10_6[502]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_2\[625] = MODIN10_5[504]
Removing Lhs of wire MODIN12_5[626] = MODIN10_5[504]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_1\[627] = MODIN10_4[506]
Removing Lhs of wire MODIN12_4[628] = MODIN10_4[506]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_0\[629] = MODIN10_3[508]
Removing Lhs of wire MODIN12_3[630] = MODIN10_3[508]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_6\[631] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_5\[632] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_4\[633] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_3\[634] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_2\[635] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_1\[636] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_0\[637] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[638] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[639] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[640] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[641] = MODIN10_6[502]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[642] = MODIN10_5[504]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[643] = MODIN10_4[506]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[644] = MODIN10_3[508]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_6\[645] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_5\[646] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_4\[647] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_3\[648] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_2\[649] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_1\[650] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_0\[651] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:Net_61\[668] = \UART_3:Net_9\[667]
Removing Lhs of wire \UART_3:BUART:tx_hd_send_break\[681] = \UART_3:BUART:control_1\[678]
Removing Lhs of wire \UART_3:BUART:HalfDuplexSend\[682] = \UART_3:BUART:control_0\[679]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[683] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[684] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_2\[685] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_1\[686] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_0\[687] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark\[688] = zero[6]
Removing Rhs of wire \UART_3:BUART:rx_addressmatch\[696] = \UART_3:BUART:rx_addressmatch1\[697]
Removing Lhs of wire \UART_3:BUART:rx_count7_bit8_wire\[750] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_1\[757] = \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\[768]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_0\[759] = \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\[769]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_16\[760] = \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\[785]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[761] = \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[799]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_1\[762] = \UART_3:BUART:sRX:s23Poll:MODIN13_1\[763]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN13_1\[763] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_0\[764] = \UART_3:BUART:sRX:s23Poll:MODIN13_0\[765]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN13_0\[765] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[771] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[772] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\[773] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN14_1\[774] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\[775] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN14_0\[776] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\[777] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\[778] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\[779] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\[780] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\[781] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\[782] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[787] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN15_1\[788] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[789] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODIN15_0\[790] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[791] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[792] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[793] = \UART_3:BUART:pollcount_1\[755]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[794] = \UART_3:BUART:pollcount_0\[758]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[795] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[796] = zero[6]
Removing Rhs of wire \UART_3:BUART:rx_status_2\[804] = \UART_3:BUART:rx_parity_error_status\[805]
Removing Rhs of wire \UART_3:BUART:rx_status_3\[806] = \UART_3:BUART:rx_stop_bit_error\[807]
Removing Lhs of wire \UART_3:BUART:sRX:cmp_vv_vv_MODGEN_20\[817] = \UART_3:BUART:sRX:MODULE_20:g2:a0:lta_0\[947]
Removing Lhs of wire \UART_3:BUART:sRX:cmp_vv_vv_MODGEN_21\[818] = \UART_3:BUART:sRX:MODULE_21:g2:a0:lta_0\[993]
Removing Lhs of wire \UART_3:BUART:sRX:cmp_vv_vv_MODGEN_18\[822] = \UART_3:BUART:sRX:MODULE_18:g2:a0:lta_0\[871]
Removing Lhs of wire \UART_3:BUART:sRX:cmp_vv_vv_MODGEN_19\[826] = \UART_3:BUART:sRX:MODULE_19:g1:a0:xneq\[893]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_6\[827] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_5\[828] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_4\[829] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_3\[830] = \UART_3:BUART:sRX:MODIN16_6\[831]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN16_6\[831] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_2\[832] = \UART_3:BUART:sRX:MODIN16_5\[833]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN16_5\[833] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_1\[834] = \UART_3:BUART:sRX:MODIN16_4\[835]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN16_4\[835] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newa_0\[836] = \UART_3:BUART:sRX:MODIN16_3\[837]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN16_3\[837] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_6\[838] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_5\[839] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_4\[840] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_3\[841] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_2\[842] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_1\[843] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:newb_0\[844] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_6\[845] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_5\[846] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_4\[847] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_3\[848] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_2\[849] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_1\[850] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:dataa_0\[851] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_6\[852] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_5\[853] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_4\[854] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_3\[855] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_2\[856] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_1\[857] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_18:g2:a0:datab_0\[858] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:newa_0\[873] = \UART_3:BUART:rx_postpoll\[702]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:newb_0\[874] = \UART_3:BUART:rx_parity_bit\[825]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:dataa_0\[875] = \UART_3:BUART:rx_postpoll\[702]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:datab_0\[876] = \UART_3:BUART:rx_parity_bit\[825]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:a_0\[877] = \UART_3:BUART:rx_postpoll\[702]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:b_0\[878] = \UART_3:BUART:rx_parity_bit\[825]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\[880] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:eq_0\[881] = \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[879]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:eqi_0\[882] = \UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[879]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_6\[903] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_5\[904] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_4\[905] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_3\[906] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN17_6\[907] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_2\[908] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN17_5\[909] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_1\[910] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN17_4\[911] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newa_0\[912] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN17_3\[913] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_6\[914] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_5\[915] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_4\[916] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_3\[917] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_2\[918] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_1\[919] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:newb_0\[920] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_6\[921] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_5\[922] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_4\[923] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_3\[924] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_2\[925] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_1\[926] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:dataa_0\[927] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_6\[928] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_5\[929] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_4\[930] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_3\[931] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_2\[932] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_1\[933] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_20:g2:a0:datab_0\[934] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_6\[949] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_5\[950] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_4\[951] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_3\[952] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN18_6\[953] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_2\[954] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN18_5\[955] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_1\[956] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN18_4\[957] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newa_0\[958] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODIN18_3\[959] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_6\[960] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_5\[961] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_4\[962] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_3\[963] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_2\[964] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_1\[965] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:newb_0\[966] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_6\[967] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_5\[968] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_4\[969] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_3\[970] = \UART_3:BUART:rx_count_6\[745]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_2\[971] = \UART_3:BUART:rx_count_5\[746]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_1\[972] = \UART_3:BUART:rx_count_4\[747]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:dataa_0\[973] = \UART_3:BUART:rx_count_3\[748]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_6\[974] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_5\[975] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_4\[976] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_3\[977] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_2\[978] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_1\[979] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_21:g2:a0:datab_0\[980] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_2_net_0[996] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_3_net_0[1002] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Rx_2_net_0[1008] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Rx_3_net_0[1013] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[1018] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1022] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend_last\\D\[1023] = \UART_1:BUART:control_0\[22]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1030] = \UART_1:BUART:rx_bitclk_pre\[81]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1042] = \UART_1:BUART:rx_parity_error_pre\[162]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1043] = zero[6]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1047] = zero[6]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend_last\\D\[1048] = \UART_2:BUART:control_0\[350]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1055] = \UART_2:BUART:rx_bitclk_pre\[410]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[1067] = \UART_2:BUART:rx_parity_error_pre\[491]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1068] = zero[6]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[1072] = zero[6]
Removing Lhs of wire \UART_3:BUART:HalfDuplexSend_last\\D\[1073] = \UART_3:BUART:control_0\[679]
Removing Lhs of wire \UART_3:BUART:rx_bitclk\\D\[1080] = \UART_3:BUART:rx_bitclk_pre\[739]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_pre\\D\[1092] = \UART_3:BUART:rx_parity_error_pre\[820]
Removing Lhs of wire \UART_3:BUART:rx_break_status\\D\[1093] = zero[6]

------------------------------------------------------
Aliased 0 equations, 477 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 36):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 6):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 48):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\)
	OR (not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\)
	OR (not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\)
	OR (not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 3):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6
	OR (MODIN4_5 and MODIN4_4));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_5)
	OR (not MODIN4_6 and not MODIN4_4 and not MODIN4_3));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 2):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (MODIN4_5
	OR MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 1):
\UART_1:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (MODIN4_4
	OR MODIN4_5
	OR MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 9):
\UART_1:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 36):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:control_0\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:control_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 6):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:control_0\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:control_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 48):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\)
	OR (not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\)
	OR (not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\)
	OR (not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\)
	OR (not \UART_2:BUART:control_0\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (MODIN7_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not MODIN7_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not MODIN10_6 and not MODIN10_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not MODIN10_6 and not MODIN10_4)
	OR (not MODIN10_6 and not MODIN10_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not MODIN10_6 and not MODIN10_4)
	OR (not MODIN10_6 and not MODIN10_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_3\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_2\' (cost = 3):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_2\ <= ((not MODIN10_6 and not MODIN10_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_2\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_1\' (cost = 1):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_1\ <= ((not MODIN10_6 and not MODIN10_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_13:g2:a0:gta_1\ <= (MODIN10_6
	OR (MODIN10_5 and MODIN10_4));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_13:g2:a0:lta_0\ <= ((not MODIN10_6 and not MODIN10_5)
	OR (not MODIN10_6 and not MODIN10_4 and not MODIN10_3));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 2):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN10_5
	OR MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 1):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN10_4
	OR MODIN10_5
	OR MODIN10_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 9):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN10_6 and not MODIN10_5 and not MODIN10_4 and not MODIN10_3));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre\' (cost = 36):
\UART_3:BUART:rx_bitclk_pre\ <= ((not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:control_0\ and \UART_3:BUART:rx_state_1\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_2\ and \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_state_2\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:control_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_3:BUART:rx_bitclk_pre16x\ <= ((not \UART_3:BUART:rx_count_2\ and \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit1\' (cost = 1):
\UART_3:BUART:rx_poll_bit1\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit2\' (cost = 6):
\UART_3:BUART:rx_poll_bit2\ <= ((not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:control_0\ and \UART_3:BUART:rx_state_1\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_2\ and \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_state_2\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:control_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:pollingrange\' (cost = 48):
\UART_3:BUART:pollingrange\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\)
	OR (not \UART_3:BUART:rx_state_2\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\)
	OR (not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\)
	OR (not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\)
	OR (not \UART_3:BUART:control_0\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_3:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\ <= (not \UART_3:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ <= (\UART_3:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <= (not \UART_3:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_3\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_2\' (cost = 1):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_2\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_2\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_2\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_1\' (cost = 2):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_1\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_4\)
	OR (not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:MODULE_18:g2:a0:gta_1\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_0\' (cost = 8):
\UART_3:BUART:sRX:MODULE_18:g2:a0:lta_0\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_4\)
	OR (not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_3\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_2\' (cost = 3):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_2\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_2\' (cost = 0):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_2\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_1\' (cost = 1):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_1\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_1\' (cost = 2):
\UART_3:BUART:sRX:MODULE_20:g2:a0:gta_1\ <= (\UART_3:BUART:rx_count_6\
	OR (\UART_3:BUART:rx_count_5\ and \UART_3:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_0\' (cost = 8):
\UART_3:BUART:sRX:MODULE_20:g2:a0:lta_0\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\)
	OR (not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_4\ and not \UART_3:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_3\ <= (\UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_2\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_2\' (cost = 2):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_2\ <= (\UART_3:BUART:rx_count_5\
	OR \UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_1\' (cost = 1):
\UART_3:BUART:sRX:MODULE_21:g2:a0:gta_1\ <= (\UART_3:BUART:rx_count_4\
	OR \UART_3:BUART:rx_count_5\
	OR \UART_3:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_0\' (cost = 9):
\UART_3:BUART:sRX:MODULE_21:g2:a0:lta_0\ <= ((not \UART_3:BUART:rx_count_6\ and not \UART_3:BUART:rx_count_5\ and not \UART_3:BUART:rx_count_4\ and not \UART_3:BUART:rx_count_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 12):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not MODIN7_1 and not MODIN7_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not MODIN7_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 12):
add_vv_vv_MODGEN_8_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\' (cost = 4):
\UART_3:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ <= ((not \UART_3:BUART:pollcount_1\ and not \UART_3:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= (not \UART_3:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\' (cost = 12):
\UART_3:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\ <= ((not \UART_3:BUART:pollcount_0\ and \UART_3:BUART:pollcount_1\)
	OR (not \UART_3:BUART:pollcount_1\ and \UART_3:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_264 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_264 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_264 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_264 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_264 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (MODIN7_1
	OR (Net_277 and MODIN7_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_277 and not MODIN7_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN7_1 and not MODIN7_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN7_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_277 and MODIN7_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_277 and not MODIN7_1 and not \UART_2:BUART:rx_parity_bit\)
	OR (not MODIN7_1 and not MODIN7_0 and not \UART_2:BUART:rx_parity_bit\)
	OR (MODIN7_1 and \UART_2:BUART:rx_parity_bit\)
	OR (Net_277 and MODIN7_0 and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_postpoll\' (cost = 72):
\UART_3:BUART:rx_postpoll\ <= (\UART_3:BUART:pollcount_1\
	OR (Net_311 and \UART_3:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_3:BUART:pollcount_1\ and not Net_311 and not \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:pollcount_1\ and not \UART_3:BUART:pollcount_0\ and not \UART_3:BUART:rx_parity_bit\)
	OR (\UART_3:BUART:pollcount_1\ and \UART_3:BUART:rx_parity_bit\)
	OR (Net_311 and \UART_3:BUART:pollcount_0\ and \UART_3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_3:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_3:BUART:pollcount_1\ and not Net_311 and not \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:pollcount_1\ and not \UART_3:BUART:pollcount_0\ and not \UART_3:BUART:rx_parity_bit\)
	OR (\UART_3:BUART:pollcount_1\ and \UART_3:BUART:rx_parity_bit\)
	OR (Net_311 and \UART_3:BUART:pollcount_0\ and \UART_3:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 170 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \UART_3:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_3:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_3:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_3:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \UART_1:BUART:rx_status_6\[152] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[481] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_status_6\[810] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1034] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1035] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1037] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1039] = \UART_1:BUART:tx_ctrl_mark_last\[157]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1041] = \UART_1:BUART:rx_markspace_pre\[161]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1046] = \UART_1:BUART:rx_parity_bit\[167]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1059] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[1060] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1062] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[1064] = \UART_2:BUART:tx_ctrl_mark_last\[486]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1066] = \UART_2:BUART:rx_markspace_pre\[490]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[1071] = \UART_2:BUART:rx_parity_bit\[496]
Removing Lhs of wire \UART_3:BUART:rx_markspace_status\\D\[1084] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_status\\D\[1085] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_addr_match_status\\D\[1087] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark_last\\D\[1089] = \UART_3:BUART:tx_ctrl_mark_last\[815]
Removing Lhs of wire \UART_3:BUART:rx_markspace_pre\\D\[1091] = \UART_3:BUART:rx_markspace_pre\[819]
Removing Lhs of wire \UART_3:BUART:rx_parity_bit\\D\[1096] = \UART_3:BUART:rx_parity_bit\[825]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_264 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_264 and not MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_277 and MODIN7_0)
	OR (not MODIN7_1 and not MODIN7_0 and \UART_2:BUART:rx_parity_bit\)
	OR (not Net_277 and not MODIN7_1 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and MODIN7_1));

Note:  Deleted unused equation:
\UART_3:BUART:sRX:MODULE_19:g1:a0:xneq\ <= ((not \UART_3:BUART:rx_parity_bit\ and Net_311 and \UART_3:BUART:pollcount_0\)
	OR (not \UART_3:BUART:pollcount_1\ and not \UART_3:BUART:pollcount_0\ and \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:pollcount_1\ and not Net_311 and \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:rx_parity_bit\ and \UART_3:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -dcpsoc3 Servo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.138ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 06 September 2017 23:45:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Projects\ESD\Servo\Workspace\Servo.cydsn\Servo.cyprj -d CY8C5868AXI-LP035 Servo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Rx_1(0), Rx_2(0), Rx_3(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_3:BUART:rx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:rx_address_detected\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_3:BUART:rx_parity_error_pre\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_3:BUART:rx_markspace_pre\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_3:BUART:tx_mark\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_mark\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_258 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            input => Net_301 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            input => Net_300 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_277 ,
            pad => Rx_2(0)_PAD );

    Pin : Name = Rx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_3(0)__PA ,
            fb => Net_311 ,
            pad => Rx_3(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_264 ,
            pad => Rx_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_4 * !MODIN4_3
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:hd_shift_out\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:hd_shift_out\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:HalfDuplexSend_last\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:HalfDuplexSend_last\
        );
        Output = \UART_1:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_258, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_258 (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_264 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_1:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:HalfDuplexSend_last\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:HalfDuplexSend_last\
        );
        Output = \UART_2:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_301, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_301 (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * \UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_277 * MODIN7_0
            + MODIN7_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * \UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
        );
        Output = \UART_2:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_2:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:reset_sr\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:HalfDuplexSend_last\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:HalfDuplexSend_last\
        );
        Output = \UART_3:BUART:reset_sr\ (fanout=1)

    MacroCell: Name=Net_300, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_300 (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * \UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_3:BUART:pollcount_1\
            + Net_311 * \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * \UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
        );
        Output = \UART_3:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_3:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\
        );
        Output = \UART_1:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:txn\ * !\UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=16)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * !Net_264 * 
              !MODIN1_1
            + !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN1_1 * !MODIN1_0
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_4 * !MODIN4_3
            + \UART_1:BUART:rx_state_2_split\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=16)

    MacroCell: Name=\UART_1:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_count_2\
            + \UART_1:BUART:rx_count_1\
            + !Net_264 * !MODIN1_1
            + Net_264 * MODIN1_1 * MODIN1_0
            + !MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_count_2\
            + \UART_1:BUART:rx_count_1\
            + !Net_264 * !MODIN1_0
            + Net_264 * MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_3:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !Net_311 * \UART_3:BUART:rx_last\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_5\ * !\UART_3:BUART:rx_count_4\ * 
              !\UART_3:BUART:rx_count_3\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !Net_264 * !MODIN1_1
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_4\ * !\UART_3:BUART:rx_count_3\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:hd_shift_out\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\ * 
              !\UART_3:BUART:rx_count_4\ * !\UART_3:BUART:rx_count_3\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:hd_shift_out\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\
        );
        Output = \UART_2:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !\UART_2:BUART:txn_split\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !\UART_2:BUART:txn_split\
            + \UART_2:BUART:txn\ * !\UART_2:BUART:txn_split\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * \UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=16)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * !Net_277 * 
              !MODIN7_1
            + !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN7_1 * !MODIN7_0
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_4 * !MODIN10_3
            + \UART_2:BUART:rx_state_2_split\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=16)

    MacroCell: Name=\UART_2:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * \UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN7_1, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_count_2\
            + \UART_2:BUART:rx_count_1\
            + !Net_277 * !MODIN7_1
            + Net_277 * MODIN7_1 * MODIN7_0
            + !MODIN7_1 * !MODIN7_0
        );
        Output = MODIN7_1 (fanout=4)

    MacroCell: Name=MODIN7_0, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_count_2\
            + \UART_2:BUART:rx_count_1\
            + !Net_277 * !MODIN7_0
            + Net_277 * MODIN7_0
        );
        Output = MODIN7_0 (fanout=5)

    MacroCell: Name=\UART_2:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !Net_277 * \UART_2:BUART:rx_last\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_5 * !MODIN10_4 * 
              !MODIN10_3
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !Net_277 * !MODIN7_1
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN7_1 * !MODIN7_0
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_277
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_4 * !MODIN10_3
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:hd_shift_out\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_5 * !MODIN10_4 * !MODIN10_3
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:hd_shift_out\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:HalfDuplexSend_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\
        );
        Output = \UART_3:BUART:HalfDuplexSend_last\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !\UART_3:BUART:txn_split\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:txn_split\
            + \UART_3:BUART:txn\ * !\UART_3:BUART:txn_split\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * \UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
        );
        Output = \UART_3:BUART:rx_state_1\ (fanout=16)

    MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:pollcount_1\ * !Net_311
            + !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:pollcount_1\ * !\UART_3:BUART:pollcount_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\ * 
              !\UART_3:BUART:rx_count_3\
            + \UART_3:BUART:rx_state_2_split\
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=16)

    MacroCell: Name=\UART_3:BUART:rx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * \UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk\ (fanout=12)

    MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_count_2\
            + \UART_3:BUART:rx_count_1\
            + !\UART_3:BUART:pollcount_1\ * !Net_311
            + !\UART_3:BUART:pollcount_1\ * !\UART_3:BUART:pollcount_0\
            + \UART_3:BUART:pollcount_1\ * Net_311 * 
              \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_3:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_count_2\
            + \UART_3:BUART:rx_count_1\
            + !Net_311 * !\UART_3:BUART:pollcount_0\
            + Net_311 * \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_264 * \UART_1:BUART:rx_last\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * 
              !MODIN4_3
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:pollcount_1\ * 
              !Net_311
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:pollcount_1\ * 
              !\UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_311
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            so_comb => \UART_1:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_1:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_1:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            so_comb => \UART_2:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_2:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_2:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
            route_si => \UART_3:BUART:rx_postpoll\ ,
            f0_load => \UART_3:BUART:rx_load_fifo\ ,
            so_comb => \UART_3:BUART:hd_shift_out\ ,
            f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ ,
            f1_bus_stat_comb => \UART_3:BUART:hd_tx_fifo_notfull\ ,
            f1_blk_stat_comb => \UART_3:BUART:hd_tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_1:BUART:reset_sr\ ,
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_1 => \UART_1:BUART:rx_status_1\ ,
            status_0 => \UART_1:BUART:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_2:BUART:reset_sr\ ,
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ ,
            status_1 => \UART_2:BUART:rx_status_1\ ,
            status_0 => \UART_2:BUART:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sRX:RxSts\
        PORT MAP (
            reset => \UART_3:BUART:reset_sr\ ,
            clock => \UART_3:Net_9\ ,
            status_5 => \UART_3:BUART:rx_status_5\ ,
            status_4 => \UART_3:BUART:rx_status_4\ ,
            status_3 => \UART_3:BUART:rx_status_3\ ,
            status_1 => \UART_3:BUART:rx_status_1\ ,
            status_0 => \UART_3:BUART:rx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            control_7 => \UART_1:BUART:control_7\ ,
            control_6 => \UART_1:BUART:control_6\ ,
            control_5 => \UART_1:BUART:control_5\ ,
            control_4 => \UART_1:BUART:control_4\ ,
            control_3 => \UART_1:BUART:control_3\ ,
            control_2 => \UART_1:BUART:control_2\ ,
            control_1 => \UART_1:BUART:control_1\ ,
            control_0 => \UART_1:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UART_2:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            control_7 => \UART_2:BUART:control_7\ ,
            control_6 => \UART_2:BUART:control_6\ ,
            control_5 => \UART_2:BUART:control_5\ ,
            control_4 => \UART_2:BUART:control_4\ ,
            control_3 => \UART_2:BUART:control_3\ ,
            control_2 => \UART_2:BUART:control_2\ ,
            control_1 => \UART_2:BUART:control_1\ ,
            control_0 => \UART_2:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UART_3:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            control_7 => \UART_3:BUART:control_7\ ,
            control_6 => \UART_3:BUART:control_6\ ,
            control_5 => \UART_3:BUART:control_5\ ,
            control_4 => \UART_3:BUART:control_4\ ,
            control_3 => \UART_3:BUART:control_3\ ,
            control_2 => \UART_3:BUART:control_2\ ,
            control_1 => \UART_3:BUART:control_1\ ,
            control_0 => \UART_3:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => MODIN10_6 ,
            count_5 => MODIN10_5 ,
            count_4 => MODIN10_4 ,
            count_3 => MODIN10_3 ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            load => \UART_3:BUART:rx_counter_load\ ,
            count_6 => \UART_3:BUART:rx_count_6\ ,
            count_5 => \UART_3:BUART:rx_count_5\ ,
            count_4 => \UART_3:BUART:rx_count_4\ ,
            count_3 => \UART_3:BUART:rx_count_3\ ,
            count_2 => \UART_3:BUART:rx_count_2\ ,
            count_1 => \UART_3:BUART:rx_count_1\ ,
            count_0 => \UART_3:BUART:rx_count_0\ ,
            tc => \UART_3:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   10 :   62 :   72 : 13.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   72 :  120 :  192 : 37.50 %
  Unique P-terms              :  186 :  198 :  384 : 48.44 %
  Total P-terms               :  234 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.117ms
Tech mapping phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Tx_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Tx_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Tx_3(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.81
                   Pterms :            6.81
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1172, final cost is 1172 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      17.19 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:HalfDuplexSend_last\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:HalfDuplexSend_last\
        );
        Output = \UART_3:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\
        );
        Output = \UART_3:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_4 * !MODIN10_3
            + \UART_2:BUART:rx_state_2_split\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_277
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !Net_277 * \UART_2:BUART:rx_last\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_5 * !MODIN10_4 * 
              !MODIN10_3
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:pollcount_1\ * 
              !Net_311
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:pollcount_1\ * 
              !\UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_3:BUART:pollcount_1\
            + Net_311 * \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_311
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:HalfDuplexSend_last\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:HalfDuplexSend_last\
        );
        Output = \UART_1:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\
        );
        Output = \UART_1:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_3:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_1:BUART:reset_sr\ ,
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_1 => \UART_1:BUART:rx_status_1\ ,
        status_0 => \UART_1:BUART:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN7_1, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_count_2\
            + \UART_2:BUART:rx_count_1\
            + !Net_277 * !MODIN7_1
            + Net_277 * MODIN7_1 * MODIN7_0
            + !MODIN7_1 * !MODIN7_0
        );
        Output = MODIN7_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN7_0, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_count_2\
            + \UART_2:BUART:rx_count_1\
            + !Net_277 * !MODIN7_0
            + Net_277 * MODIN7_0
        );
        Output = MODIN7_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_count_2\
            + \UART_3:BUART:rx_count_1\
            + !\UART_3:BUART:pollcount_1\ * !Net_311
            + !\UART_3:BUART:pollcount_1\ * !\UART_3:BUART:pollcount_0\
            + \UART_3:BUART:pollcount_1\ * Net_311 * 
              \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_count_2\
            + \UART_3:BUART:rx_count_1\
            + !Net_311 * !\UART_3:BUART:pollcount_0\
            + Net_311 * \UART_3:BUART:pollcount_0\
        );
        Output = \UART_3:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_3:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_3:BUART:reset_sr\ ,
        clock => \UART_3:Net_9\ ,
        status_5 => \UART_3:BUART:rx_status_5\ ,
        status_4 => \UART_3:BUART:rx_status_4\ ,
        status_3 => \UART_3:BUART:rx_status_3\ ,
        status_1 => \UART_3:BUART:rx_status_1\ ,
        status_0 => \UART_3:BUART:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:reset_sr\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:HalfDuplexSend_last\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:HalfDuplexSend_last\
        );
        Output = \UART_2:BUART:reset_sr\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * !\UART_2:BUART:txn_split\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !\UART_2:BUART:txn_split\
            + \UART_2:BUART:txn\ * !\UART_2:BUART:txn_split\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_301, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_301 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * \UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
        );
        Output = \UART_2:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        reset => \UART_2:BUART:reset_sr\ ,
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ ,
        status_1 => \UART_2:BUART:rx_status_1\ ,
        status_0 => \UART_2:BUART:rx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN10_6 * !MODIN10_4 * !MODIN10_3
            + !\UART_2:BUART:control_1\ * \UART_2:BUART:control_0\ * 
              \UART_2:BUART:rx_state_1\ * \UART_2:BUART:hd_shift_out\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN10_6 * !MODIN10_5 * !MODIN10_4 * !MODIN10_3
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:hd_shift_out\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_4\ * !\UART_3:BUART:rx_count_3\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_1\ * \UART_3:BUART:hd_shift_out\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\ * 
              !\UART_3:BUART:rx_count_4\ * !\UART_3:BUART:rx_count_3\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:hd_shift_out\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        so_comb => \UART_2:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_2:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_2:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:pollcount_1\ * !Net_311
            + !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:pollcount_1\ * !\UART_3:BUART:pollcount_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !Net_311 * \UART_3:BUART:rx_last\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:rx_count_6\ * 
              !\UART_3:BUART:rx_count_5\ * !\UART_3:BUART:rx_count_4\ * 
              !\UART_3:BUART:rx_count_3\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        load => \UART_3:BUART:rx_counter_load\ ,
        count_6 => \UART_3:BUART:rx_count_6\ ,
        count_5 => \UART_3:BUART:rx_count_5\ ,
        count_4 => \UART_3:BUART:rx_count_4\ ,
        count_3 => \UART_3:BUART:rx_count_3\ ,
        count_2 => \UART_3:BUART:rx_count_2\ ,
        count_1 => \UART_3:BUART:rx_count_1\ ,
        count_0 => \UART_3:BUART:rx_count_0\ ,
        tc => \UART_3:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * \UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
        );
        Output = \UART_3:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_3:BUART:control_0\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * \UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_2:BUART:control_0\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * \UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
        route_si => \UART_3:BUART:rx_postpoll\ ,
        f0_load => \UART_3:BUART:rx_load_fifo\ ,
        so_comb => \UART_3:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_3:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_3:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_2:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        control_7 => \UART_2:BUART:control_7\ ,
        control_6 => \UART_2:BUART:control_6\ ,
        control_5 => \UART_2:BUART:control_5\ ,
        control_4 => \UART_2:BUART:control_4\ ,
        control_3 => \UART_2:BUART:control_3\ ,
        control_2 => \UART_2:BUART:control_2\ ,
        control_1 => \UART_2:BUART:control_1\ ,
        control_0 => \UART_2:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * !Net_277 * 
              !MODIN7_1
            + !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\ * 
              !MODIN7_1 * !MODIN7_0
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_5
            + !\UART_2:BUART:rx_state_1\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN10_6 * !MODIN10_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_3:BUART:control_0\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * \UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + \UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
            + !\UART_3:BUART:rx_state_2\ * !\UART_3:BUART:rx_count_2\ * 
              !\UART_3:BUART:rx_count_1\ * !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => MODIN10_6 ,
        count_5 => MODIN10_5 ,
        count_4 => MODIN10_4 ,
        count_3 => MODIN10_3 ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !Net_277 * !MODIN7_1
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\ * !MODIN7_1 * !MODIN7_0
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * !\UART_2:BUART:rx_state_1\ * 
              !\UART_2:BUART:rx_state_0\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_bitclk\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * \UART_2:BUART:hd_tx_fifo_empty\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_bitclk\
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_277 * MODIN7_0
            + MODIN7_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_2:BUART:control_0\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:control_0\ * \UART_2:BUART:rx_state_1\ * 
              \UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * \UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_1\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_0\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
            + !\UART_2:BUART:rx_state_2\ * !\UART_2:BUART:rx_count_2\ * 
              !\UART_2:BUART:rx_count_1\ * !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:HalfDuplexSend_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\
        );
        Output = \UART_2:BUART:HalfDuplexSend_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:control_0\ * \UART_2:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_2:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
            + !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !Net_264 * !MODIN1_1
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_count_2\
            + \UART_1:BUART:rx_count_1\
            + !Net_264 * !MODIN1_1
            + Net_264 * MODIN1_1 * MODIN1_0
            + !MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:rx_count_2\
            + \UART_1:BUART:rx_count_1\
            + !Net_264 * !MODIN1_0
            + Net_264 * MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * !\UART_3:BUART:txn_split\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\ * !\UART_3:BUART:txn_split\
            + \UART_3:BUART:txn\ * !\UART_3:BUART:txn_split\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * !\UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\
            + \UART_3:BUART:control_0\ * \UART_3:BUART:rx_state_1\ * 
              \UART_3:BUART:rx_state_0\ * \UART_3:BUART:hd_tx_fifo_empty\ * 
              !\UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
        );
        Output = \UART_3:BUART:rx_state_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * !Net_264 * 
              !MODIN1_1
            + !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN1_1 * !MODIN1_0
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !\UART_1:BUART:txn_split\
            + \UART_1:BUART:txn\ * !\UART_1:BUART:txn_split\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:control_1\ * \UART_3:BUART:control_0\ * 
              \UART_3:BUART:rx_state_0\ * !\UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\ * \UART_3:BUART:rx_bitclk\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\ * 
              !\UART_3:BUART:rx_count_3\
            + \UART_3:BUART:rx_state_2_split\
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_3:BUART:control_0\ * !\UART_3:BUART:rx_state_1\ * 
              !\UART_3:BUART:rx_state_0\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\ * 
              \UART_3:BUART:rx_bitclk\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_5\
            + !\UART_3:BUART:rx_state_1\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !\UART_3:BUART:rx_count_6\ * !\UART_3:BUART:rx_count_4\
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * \UART_1:BUART:hd_tx_fifo_empty\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:hd_tx_fifo_empty\
        );
        Output = \UART_1:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_264 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        so_comb => \UART_1:BUART:hd_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ ,
        f1_bus_stat_comb => \UART_1:BUART:hd_tx_fifo_notfull\ ,
        f1_blk_stat_comb => \UART_1:BUART:hd_tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_3:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        control_7 => \UART_3:BUART:control_7\ ,
        control_6 => \UART_3:BUART:control_6\ ,
        control_5 => \UART_3:BUART:control_5\ ,
        control_4 => \UART_3:BUART:control_4\ ,
        control_3 => \UART_3:BUART:control_3\ ,
        control_2 => \UART_3:BUART:control_2\ ,
        control_1 => \UART_3:BUART:control_1\ ,
        control_0 => \UART_3:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:control_0\ * \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:hd_tx_fifo_notfull\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_300, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_300 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_258, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_258 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_4 * !MODIN4_3
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_1\ * \UART_1:BUART:hd_shift_out\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * !MODIN4_3
            + \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:hd_shift_out\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_264 * \UART_1:BUART:rx_last\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_1\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + \UART_1:BUART:control_0\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\ * !MODIN4_6 * !MODIN4_5 * !MODIN4_4 * 
              !MODIN4_3
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:control_1\ * \UART_1:BUART:control_0\ * 
              \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_bitclk\ * 
              !MODIN4_6 * !MODIN4_4 * !MODIN4_3
            + \UART_1:BUART:rx_state_2_split\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_0\ * !\UART_1:BUART:rx_state_1\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_bitclk\
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:rx_state_1\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        control_7 => \UART_1:BUART:control_7\ ,
        control_6 => \UART_1:BUART:control_6\ ,
        control_5 => \UART_1:BUART:control_5\ ,
        control_4 => \UART_1:BUART:control_4\ ,
        control_3 => \UART_1:BUART:control_3\ ,
        control_2 => \UART_1:BUART:control_2\ ,
        control_1 => \UART_1:BUART:control_1\ ,
        control_0 => \UART_1:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_3(0)__PA ,
        fb => Net_311 ,
        pad => Rx_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_277 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_264 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_258 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        input => Net_301 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        input => Net_300 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => \UART_2:Net_9\ ,
            dclk_0 => \UART_2:Net_9_local\ ,
            dclk_glb_1 => \UART_3:Net_9\ ,
            dclk_1 => \UART_3:Net_9_local\ ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL | Rx_3(0) | FB(Net_311)
     |   1 |       |      NONE |     HI_Z_DIGITAL | Rx_2(0) | FB(Net_277)
     |   2 |       |      NONE |     HI_Z_DIGITAL | Rx_1(0) | FB(Net_264)
-----+-----+-------+-----------+------------------+---------+------------
   4 |   1 |     * |      NONE |         CMOS_OUT | Tx_1(0) | In(Net_258)
     |   2 |     * |      NONE |         CMOS_OUT | Tx_2(0) | In(Net_301)
     |   3 |     * |      NONE |         CMOS_OUT | Tx_3(0) | In(Net_300)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 4s.363ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Servo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.518ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.448ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.489ms
API generation phase: Elapsed time ==> 1s.152ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
