# VLSI Convolution Accelerator - Architecture Walkthrough

This document provides a comprehensive explanation of the **CMP3020 VLSI Convolution Accelerator** project, focusing on the system architecture, control unit flow, and component interactions.

---

## üìã Project Overview

The accelerator is a **streaming coprocessor** designed to perform efficient **2D convolution** operations on matrices. It is optimized for machine learning inference tasks like convolutional neural network layers.

### Key Parameters

| Parameter        | Min   | Max   | Notes               |
| ---------------- | ----- | ----- | ------------------- |
| Input Matrix (N) | 16√ó16 | 64√ó64 | Variable size       |
| Kernel Size (K)  | 2√ó2   | 16√ó16 | Variable size       |
| Stride           | 1     | 1     | Fixed               |
| Padding          | 0     | 0     | Fixed               |
| On-Chip Memory   | 4KB   | 32KB  | SRAM                |
| Systolic Array   | 4√ó4   | 8√ó8   | Processing Elements |

### Arithmetic Precision

- **Input/Weights**: 8-bit Unsigned Fixed Point
- **Accumulation**: 32-bit Internal Fixed Point
- **Output**: 8-bit Unsigned (Truncated)

---

## üèóÔ∏è High-Level System Architecture

```mermaid
graph TB
    subgraph OffChip["Off-Chip"]
        DRAM["External DRAM"]
    end

    subgraph OnChip["On-Chip Accelerator"]
        CU["Control Unit<br/>(Main FSM)"]
        AGU["Data Loader<br/>& AGU"]
        SRAM["SRAM Buffer<br/>(32KB Max)"]
        SA["Systolic Array<br/>(8√ó8 Core)"]
    end

    DRAM -->|"rx_data (8-32 bits)"| AGU
    AGU -->|"Read/Write Addr"| SRAM
    SRAM -->|"Operands (8 lanes)"| SA
    SA -->|"Accumulation (32-bit)"| SRAM
    CU -->|"Config + Control"| AGU
    CU -->|"Enable/Reset"| SA
    SRAM -->|"Results Out (8)"| DRAM
    CU -->|"done"| DRAM
```

### Three Main Functional Blocks

1. **Address Generation Unit (AGU)**: The "brain" of memory control - calculates complex read/write addresses for 2D‚Üí1D mapping and sliding window patterns
2. **Memory Subsystem**: High-speed SRAM cache between slow DRAM and fast compute core
3. **Compute Core**: 8√ó8 Systolic Array performing Multiply-Accumulate (MAC) operations

---

## üîå Interface Definition

The design uses an **AXI-Stream-like** slave interface with Valid/Ready handshake:

```mermaid
graph LR
    subgraph Host["Host / External DRAM"]
        H_TX["TX Interface"]
        H_RX["RX Interface"]
    end

    subgraph Accelerator["Accelerator"]
        A_CFG["Config Ports"]
        A_DATA["Data Stream"]
        A_OUT["Output Stream"]
    end

    H_TX -->|"rx_data, rx_valid"| A_DATA
    A_DATA -->|"rx_ready"| H_TX
    A_OUT -->|"tx_data, tx_valid"| H_RX
    H_RX -->|"tx_ready"| A_OUT
```

### Signal Groups

| Group             | Signal     | Direction | Description                      |
| ----------------- | ---------- | --------- | -------------------------------- |
| **Global**        | `clk`      | In        | System Clock                     |
|                   | `rst_n`    | In        | Active-Low Async Reset           |
| **Control**       | `start`    | In        | Pulse to begin computation       |
|                   | `cfg_N`    | In        | Input Matrix dimension (N)       |
|                   | `cfg_K`    | In        | Kernel dimension (K)             |
|                   | `done`     | Out       | Asserted when output is complete |
| **Data Stream**   | `rx_data`  | In        | 8-32 bit input stream            |
|                   | `rx_valid` | In        | DRAM has valid data              |
|                   | `rx_ready` | Out       | Accelerator ready to accept      |
| **Output Stream** | `tx_data`  | Out       | 8-32 bit output stream           |
|                   | `tx_valid` | Out       | Accelerator has valid result     |
|                   | `tx_ready` | In        | DRAM ready to accept result      |

---

## üéõÔ∏è Control Unit (Main FSM)

The Control Unit is the **system orchestrator** managing global states. It handles:

- Latching configuration inputs (`cfg_N`, `cfg_K`)
- Handshake with the Host
- Triggering the AGU for address generation
- Coordinating data flow between all components

### State Machine

```mermaid
stateDiagram-v2
    [*] --> IDLE

    IDLE --> LOAD_WEIGHTS: start pulse
    note right of IDLE: Wait for start signal<br/>Latch cfg_N, cfg_K

    LOAD_WEIGHTS --> LOAD_INPUT: weights loaded
    note right of LOAD_WEIGHTS: Load kernel weights<br/>into SRAM Bank

    LOAD_INPUT --> COMPUTE: input tile loaded
    note right of LOAD_INPUT: Load input tile<br/>using ping-pong buffer

    COMPUTE --> DRAIN: computation done
    note right of COMPUTE: Stream data through<br/>Systolic Array

    DRAIN --> LOAD_INPUT: more tiles?
    note right of DRAIN: Output results<br/>to external bus

    DRAIN --> DONE: all tiles processed

    DONE --> IDLE: automatically
    note right of DONE: Assert done signal
```

### Control Unit Responsibilities

| State            | Control Unit Actions                   | AGU Trigger                 |
| ---------------- | -------------------------------------- | --------------------------- |
| **IDLE**         | Wait for `start`, latch config         | None                        |
| **LOAD_WEIGHTS** | Enable weight loading                  | Linear write addresses      |
| **LOAD_INPUT**   | Enable input loading, manage ping-pong | Linear write addresses      |
| **COMPUTE**      | Enable array, trigger sliding window   | Sliding window read pattern |
| **DRAIN**        | Enable output streaming                | Linear read addresses       |
| **DONE**         | Assert `done` signal                   | None                        |

---

## üßÆ Processing Element (PE) - The Atomic Unit

Each PE performs a **Multiply-Accumulate (MAC)** operation and forwards data to neighbors:

```mermaid
graph LR
    subgraph PE["Processing Element"]
        W["Weight<br/>Register (W)"]
        MUL["√ó"]
        ADD["+"]
        P["Psum<br/>Register (P)"]
    end

    pixel_in["pixel_in<br/>(West)"] --> MUL
    W --> MUL
    MUL -->|"prod"| ADD
    psum_in["psum_in<br/>(North)"] --> ADD
    ADD --> P
    P --> psum_out["psum_out<br/>(South)"]
    pixel_in --> pixel_out["pixel_out<br/>(East)"]
```

### Data Flow in Systolic Array

The recommended dataflow is **Weight Stationary (WS)**:

- **Weights** are pre-loaded and **stay fixed** in PEs
- **Input Pixels** flow West‚ÜíEast
- **Partial Sums** flow North‚ÜíSouth

```mermaid
graph TB
    subgraph Array["8√ó8 Systolic Array"]
        direction TB
        subgraph Row0["Row 0"]
            PE00["PE[0,0]"] --> PE01["PE[0,1]"] --> PE02["PE[0,2]"] --> PE03["..."] --> PE07["PE[0,7]"]
        end
        subgraph Row1["Row 1"]
            PE10["PE[1,0]"] --> PE11["PE[1,1]"] --> PE12["PE[1,2]"] --> PE13["..."] --> PE17["PE[1,7]"]
        end
        subgraph RowN["..."]
            PEN0["..."]
        end
        subgraph Row7["Row 7"]
            PE70["PE[7,0]"] --> PE71["PE[7,1]"] --> PE72["PE[7,2]"] --> PE73["..."] --> PE77["PE[7,7]"]
        end
    end

    Pixels["Pixel Stream<br/>(West)"] --> Row0
    Pixels --> Row1
    Pixels --> RowN
    Pixels --> Row7

    Psum_in["Psum In = 0<br/>(North)"] --> PE00
    Psum_in --> PE10

    PE07 --> Results["Results<br/>(East)"]
    PE77 --> Psum_out["Psum Out<br/>(South)"]
```

---

## üíæ Memory Management

### SRAM Integration

The project uses **Pseudo-Dual Port SRAM** (1rw1r) enabling simultaneous read and write:

| Port   | Type       | Signals                                  |
| ------ | ---------- | ---------------------------------------- |
| Port 0 | Read/Write | `csb0`, `web0`, `addr0`, `din0`, `dout0` |
| Port 1 | Read Only  | `csb1`, `addr1`, `dout1`                 |

### Control Logic

- `csb0=0, web0=0` ‚Üí **Write Mode**
- `csb0=0, web0=1` ‚Üí **Read Mode**
- `csb0=1` ‚Üí **Idle/Disabled**

### Ping-Pong Buffering

To maximize array utilization and hide memory latency:

```mermaid
graph LR
    subgraph PhaseA["Phase A"]
        direction TB
        B0A["Bank 0"]
        B1A["Bank 1"]
        Write1["Write"] --> B0A
        B1A --> Read1["Read"]
    end

    Swap["üîÑ SWAP"]

    subgraph PhaseB["Phase B"]
        direction TB
        B0B["Bank 0"]
        B1B["Bank 1"]
        B0B --> Read2["Read"]
        Write2["Write"] --> B1B
    end

    PhaseA --> Swap --> PhaseB
```

**Benefits**:

- Continuous data flow to Systolic Array
- No "stop-and-go" stalls
- Overlapped load and compute operations

---

## üìç Address Generation Unit (AGU)

The AGU handles the complex **2D‚Üí1D address mapping**:

```
Linear Address = y √ó Width + x
```

### Address Pattern Types

| Operation     | Pattern           | Description                                             |
| ------------- | ----------------- | ------------------------------------------------------- |
| **Loading**   | Linear/Sequential | Simple incrementing addresses for writing incoming data |
| **Streaming** | Sliding Window    | Non-sequential reads for convolution tiles              |
| **Unloading** | Linear/Sequential | Simple incrementing addresses for output                |

### Sliding Window Concept

For a kernel sliding across the input:

```
Input Matrix (N√óN)          Sliding Window Pattern
‚îå‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îê          Window 1: [0,0] ‚Üí [K-1,K-1]
‚îÇ 0 ‚îÇ 1 ‚îÇ 2 ‚îÇ 3 ‚îÇ          Window 2: [0,1] ‚Üí [K-1,K]
‚îú‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚î§          Window 3: [0,2] ‚Üí [K-1,K+1]
‚îÇ 4 ‚îÇ 5 ‚îÇ 6 ‚îÇ 7 ‚îÇ          ...
‚îú‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚î§
‚îÇ 8 ‚îÇ 9 ‚îÇ10 ‚îÇ11 ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚î§
‚îÇ12 ‚îÇ13 ‚îÇ14 ‚îÇ15 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îò
```

---

## üîÑ Complete Data Flow - Step by Step

```mermaid
sequenceDiagram
    participant Host as Host/DRAM
    participant CU as Control Unit
    participant AGU as AGU
    participant SRAM as SRAM Bank
    participant SA as Systolic Array

    Host->>CU: start + cfg_N, cfg_K
    activate CU
    CU->>CU: Latch configuration
    CU->>AGU: Load Weights Mode

    rect rgb(200, 230, 255)
        Note over Host,SRAM: LOAD_WEIGHTS Phase
        AGU->>SRAM: Generate write addresses
        Host->>SRAM: Stream kernel weights
    end

    rect rgb(200, 255, 200)
        Note over Host,SRAM: LOAD_INPUT Phase (Bank 0)
        CU->>AGU: Load Input Mode
        AGU->>SRAM: Linear write addresses
        Host->>SRAM: Stream input tile ‚Üí Bank 0
    end

    rect rgb(255, 230, 200)
        Note over SRAM,SA: COMPUTE Phase
        CU->>SA: Enable computation
        CU->>AGU: Sliding Window Mode
        loop For each output pixel
            AGU->>SRAM: Sliding window addresses
            SRAM->>SA: Feed operands (Bank 1)
            SA->>SA: MAC operations
            SA->>SRAM: Partial sums
        end
    end

    rect rgb(230, 200, 255)
        Note over SRAM,Host: DRAIN Phase
        CU->>AGU: Unload Mode
        SRAM->>Host: Stream results
    end

    CU->>Host: done signal
    deactivate CU
```

---

## üß© Component Interaction Summary

```mermaid
flowchart TB
    subgraph External["External Interface"]
        DRAM["DRAM"]
    end

    subgraph Control["Control Path"]
        CU["Control Unit<br/>(FSM)"]
    end

    subgraph DataPath["Data Path"]
        AGU["Address<br/>Generation Unit"]
        MEM["Memory<br/>Subsystem"]
        SA["Systolic<br/>Array"]
    end

    DRAM <-->|"rx/tx data<br/>valid/ready"| MEM

    CU -->|"state signals<br/>go triggers"| AGU
    CU -->|"enable<br/>reset"| SA
    CU -->|"bank select<br/>r/w control"| MEM

    AGU -->|"read/write<br/>addresses"| MEM
    MEM <-->|"operands<br/>results"| SA

    DRAM -->|"start<br/>cfg_N, cfg_K"| CU
    CU -->|"done"| DRAM
```

### Interaction Matrix

| Component          | Interacts With | Signals/Data                        |
| ------------------ | -------------- | ----------------------------------- |
| **Control Unit**   | Host           | `start`, `cfg_N`, `cfg_K`, `done`   |
|                    | AGU            | State signals, Go triggers          |
|                    | Memory         | Bank select, R/W control            |
|                    | Systolic Array | Enable, Reset                       |
| **AGU**            | Control Unit   | Receives mode commands              |
|                    | Memory         | Generates R/W addresses             |
| **Memory**         | DRAM           | `rx_data`, `tx_data`, handshake     |
|                    | AGU            | Receives addresses                  |
|                    | Systolic Array | Provides operands, stores results   |
| **Systolic Array** | Memory         | Reads operands, writes partial sums |
|                    | Control Unit   | Receives enable/reset               |

---

## üìä Handshake Protocol (Valid/Ready)

The system uses AXI-Stream style handshake:

```
     ‚îå‚îÄ‚îÄ‚îÄ‚îê   ‚îå‚îÄ‚îÄ‚îÄ‚îê   ‚îå‚îÄ‚îÄ‚îÄ‚îê   ‚îå‚îÄ‚îÄ‚îÄ‚îê   ‚îå‚îÄ‚îÄ‚îÄ‚îê
CLK  ‚îÇ   ‚îÇ‚îÄ‚îÄ‚îÄ‚îÇ   ‚îÇ‚îÄ‚îÄ‚îÄ‚îÇ   ‚îÇ‚îÄ‚îÄ‚îÄ‚îÇ   ‚îÇ‚îÄ‚îÄ‚îÄ‚îÇ   ‚îÇ
     ‚îî‚îÄ‚îÄ‚îÄ‚îò   ‚îî‚îÄ‚îÄ‚îÄ‚îò   ‚îî‚îÄ‚îÄ‚îÄ‚îò   ‚îî‚îÄ‚îÄ‚îÄ‚îò   ‚îî‚îÄ‚îÄ‚îÄ‚îò

VALID ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                ‚Üë Data available

READY ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                      ‚Üë Receiver ready

DATA  ‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê[D0][D0][D1][D2]‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê
                  ‚Üë    ‚Üë    ‚Üë
                Wait Transfer Transfer

Rule: Data transfers ONLY when BOTH Valid AND Ready are HIGH
```

---

## üéØ Development Stages

| Stage | Focus                 | Verification                                |
| ----- | --------------------- | ------------------------------------------- |
| **1** | Systolic Array Core   | Single PE testbench, 8√ó8 grid data flow     |
| **2** | Memory Integration    | SRAM R/W, Ping-pong bank swapping           |
| **3** | Control & Address Gen | FSM states, AGU sliding window              |
| **4** | System Verification   | Golden model comparison (Python vs Verilog) |
| **5** | Optimization          | Clock freq, area, power optimization        |

---

## üìÅ Expected Project Structure

```
project/
‚îú‚îÄ‚îÄ rtl/                    # Verilog source files
‚îÇ   ‚îú‚îÄ‚îÄ accelerator.v       # Top-level module
‚îÇ   ‚îú‚îÄ‚îÄ control_unit.v      # Main FSM
‚îÇ   ‚îú‚îÄ‚îÄ agu.v               # Address Generation Unit
‚îÇ   ‚îú‚îÄ‚îÄ pe.v                # Processing Element
‚îÇ   ‚îú‚îÄ‚îÄ systolic_array.v    # 8√ó8 PE Grid
‚îÇ   ‚îî‚îÄ‚îÄ memory_wrapper.v    # SRAM interface
‚îú‚îÄ‚îÄ scripts/                # Python/Shell helpers
‚îÇ   ‚îî‚îÄ‚îÄ golden_model.py     # Reference convolution
‚îú‚îÄ‚îÄ config/                 # OpenLane configuration
‚îî‚îÄ‚îÄ final/                  # GDSII, LEF, reports
```

---

> [!IMPORTANT]
> The **Control Unit FSM** is the heart of the system. Its state transitions must be precisely synchronized with the AGU's address patterns and the Systolic Array's computation cycles.

> [!TIP]
> For convolution with small kernels on large images, **Weight Stationary** dataflow is recommended - it minimizes weight memory reads and simplifies control logic.
