/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port1_leg_s3.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/24/12 4:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jan 23 14:23:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b2/bchp_sata_port1_leg_s3.h $
 * 
 * Hydra_Software_Devel/1   1/24/12 4:46p katrep
 * SW7231-1:rdb header files for 7231B2
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT1_LEG_S3_H__
#define BCHP_SATA_PORT1_LEG_S3_H__

/***************************************************************************
 *SATA_PORT1_LEG_S3 - Legacy Port1 section 3 Register
 ***************************************************************************/
#define BCHP_SATA_PORT1_LEG_S3_BIST_CTRL         0x00181a58 /* SATA BIST CTRL */
#define BCHP_SATA_PORT1_LEG_S3_BIST_ERROR_COUNT  0x00181a60 /* SATA BIST CTRL */
#define BCHP_SATA_PORT1_LEG_S3_SATA_CONTROL1     0x00181a80 /* SATA INTERNAL Control 1 */
#define BCHP_SATA_PORT1_LEG_S3_SATA_CONTROL2     0x00181a84 /* SATA INTERNAL Control 2 */
#define BCHP_SATA_PORT1_LEG_S3_SATA_MASK         0x00181a88 /* SerialATA Interrupt Mask Register(SIMR) */
#define BCHP_SATA_PORT1_LEG_S3_SATA_BIST_DW0     0x00181a90 /* SerialATA BIST FIS DW0 Control Register */
#define BCHP_SATA_PORT1_LEG_S3_SATA_BIST_DW1     0x00181a94 /* SerialATA BIST FIS DW0 Control Register */
#define BCHP_SATA_PORT1_LEG_S3_SATA_BIST_DW2     0x00181a98 /* SerialATA BIST FIS DW0 Control Register */

#endif /* #ifndef BCHP_SATA_PORT1_LEG_S3_H__ */

/* End of File */
