AArch64 A95
(* Tests add (shifted register), left shift by 1 *)

{ 0:X0=1; }

P0;
ADD W1, W0, W0, lsl #1;

forall (0:X1=3)

