Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 10 19:57:46 2020
| Host         : DESKTOP-P4AR508 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tippity_top_level_timing_summary_routed.rpt -pb tippity_top_level_timing_summary_routed.pb -rpx tippity_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : tippity_top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: randomness/m_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 866 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                 2087        0.015        0.000                      0                 2087        3.000        0.000                       0                   874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.011        0.000                      0                 1417        0.139        0.000                      0                 1417        7.192        0.000                       0                   592  
  clk_out2_clk_wiz_0         32.736        0.000                      0                  635        0.134        0.000                      0                  635       19.500        0.000                       0                   278  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.012        0.000                      0                 1417        0.139        0.000                      0                 1417        7.192        0.000                       0                   592  
  clk_out2_clk_wiz_0_1       32.739        0.000                      0                  635        0.134        0.000                      0                  635       19.500        0.000                       0                   278  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          0.181        0.000                      0                   44        0.015        0.000                      0                   44  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.011        0.000                      0                 1417        0.060        0.000                      0                 1417  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          0.184        0.000                      0                   44        0.019        0.000                      0                   44  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.416        0.000                      0                   32        0.167        0.000                      0                   32  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.416        0.000                      0                   32        0.167        0.000                      0                   32  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         32.736        0.000                      0                  635        0.040        0.000                      0                  635  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.011        0.000                      0                 1417        0.060        0.000                      0                 1417  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        0.181        0.000                      0                   44        0.015        0.000                      0                   44  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.184        0.000                      0                   44        0.019        0.000                      0                   44  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.419        0.000                      0                   32        0.170        0.000                      0                   32  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       32.736        0.000                      0                  635        0.040        0.000                      0                  635  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.419        0.000                      0                   32        0.170        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 play_tama_time/RNG_latch/latched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/RNG_latch/clk_out1
    SLICE_X49Y117        FDRE                                         r  play_tama_time/RNG_latch/latched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/RNG_latch/latched_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.411    play_tama_time/timely/data_reg[20][0]
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.366 r  play_tama_time/timely/data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    play_tama_time/p_0_in[20]
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.850    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092    -0.505    play_tama_time/data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_tama_time/dbjump/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/dbjump/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/dbjump/clk_out1
    SLICE_X32Y108        FDRE                                         r  play_tama_time/dbjump/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/dbjump/new_input_reg/Q
                         net (fo=2, routed)           0.097    -0.362    play_tama_time/dbjump/new_input
    SLICE_X33Y108        LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  play_tama_time/dbjump/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.317    play_tama_time/dbjump/clean_out_i_1_n_0
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/dbjump/clk_out1
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.091    -0.496    play_tama_time/dbjump/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.561    -0.603    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.372    play_tama_time/statuses/clean_up_time/med_bcount_reg_n_0_[0]
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.243 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.243    play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3_n_6
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.833    -0.840    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.134    -0.469    play_tama_time/statuses/clean_up_time/med_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/bath_dcount_reg_n_0_[0]
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3_n_6
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.105    -0.496    play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/med_dcount_reg_n_0_[0]
    SLICE_X35Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3_n_6
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.105    -0.496    play_tama_time/statuses/clean_up_time/med_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/play_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.250ns (66.813%)  route 0.124ns (33.187%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/statuses/health_functions/sleep_reg/Q
                         net (fo=13, routed)          0.124    -0.345    play_tama_time/statuses/health_functions/sleep_reg_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.045    -0.300 r  play_tama_time/statuses/health_functions/play_counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    play_tama_time/statuses/health_functions/play_counter[0]_i_5_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.236 r  play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.236    play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3_n_4
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.134    -0.463    play_tama_time/statuses/health_functions/play_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 play_tama_time/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.091%)  route 0.151ns (37.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/data_reg[20]/Q
                         net (fo=4, routed)           0.151    -0.318    play_tama_time/display/Q[12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  play_tama_time/display/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    play_tama_time/display/seg_out[2]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.211 r  play_tama_time/display/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    play_tama_time/display/seg_out_reg[2]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/display/clk_out1
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134    -0.442    play_tama_time/display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.806%)  route 0.153ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/tama_life/clk_out1
    SLICE_X40Y119        FDRE                                         r  play_tama_time/tama_life/tama_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/tama_life/tama_reset_reg/Q
                         net (fo=22, routed)          0.153    -0.316    play_tama_time/sd_turnaround/tama_reset
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  play_tama_time/sd_turnaround/sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.271    play_tama_time/statuses/health_functions/sleep_reg_1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.092    -0.504    play_tama_time/statuses/health_functions/sleep_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.383    play_tama_time/statuses/clean_up_time/bath_bcount_reg_n_0_[0]
    SLICE_X32Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.259 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.259    play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3_n_6
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.105    -0.495    play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 play_tama_time/timely/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.560    -0.604    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  play_tama_time/timely/cycle_counter_reg[0]/Q
                         net (fo=4, routed)           0.076    -0.387    play_tama_time/timely/cycle_counter_reg[0]
    SLICE_X40Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.263 r  play_tama_time/timely/cycle_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.263    play_tama_time/timely/cycle_counter_reg[0]_i_2_n_6
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.832    -0.841    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
                         clock pessimism              0.237    -0.604    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.105    -0.499    play_tama_time/timely/cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clk100mhz_to_65mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y105    dbB/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y105    dbB/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y122    play_tama_time/death_lights/pulse_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y122    play_tama_time/death_lights/pulse_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y122    play_tama_time/death_lights/pulse_counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[53]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[41]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[49]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.053    -0.422    play_tama_time/sd_turnaround/sd/cmd_out[43]
    SLICE_X49Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.377 r  play_tama_time/sd_turnaround/sd/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    play_tama_time/sd_turnaround/sd/cmd_out_0[44]
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X49Y126        FDRE (Hold_fdre_C_D)         0.092    -0.511    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.549    -0.615    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X43Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.387    play_tama_time/sd_turnaround/sd/data_sig[1]
    SLICE_X42Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.342 r  play_tama_time/sd_turnaround/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    play_tama_time/sd_turnaround/sd/data_sig[2]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.120    -0.482    play_tama_time/sd_turnaround/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.547    -0.617    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/Q
                         net (fo=1, routed)           0.107    -0.369    play_tama_time/sd_turnaround/sd/cmd_out[53]
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815    -0.858    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X48Y125        FDSE (Hold_fdse_C_D)         0.075    -0.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[54]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.724%)  route 0.097ns (34.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.374    play_tama_time/sd_turnaround/tama_time_hold[0]
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  play_tama_time/sd_turnaround/din[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    play_tama_time/sd_turnaround/din[0]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.092    -0.507    play_tama_time/sd_turnaround/din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/Q
                         net (fo=1, routed)           0.098    -0.377    play_tama_time/sd_turnaround/sd/cmd_out[41]
    SLICE_X48Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  play_tama_time/sd_turnaround/sd/cmd_out[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    play_tama_time/sd_turnaround/sd/cmd_out_0[42]
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X48Y126        FDRE (Hold_fdre_C_D)         0.092    -0.511    play_tama_time/sd_turnaround/sd/cmd_out_reg[42]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.088%)  route 0.141ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[2]/Q
                         net (fo=4, routed)           0.141    -0.333    play_tama_time/sd_turnaround/sd_n_22
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.063    -0.516    play_tama_time/sd_turnaround/tama_sprite_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.336    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.059    -0.520    play_tama_time/sd_turnaround/tama_sprite_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.368    play_tama_time/sd_turnaround/in8[1]
    SLICE_X43Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  play_tama_time/sd_turnaround/din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    play_tama_time/sd_turnaround/din[1]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.091    -0.508    play_tama_time/sd_turnaround/din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.370%)  route 0.151ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.151    -0.323    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.070    -0.508    play_tama_time/sd_turnaround/tama_stage_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.055%)  route 0.135ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.338    play_tama_time/sd_turnaround/sd_n_23
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.052    -0.527    play_tama_time/sd_turnaround/tama_sprite_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk100mhz_to_65mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y120    play_tama_time/sd_turnaround/dbS/new_input_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y125    play_tama_time/sd_turnaround/db_sd/clean_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y117    play_tama_time/sd_turnaround/sd/boot_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y120    play_tama_time/sd_turnaround/sd/boot_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y120    play_tama_time/sd_turnaround/dbS/new_input_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y125    play_tama_time/sd_turnaround/db_sd/clean_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y117    play_tama_time/sd_turnaround/sd/boot_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y126    play_tama_time/sd_turnaround/sd/cmd_out_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X47Y127    play_tama_time/sd_turnaround/sd/cmd_out_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk100mhz_to_65mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.078    14.361    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.932    play_tama_time/timely/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.078    14.361    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.932    play_tama_time/timely/cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.078    14.361    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.932    play_tama_time/timely/cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.078    14.361    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.932    play_tama_time/timely/cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.078    14.358    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.929    play_tama_time/timely/cycle_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.078    14.358    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.929    play_tama_time/timely/cycle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.078    14.358    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.929    play_tama_time/timely/cycle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.078    14.358    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.929    play_tama_time/timely/cycle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.078    14.338    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.909    play_tama_time/statuses/health_functions/food_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.078    14.338    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.909    play_tama_time/statuses/health_functions/food_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 play_tama_time/RNG_latch/latched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/RNG_latch/clk_out1
    SLICE_X49Y117        FDRE                                         r  play_tama_time/RNG_latch/latched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/RNG_latch/latched_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.411    play_tama_time/timely/data_reg[20][0]
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.366 r  play_tama_time/timely/data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    play_tama_time/p_0_in[20]
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.850    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092    -0.505    play_tama_time/data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_tama_time/dbjump/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/dbjump/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/dbjump/clk_out1
    SLICE_X32Y108        FDRE                                         r  play_tama_time/dbjump/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/dbjump/new_input_reg/Q
                         net (fo=2, routed)           0.097    -0.362    play_tama_time/dbjump/new_input
    SLICE_X33Y108        LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  play_tama_time/dbjump/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.317    play_tama_time/dbjump/clean_out_i_1_n_0
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/dbjump/clk_out1
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.091    -0.496    play_tama_time/dbjump/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.561    -0.603    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.372    play_tama_time/statuses/clean_up_time/med_bcount_reg_n_0_[0]
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.243 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.243    play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3_n_6
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.833    -0.840    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.134    -0.469    play_tama_time/statuses/clean_up_time/med_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/bath_dcount_reg_n_0_[0]
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3_n_6
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.105    -0.496    play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/med_dcount_reg_n_0_[0]
    SLICE_X35Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3_n_6
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.105    -0.496    play_tama_time/statuses/clean_up_time/med_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/play_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.250ns (66.813%)  route 0.124ns (33.187%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/statuses/health_functions/sleep_reg/Q
                         net (fo=13, routed)          0.124    -0.345    play_tama_time/statuses/health_functions/sleep_reg_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.045    -0.300 r  play_tama_time/statuses/health_functions/play_counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    play_tama_time/statuses/health_functions/play_counter[0]_i_5_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.236 r  play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.236    play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3_n_4
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.134    -0.463    play_tama_time/statuses/health_functions/play_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 play_tama_time/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.091%)  route 0.151ns (37.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/data_reg[20]/Q
                         net (fo=4, routed)           0.151    -0.318    play_tama_time/display/Q[12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  play_tama_time/display/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    play_tama_time/display/seg_out[2]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.211 r  play_tama_time/display/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    play_tama_time/display/seg_out_reg[2]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/display/clk_out1
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134    -0.442    play_tama_time/display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.806%)  route 0.153ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/tama_life/clk_out1
    SLICE_X40Y119        FDRE                                         r  play_tama_time/tama_life/tama_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/tama_life/tama_reset_reg/Q
                         net (fo=22, routed)          0.153    -0.316    play_tama_time/sd_turnaround/tama_reset
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  play_tama_time/sd_turnaround/sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.271    play_tama_time/statuses/health_functions/sleep_reg_1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.092    -0.504    play_tama_time/statuses/health_functions/sleep_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.383    play_tama_time/statuses/clean_up_time/bath_bcount_reg_n_0_[0]
    SLICE_X32Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.259 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.259    play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3_n_6
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.105    -0.495    play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 play_tama_time/timely/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.560    -0.604    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  play_tama_time/timely/cycle_counter_reg[0]/Q
                         net (fo=4, routed)           0.076    -0.387    play_tama_time/timely/cycle_counter_reg[0]
    SLICE_X40Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.263 r  play_tama_time/timely/cycle_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.263    play_tama_time/timely/cycle_counter_reg[0]_i_2_n_6
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.832    -0.841    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
                         clock pessimism              0.237    -0.604    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.105    -0.499    play_tama_time/timely/cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clk100mhz_to_65mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y110    dbB/count_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y105    dbB/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y105    dbB/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y106    dbB/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y110    dbB/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    dbB/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y106    dbB/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y117    dbC/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y122    play_tama_time/death_lights/pulse_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y122    play_tama_time/death_lights/pulse_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y122    play_tama_time/death_lights/pulse_counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y122    play_tama_time/death_lights/pulse_counter_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.739ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.739    

Slack (MET) :             32.739ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.739    

Slack (MET) :             32.739ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[53]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.739    

Slack (MET) :             32.833ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.091    38.947    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.534    play_tama_time/sd_turnaround/sd/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.833    

Slack (MET) :             32.833ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.091    38.947    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.534    play_tama_time/sd_turnaround/sd/cmd_out_reg[41]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.833    

Slack (MET) :             32.833ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.091    38.947    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.534    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.833    

Slack (MET) :             32.833ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.091    38.947    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.534    play_tama_time/sd_turnaround/sd/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.833    

Slack (MET) :             32.871ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.871    

Slack (MET) :             32.871ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.871    

Slack (MET) :             32.871ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.091    38.945    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.532    play_tama_time/sd_turnaround/sd/cmd_out_reg[49]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.053    -0.422    play_tama_time/sd_turnaround/sd/cmd_out[43]
    SLICE_X49Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.377 r  play_tama_time/sd_turnaround/sd/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    play_tama_time/sd_turnaround/sd/cmd_out_0[44]
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X49Y126        FDRE (Hold_fdre_C_D)         0.092    -0.511    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.549    -0.615    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X43Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.387    play_tama_time/sd_turnaround/sd/data_sig[1]
    SLICE_X42Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.342 r  play_tama_time/sd_turnaround/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    play_tama_time/sd_turnaround/sd/data_sig[2]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.120    -0.482    play_tama_time/sd_turnaround/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.547    -0.617    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/Q
                         net (fo=1, routed)           0.107    -0.369    play_tama_time/sd_turnaround/sd/cmd_out[53]
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815    -0.858    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X48Y125        FDSE (Hold_fdse_C_D)         0.075    -0.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[54]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.724%)  route 0.097ns (34.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.374    play_tama_time/sd_turnaround/tama_time_hold[0]
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  play_tama_time/sd_turnaround/din[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    play_tama_time/sd_turnaround/din[0]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.092    -0.507    play_tama_time/sd_turnaround/din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/Q
                         net (fo=1, routed)           0.098    -0.377    play_tama_time/sd_turnaround/sd/cmd_out[41]
    SLICE_X48Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  play_tama_time/sd_turnaround/sd/cmd_out[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    play_tama_time/sd_turnaround/sd/cmd_out_0[42]
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X48Y126        FDRE (Hold_fdre_C_D)         0.092    -0.511    play_tama_time/sd_turnaround/sd/cmd_out_reg[42]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.088%)  route 0.141ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[2]/Q
                         net (fo=4, routed)           0.141    -0.333    play_tama_time/sd_turnaround/sd_n_22
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.063    -0.516    play_tama_time/sd_turnaround/tama_sprite_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.336    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.059    -0.520    play_tama_time/sd_turnaround/tama_sprite_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.368    play_tama_time/sd_turnaround/in8[1]
    SLICE_X43Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  play_tama_time/sd_turnaround/din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    play_tama_time/sd_turnaround/din[1]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.091    -0.508    play_tama_time/sd_turnaround/din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.370%)  route 0.151ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.151    -0.323    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.070    -0.508    play_tama_time/sd_turnaround/tama_stage_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.055%)  route 0.135ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.338    play_tama_time/sd_turnaround/sd_n_23
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.052    -0.527    play_tama_time/sd_turnaround/tama_sprite_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk100mhz_to_65mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y120    play_tama_time/sd_turnaround/dbS/new_input_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y125    play_tama_time/sd_turnaround/db_sd/clean_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y117    play_tama_time/sd_turnaround/sd/boot_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y124    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y122    play_tama_time/sd_turnaround/db_sd/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y120    play_tama_time/sd_turnaround/sd/boot_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y120    play_tama_time/sd_turnaround/dbS/new_input_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y125    play_tama_time/sd_turnaround/db_sd/clean_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y119    play_tama_time/sd_turnaround/db_sd/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y121    play_tama_time/sd_turnaround/db_sd/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    play_tama_time/sd_turnaround/sd/bit_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y117    play_tama_time/sd_turnaround/sd/boot_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y126    play_tama_time/sd_turnaround/sd/cmd_out_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X47Y127    play_tama_time/sd_turnaround/sd/cmd_out_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk100mhz_to_65mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.515ns  (logic 0.704ns (27.990%)  route 1.811ns (72.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 121.542 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 119.059 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.599   119.059    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X45Y124        FDRE                                         r  play_tama_time/sd_turnaround/sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.456   119.515 r  play_tama_time/sd_turnaround/sd/state_reg[4]/Q
                         net (fo=52, routed)          1.088   120.603    play_tama_time/sd_turnaround/sd/sd_cont_status[4]
    SLICE_X47Y119        LUT4 (Prop_lut4_I0_O)        0.124   120.727 r  play_tama_time/sd_turnaround/sd/data[12]_i_2/O
                         net (fo=1, routed)           0.724   121.450    play_tama_time/RNG_latch/data_reg[12]
    SLICE_X48Y119        LUT5 (Prop_lut5_I2_O)        0.124   121.574 r  play_tama_time/RNG_latch/data[12]_i_1/O
                         net (fo=1, routed)           0.000   121.574    play_tama_time/p_0_in[12]
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.486   121.542    play_tama_time/clk_out1
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/C
                         clock pessimism              0.395   121.937    
                         clock uncertainty           -0.214   121.723    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.032   121.755    play_tama_time/data_reg[12]
  -------------------------------------------------------------------
                         required time                        121.755    
                         arrival time                        -121.574    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.437ns  (logic 0.704ns (28.886%)  route 1.733ns (71.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 121.541 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/Q
                         net (fo=18, routed)          0.943   120.469    play_tama_time/sd_turnaround/state__0[3]
    SLICE_X39Y121        LUT2 (Prop_lut2_I0_O)        0.124   120.593 f  play_tama_time/sd_turnaround/data[1]_i_2/O
                         net (fo=2, routed)           0.790   121.383    play_tama_time/sd_turnaround/data[1]_i_2_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.124   121.507 r  play_tama_time/sd_turnaround/data[1]_i_1/O
                         net (fo=1, routed)           0.000   121.507    play_tama_time/sd_turnaround_n_44
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.485   121.541    play_tama_time/clk_out1
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/C
                         clock pessimism              0.395   121.936    
                         clock uncertainty           -0.214   121.722    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.032   121.754    play_tama_time/data_reg[1]
  -------------------------------------------------------------------
                         required time                        121.754    
                         arrival time                        -121.507    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.422ns  (logic 0.842ns (34.767%)  route 1.580ns (65.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.987   120.476    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.299   120.775 r  play_tama_time/sd_turnaround/data[4]_i_4/O
                         net (fo=1, routed)           0.593   121.368    play_tama_time/icons/data[4]_i_4_n_0_alias
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124   121.492 r  play_tama_time/icons/data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   121.492    play_tama_time/p_0_in[4]
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.214   121.728    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.032   121.760    play_tama_time/data_reg[4]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.492    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.418ns  (logic 0.842ns (34.821%)  route 1.576ns (65.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.864   120.353    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X41Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.652 r  play_tama_time/sd_turnaround/data[0]_i_4/O
                         net (fo=1, routed)           0.712   121.364    play_tama_time/statuses/clean_up_time/data_reg[0]_0
    SLICE_X40Y118        LUT5 (Prop_lut5_I2_O)        0.124   121.488 r  play_tama_time/statuses/clean_up_time/data[0]_i_1/O
                         net (fo=1, routed)           0.000   121.488    play_tama_time/p_0_in[0]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.214   121.729    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.031   121.760    play_tama_time/data_reg[0]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.488    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.397ns  (logic 0.842ns (35.125%)  route 1.555ns (64.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.941   120.430    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.729 r  play_tama_time/sd_turnaround/data[2]_i_3/O
                         net (fo=1, routed)           0.614   121.343    play_tama_time/icons/data_reg[2]
    SLICE_X40Y118        LUT5 (Prop_lut5_I4_O)        0.124   121.467 r  play_tama_time/icons/data[2]_i_1/O
                         net (fo=1, routed)           0.000   121.467    play_tama_time/p_0_in[2]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.214   121.729    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.029   121.758    play_tama_time/data_reg[2]
  -------------------------------------------------------------------
                         required time                        121.758    
                         arrival time                        -121.467    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.420ns  (logic 0.704ns (29.096%)  route 1.716ns (70.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 119.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.614   119.074    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y117        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.456   119.530 r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/Q
                         net (fo=1, routed)           0.861   120.391    play_tama_time/sd_turnaround/tama_time_SD[4]
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.124   120.515 r  play_tama_time/sd_turnaround/sec_counter[4]_i_2/O
                         net (fo=1, routed)           0.854   121.369    play_tama_time/sd_turnaround/sec_counter[4]_i_2_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.493 r  play_tama_time/sd_turnaround/sec_counter[4]_i_1/O
                         net (fo=1, routed)           0.000   121.493    play_tama_time/timely/sec_counter_reg[5]_2[4]
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.214   121.732    
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.081   121.813    play_tama_time/timely/sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        121.813    
                         arrival time                        -121.493    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.227%)  route 1.625ns (69.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 121.550 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y120        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/Q
                         net (fo=1, routed)           0.864   120.390    play_tama_time/sd_turnaround/tama_time_SD[1]
    SLICE_X41Y120        LUT2 (Prop_lut2_I1_O)        0.124   120.514 r  play_tama_time/sd_turnaround/sec_counter[1]_i_2/O
                         net (fo=1, routed)           0.761   121.275    play_tama_time/sd_turnaround/sec_counter[1]_i_2_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.124   121.399 r  play_tama_time/sd_turnaround/sec_counter[1]_i_1/O
                         net (fo=1, routed)           0.000   121.399    play_tama_time/timely/sec_counter_reg[5]_2[1]
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.494   121.550    play_tama_time/timely/clk_out1
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/C
                         clock pessimism              0.395   121.945    
                         clock uncertainty           -0.214   121.731    
    SLICE_X40Y117        FDRE (Setup_fdre_C_D)        0.029   121.760    play_tama_time/timely/sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.399    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.896%)  route 1.576ns (73.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 121.544 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 119.066 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.606   119.066    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456   119.522 r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/Q
                         net (fo=1, routed)           0.716   120.238    play_tama_time/tama_life/tama_stage_reg[2]_4[0]
    SLICE_X36Y123        LUT5 (Prop_lut5_I1_O)        0.124   120.362 r  play_tama_time/tama_life/tama_stage[0]_i_1/O
                         net (fo=1, routed)           0.860   121.222    play_tama_time/tama_life/tama_stage[0]_i_1_n_0
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.488   121.544    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/C
                         clock pessimism              0.395   121.939    
                         clock uncertainty           -0.214   121.725    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)       -0.067   121.658    play_tama_time/tama_life/tama_stage_reg[0]
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -121.222    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/load_now_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.247ns  (logic 0.718ns (31.954%)  route 1.529ns (68.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          1.529   121.018    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT4 (Prop_lut4_I1_O)        0.299   121.317 r  play_tama_time/sd_turnaround/load_now_i_1/O
                         net (fo=1, routed)           0.000   121.317    play_tama_time/sd_turnaround/load_now_i_1_n_0
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/sd_turnaround/clk_out1
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.214   121.728    
    SLICE_X40Y120        FDRE (Setup_fdre_C_D)        0.029   121.757    play_tama_time/sd_turnaround/load_now_reg
  -------------------------------------------------------------------
                         required time                        121.757    
                         arrival time                        -121.317    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/poop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/poop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.238ns  (logic 0.704ns (31.451%)  route 1.534ns (68.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 119.076 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.616   119.076    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y116        FDRE                                         r  play_tama_time/sd_turnaround/poop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.456   119.532 r  play_tama_time/sd_turnaround/poop_out_reg/Q
                         net (fo=1, routed)           0.843   120.375    play_tama_time/sd_turnaround/poop_SD
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.124   120.499 r  play_tama_time/sd_turnaround/poop_i_2/O
                         net (fo=1, routed)           0.691   121.190    play_tama_time/sd_turnaround/poop_i_2_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.314 r  play_tama_time/sd_turnaround/poop_i_1/O
                         net (fo=1, routed)           0.000   121.314    play_tama_time/statuses/clean_up_time/poop_reg_1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.214   121.732    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)        0.029   121.761    play_tama_time/statuses/clean_up_time/poop_reg
  -------------------------------------------------------------------
                         required time                        121.761    
                         arrival time                        -121.314    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.302ns (47.412%)  route 0.335ns (52.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557    -0.607    play_tama_time/sd_turnaround/clk_out2
    SLICE_X45Y116        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/Q
                         net (fo=1, routed)           0.193    -0.273    play_tama_time/sd_turnaround/tama_time_SD[2]
    SLICE_X45Y115        LUT2 (Prop_lut2_I1_O)        0.049    -0.224 r  play_tama_time/sd_turnaround/sec_counter[2]_i_2/O
                         net (fo=1, routed)           0.142    -0.082    play_tama_time/sd_turnaround/sec_counter[2]_i_2_n_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I0_O)        0.112     0.030 r  play_tama_time/sd_turnaround/sec_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.030    play_tama_time/timely/sec_counter_reg[5]_2[2]
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     0.014    play_tama_time/timely/sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.784%)  route 0.543ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/Q
                         net (fo=1, routed)           0.543     0.095    play_tama_time/sd_turnaround/tama_sprite_SD[2]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.140 r  play_tama_time/sd_turnaround/tama_sprite[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    play_tama_time/tama_life/tama_sprite_reg[2]_1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.039    play_tama_time/tama_life/tama_sprite_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.751%)  route 0.544ns (72.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/Q
                         net (fo=1, routed)           0.544     0.096    play_tama_time/sd_turnaround/tama_sprite_SD[0]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.141 r  play_tama_time/sd_turnaround/tama_sprite[0]_i_1/O
                         net (fo=1, routed)           0.000     0.141    play_tama_time/tama_life/tama_sprite_reg[0]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.120     0.038    play_tama_time/tama_life/tama_sprite_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sick_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/sick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.271ns (35.651%)  route 0.489ns (64.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.556    -0.608    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y117        FDRE                                         r  play_tama_time/sd_turnaround/sick_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  play_tama_time/sd_turnaround/sick_out_reg/Q
                         net (fo=1, routed)           0.255    -0.225    play_tama_time/sd_turnaround/sick_SD
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.098    -0.127 r  play_tama_time/sd_turnaround/sick_i_2/O
                         net (fo=1, routed)           0.234     0.107    play_tama_time/sd_turnaround/sick_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.152 r  play_tama_time/sd_turnaround/sick_i_1/O
                         net (fo=1, routed)           0.000     0.152    play_tama_time/statuses/clean_up_time/sick_reg_1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     0.044    play_tama_time/statuses/clean_up_time/sick_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[1]/Q
                         net (fo=1, routed)           0.553     0.084    play_tama_time/sd_turnaround/happy_SD[1]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/happy[1]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/health_functions/happy_reg[2]_1[1]
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.825    -0.848    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.214    -0.078    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.091     0.013    play_tama_time/statuses/health_functions/happy_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[2]/Q
                         net (fo=1, routed)           0.555     0.085    play_tama_time/sd_turnaround/happy_SD[2]
    SLICE_X37Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.130 r  play_tama_time/sd_turnaround/happy[2]_i_2/O
                         net (fo=1, routed)           0.000     0.130    play_tama_time/statuses/health_functions/happy_reg[2]_1[2]
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.092     0.013    play_tama_time/statuses/health_functions/happy_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/death_count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/death_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.151%)  route 0.554ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y121        FDRE                                         r  play_tama_time/sd_turnaround/death_count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/death_count_out_reg[3]/Q
                         net (fo=1, routed)           0.554     0.084    play_tama_time/sd_turnaround/death_count_SD[3]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/death_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/death_count_reg[3]_0[3]
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.823    -0.850    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X36Y121        FDRE (Hold_fdre_C_D)         0.092     0.012    play_tama_time/statuses/death_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.939%)  route 0.560ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/Q
                         net (fo=1, routed)           0.560     0.089    play_tama_time/sd_turnaround/tama_age_SD[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  play_tama_time/sd_turnaround/tama_age[0]_i_1/O
                         net (fo=1, routed)           0.000     0.134    play_tama_time/timely/tama_age_reg[4]_6[0]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.092     0.011    play_tama_time/timely/tama_age_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.964%)  route 0.559ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/Q
                         net (fo=1, routed)           0.559     0.088    play_tama_time/sd_turnaround/tama_age_SD[2]
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.133 r  play_tama_time/sd_turnaround/tama_age[2]_i_1/O
                         net (fo=1, routed)           0.000     0.133    play_tama_time/timely/tama_age_reg[4]_6[2]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.091     0.010    play_tama_time/timely/tama_age_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (26.992%)  route 0.565ns (73.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/Q
                         net (fo=1, routed)           0.565     0.117    play_tama_time/sd_turnaround/tama_sprite_SD[1]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  play_tama_time/sd_turnaround/tama_sprite[1]_i_1/O
                         net (fo=1, routed)           0.000     0.162    play_tama_time/tama_life/tama_sprite_reg[1]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.039    play_tama_time/tama_life/tama_sprite_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 play_tama_time/RNG_latch/latched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/RNG_latch/clk_out1
    SLICE_X49Y117        FDRE                                         r  play_tama_time/RNG_latch/latched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/RNG_latch/latched_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.411    play_tama_time/timely/data_reg[20][0]
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.366 r  play_tama_time/timely/data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    play_tama_time/p_0_in[20]
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.850    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.079    -0.518    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092    -0.426    play_tama_time/data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 play_tama_time/dbjump/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/dbjump/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/dbjump/clk_out1
    SLICE_X32Y108        FDRE                                         r  play_tama_time/dbjump/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/dbjump/new_input_reg/Q
                         net (fo=2, routed)           0.097    -0.362    play_tama_time/dbjump/new_input
    SLICE_X33Y108        LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  play_tama_time/dbjump/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.317    play_tama_time/dbjump/clean_out_i_1_n_0
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/dbjump/clk_out1
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.079    -0.508    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.091    -0.417    play_tama_time/dbjump/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.561    -0.603    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.372    play_tama_time/statuses/clean_up_time/med_bcount_reg_n_0_[0]
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.243 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.243    play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3_n_6
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.833    -0.840    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.079    -0.524    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.134    -0.390    play_tama_time/statuses/clean_up_time/med_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/bath_dcount_reg_n_0_[0]
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3_n_6
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.105    -0.417    play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/med_dcount_reg_n_0_[0]
    SLICE_X35Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3_n_6
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.105    -0.417    play_tama_time/statuses/clean_up_time/med_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/play_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.250ns (66.813%)  route 0.124ns (33.187%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/statuses/health_functions/sleep_reg/Q
                         net (fo=13, routed)          0.124    -0.345    play_tama_time/statuses/health_functions/sleep_reg_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.045    -0.300 r  play_tama_time/statuses/health_functions/play_counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    play_tama_time/statuses/health_functions/play_counter[0]_i_5_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.236 r  play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.236    play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3_n_4
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.079    -0.518    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.134    -0.384    play_tama_time/statuses/health_functions/play_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_tama_time/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.091%)  route 0.151ns (37.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/data_reg[20]/Q
                         net (fo=4, routed)           0.151    -0.318    play_tama_time/display/Q[12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  play_tama_time/display/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    play_tama_time/display/seg_out[2]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.211 r  play_tama_time/display/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    play_tama_time/display/seg_out_reg[2]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/display/clk_out1
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134    -0.363    play_tama_time/display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.806%)  route 0.153ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/tama_life/clk_out1
    SLICE_X40Y119        FDRE                                         r  play_tama_time/tama_life/tama_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/tama_life/tama_reset_reg/Q
                         net (fo=22, routed)          0.153    -0.316    play_tama_time/sd_turnaround/tama_reset
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  play_tama_time/sd_turnaround/sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.271    play_tama_time/statuses/health_functions/sleep_reg_1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.092    -0.425    play_tama_time/statuses/health_functions/sleep_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.383    play_tama_time/statuses/clean_up_time/bath_bcount_reg_n_0_[0]
    SLICE_X32Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.259 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.259    play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3_n_6
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.079    -0.521    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.105    -0.416    play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 play_tama_time/timely/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.560    -0.604    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  play_tama_time/timely/cycle_counter_reg[0]/Q
                         net (fo=4, routed)           0.076    -0.387    play_tama_time/timely/cycle_counter_reg[0]
    SLICE_X40Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.263 r  play_tama_time/timely/cycle_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.263    play_tama_time/timely/cycle_counter_reg[0]_i_2_n_6
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.832    -0.841    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
                         clock pessimism              0.237    -0.604    
                         clock uncertainty            0.079    -0.525    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.105    -0.420    play_tama_time/timely/cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.515ns  (logic 0.704ns (27.990%)  route 1.811ns (72.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 121.542 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 119.059 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.599   119.059    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X45Y124        FDRE                                         r  play_tama_time/sd_turnaround/sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.456   119.515 r  play_tama_time/sd_turnaround/sd/state_reg[4]/Q
                         net (fo=52, routed)          1.088   120.603    play_tama_time/sd_turnaround/sd/sd_cont_status[4]
    SLICE_X47Y119        LUT4 (Prop_lut4_I0_O)        0.124   120.727 r  play_tama_time/sd_turnaround/sd/data[12]_i_2/O
                         net (fo=1, routed)           0.724   121.450    play_tama_time/RNG_latch/data_reg[12]
    SLICE_X48Y119        LUT5 (Prop_lut5_I2_O)        0.124   121.574 r  play_tama_time/RNG_latch/data[12]_i_1/O
                         net (fo=1, routed)           0.000   121.574    play_tama_time/p_0_in[12]
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.486   121.542    play_tama_time/clk_out1
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/C
                         clock pessimism              0.395   121.937    
                         clock uncertainty           -0.211   121.726    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.032   121.758    play_tama_time/data_reg[12]
  -------------------------------------------------------------------
                         required time                        121.758    
                         arrival time                        -121.574    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.437ns  (logic 0.704ns (28.886%)  route 1.733ns (71.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 121.541 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/Q
                         net (fo=18, routed)          0.943   120.469    play_tama_time/sd_turnaround/state__0[3]
    SLICE_X39Y121        LUT2 (Prop_lut2_I0_O)        0.124   120.593 f  play_tama_time/sd_turnaround/data[1]_i_2/O
                         net (fo=2, routed)           0.790   121.383    play_tama_time/sd_turnaround/data[1]_i_2_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.124   121.507 r  play_tama_time/sd_turnaround/data[1]_i_1/O
                         net (fo=1, routed)           0.000   121.507    play_tama_time/sd_turnaround_n_44
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.485   121.541    play_tama_time/clk_out1
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/C
                         clock pessimism              0.395   121.936    
                         clock uncertainty           -0.211   121.725    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.032   121.757    play_tama_time/data_reg[1]
  -------------------------------------------------------------------
                         required time                        121.757    
                         arrival time                        -121.507    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.422ns  (logic 0.842ns (34.767%)  route 1.580ns (65.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.987   120.476    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.299   120.775 r  play_tama_time/sd_turnaround/data[4]_i_4/O
                         net (fo=1, routed)           0.593   121.368    play_tama_time/icons/data[4]_i_4_n_0_alias
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124   121.492 r  play_tama_time/icons/data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   121.492    play_tama_time/p_0_in[4]
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.211   121.731    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.032   121.763    play_tama_time/data_reg[4]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.492    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.418ns  (logic 0.842ns (34.821%)  route 1.576ns (65.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.864   120.353    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X41Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.652 r  play_tama_time/sd_turnaround/data[0]_i_4/O
                         net (fo=1, routed)           0.712   121.364    play_tama_time/statuses/clean_up_time/data_reg[0]_0
    SLICE_X40Y118        LUT5 (Prop_lut5_I2_O)        0.124   121.488 r  play_tama_time/statuses/clean_up_time/data[0]_i_1/O
                         net (fo=1, routed)           0.000   121.488    play_tama_time/p_0_in[0]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.211   121.732    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.031   121.763    play_tama_time/data_reg[0]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.488    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.397ns  (logic 0.842ns (35.125%)  route 1.555ns (64.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.941   120.430    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.729 r  play_tama_time/sd_turnaround/data[2]_i_3/O
                         net (fo=1, routed)           0.614   121.343    play_tama_time/icons/data_reg[2]
    SLICE_X40Y118        LUT5 (Prop_lut5_I4_O)        0.124   121.467 r  play_tama_time/icons/data[2]_i_1/O
                         net (fo=1, routed)           0.000   121.467    play_tama_time/p_0_in[2]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.211   121.732    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.029   121.761    play_tama_time/data_reg[2]
  -------------------------------------------------------------------
                         required time                        121.761    
                         arrival time                        -121.467    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.420ns  (logic 0.704ns (29.096%)  route 1.716ns (70.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 119.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.614   119.074    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y117        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.456   119.530 r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/Q
                         net (fo=1, routed)           0.861   120.391    play_tama_time/sd_turnaround/tama_time_SD[4]
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.124   120.515 r  play_tama_time/sd_turnaround/sec_counter[4]_i_2/O
                         net (fo=1, routed)           0.854   121.369    play_tama_time/sd_turnaround/sec_counter[4]_i_2_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.493 r  play_tama_time/sd_turnaround/sec_counter[4]_i_1/O
                         net (fo=1, routed)           0.000   121.493    play_tama_time/timely/sec_counter_reg[5]_2[4]
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.211   121.735    
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.081   121.816    play_tama_time/timely/sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        121.816    
                         arrival time                        -121.493    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.227%)  route 1.625ns (69.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 121.550 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y120        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/Q
                         net (fo=1, routed)           0.864   120.390    play_tama_time/sd_turnaround/tama_time_SD[1]
    SLICE_X41Y120        LUT2 (Prop_lut2_I1_O)        0.124   120.514 r  play_tama_time/sd_turnaround/sec_counter[1]_i_2/O
                         net (fo=1, routed)           0.761   121.275    play_tama_time/sd_turnaround/sec_counter[1]_i_2_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.124   121.399 r  play_tama_time/sd_turnaround/sec_counter[1]_i_1/O
                         net (fo=1, routed)           0.000   121.399    play_tama_time/timely/sec_counter_reg[5]_2[1]
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.494   121.550    play_tama_time/timely/clk_out1
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/C
                         clock pessimism              0.395   121.945    
                         clock uncertainty           -0.211   121.734    
    SLICE_X40Y117        FDRE (Setup_fdre_C_D)        0.029   121.763    play_tama_time/timely/sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.399    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.896%)  route 1.576ns (73.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 121.544 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 119.066 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.606   119.066    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456   119.522 r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/Q
                         net (fo=1, routed)           0.716   120.238    play_tama_time/tama_life/tama_stage_reg[2]_4[0]
    SLICE_X36Y123        LUT5 (Prop_lut5_I1_O)        0.124   120.362 r  play_tama_time/tama_life/tama_stage[0]_i_1/O
                         net (fo=1, routed)           0.860   121.222    play_tama_time/tama_life/tama_stage[0]_i_1_n_0
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.488   121.544    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/C
                         clock pessimism              0.395   121.939    
                         clock uncertainty           -0.211   121.728    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)       -0.067   121.661    play_tama_time/tama_life/tama_stage_reg[0]
  -------------------------------------------------------------------
                         required time                        121.661    
                         arrival time                        -121.222    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/load_now_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.247ns  (logic 0.718ns (31.954%)  route 1.529ns (68.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          1.529   121.018    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT4 (Prop_lut4_I1_O)        0.299   121.317 r  play_tama_time/sd_turnaround/load_now_i_1/O
                         net (fo=1, routed)           0.000   121.317    play_tama_time/sd_turnaround/load_now_i_1_n_0
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/sd_turnaround/clk_out1
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.211   121.731    
    SLICE_X40Y120        FDRE (Setup_fdre_C_D)        0.029   121.760    play_tama_time/sd_turnaround/load_now_reg
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.317    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/poop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/poop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.238ns  (logic 0.704ns (31.451%)  route 1.534ns (68.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 119.076 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.616   119.076    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y116        FDRE                                         r  play_tama_time/sd_turnaround/poop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.456   119.532 r  play_tama_time/sd_turnaround/poop_out_reg/Q
                         net (fo=1, routed)           0.843   120.375    play_tama_time/sd_turnaround/poop_SD
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.124   120.499 r  play_tama_time/sd_turnaround/poop_i_2/O
                         net (fo=1, routed)           0.691   121.190    play_tama_time/sd_turnaround/poop_i_2_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.314 r  play_tama_time/sd_turnaround/poop_i_1/O
                         net (fo=1, routed)           0.000   121.314    play_tama_time/statuses/clean_up_time/poop_reg_1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.211   121.735    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)        0.029   121.764    play_tama_time/statuses/clean_up_time/poop_reg
  -------------------------------------------------------------------
                         required time                        121.764    
                         arrival time                        -121.314    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.302ns (47.412%)  route 0.335ns (52.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557    -0.607    play_tama_time/sd_turnaround/clk_out2
    SLICE_X45Y116        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/Q
                         net (fo=1, routed)           0.193    -0.273    play_tama_time/sd_turnaround/tama_time_SD[2]
    SLICE_X45Y115        LUT2 (Prop_lut2_I1_O)        0.049    -0.224 r  play_tama_time/sd_turnaround/sec_counter[2]_i_2/O
                         net (fo=1, routed)           0.142    -0.082    play_tama_time/sd_turnaround/sec_counter[2]_i_2_n_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I0_O)        0.112     0.030 r  play_tama_time/sd_turnaround/sec_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.030    play_tama_time/timely/sec_counter_reg[5]_2[2]
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     0.011    play_tama_time/timely/sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.784%)  route 0.543ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/Q
                         net (fo=1, routed)           0.543     0.095    play_tama_time/sd_turnaround/tama_sprite_SD[2]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.140 r  play_tama_time/sd_turnaround/tama_sprite[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    play_tama_time/tama_life/tama_sprite_reg[2]_1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.036    play_tama_time/tama_life/tama_sprite_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.751%)  route 0.544ns (72.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/Q
                         net (fo=1, routed)           0.544     0.096    play_tama_time/sd_turnaround/tama_sprite_SD[0]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.141 r  play_tama_time/sd_turnaround/tama_sprite[0]_i_1/O
                         net (fo=1, routed)           0.000     0.141    play_tama_time/tama_life/tama_sprite_reg[0]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.120     0.035    play_tama_time/tama_life/tama_sprite_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sick_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/sick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.271ns (35.651%)  route 0.489ns (64.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.556    -0.608    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y117        FDRE                                         r  play_tama_time/sd_turnaround/sick_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  play_tama_time/sd_turnaround/sick_out_reg/Q
                         net (fo=1, routed)           0.255    -0.225    play_tama_time/sd_turnaround/sick_SD
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.098    -0.127 r  play_tama_time/sd_turnaround/sick_i_2/O
                         net (fo=1, routed)           0.234     0.107    play_tama_time/sd_turnaround/sick_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.152 r  play_tama_time/sd_turnaround/sick_i_1/O
                         net (fo=1, routed)           0.000     0.152    play_tama_time/statuses/clean_up_time/sick_reg_1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     0.041    play_tama_time/statuses/clean_up_time/sick_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[1]/Q
                         net (fo=1, routed)           0.553     0.084    play_tama_time/sd_turnaround/happy_SD[1]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/happy[1]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/health_functions/happy_reg[2]_1[1]
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.825    -0.848    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.091     0.010    play_tama_time/statuses/health_functions/happy_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[2]/Q
                         net (fo=1, routed)           0.555     0.085    play_tama_time/sd_turnaround/happy_SD[2]
    SLICE_X37Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.130 r  play_tama_time/sd_turnaround/happy[2]_i_2/O
                         net (fo=1, routed)           0.000     0.130    play_tama_time/statuses/health_functions/happy_reg[2]_1[2]
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.211    -0.082    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.092     0.010    play_tama_time/statuses/health_functions/happy_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/death_count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/death_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.151%)  route 0.554ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y121        FDRE                                         r  play_tama_time/sd_turnaround/death_count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/death_count_out_reg[3]/Q
                         net (fo=1, routed)           0.554     0.084    play_tama_time/sd_turnaround/death_count_SD[3]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/death_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/death_count_reg[3]_0[3]
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.823    -0.850    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X36Y121        FDRE (Hold_fdre_C_D)         0.092     0.009    play_tama_time/statuses/death_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.939%)  route 0.560ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/Q
                         net (fo=1, routed)           0.560     0.089    play_tama_time/sd_turnaround/tama_age_SD[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  play_tama_time/sd_turnaround/tama_age[0]_i_1/O
                         net (fo=1, routed)           0.000     0.134    play_tama_time/timely/tama_age_reg[4]_6[0]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.092     0.008    play_tama_time/timely/tama_age_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.964%)  route 0.559ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/Q
                         net (fo=1, routed)           0.559     0.088    play_tama_time/sd_turnaround/tama_age_SD[2]
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.133 r  play_tama_time/sd_turnaround/tama_age[2]_i_1/O
                         net (fo=1, routed)           0.000     0.133    play_tama_time/timely/tama_age_reg[4]_6[2]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.091     0.007    play_tama_time/timely/tama_age_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (26.992%)  route 0.565ns (73.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/Q
                         net (fo=1, routed)           0.565     0.117    play_tama_time/sd_turnaround/tama_sprite_SD[1]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  play_tama_time/sd_turnaround/tama_sprite[1]_i_1/O
                         net (fo=1, routed)           0.000     0.162    play_tama_time/tama_life/tama_sprite_reg[1]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.036    play_tama_time/tama_life/tama_sprite_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/clean_up_time/poop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/poop_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.155ns  (logic 0.456ns (21.159%)  route 1.699ns (78.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 75.998 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.615    75.998    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.456    76.454 r  play_tama_time/statuses/clean_up_time/poop_reg/Q
                         net (fo=9, routed)           1.699    78.153    play_tama_time/sd_turnaround/poop_hold_reg_0
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.081    78.569    play_tama_time/sd_turnaround/poop_hold_reg
  -------------------------------------------------------------------
                         required time                         78.569    
                         arrival time                         -78.153    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.136%)  route 1.701ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 75.993 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.610    75.993    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.456    76.449 r  play_tama_time/statuses/death_count_reg[4]/Q
                         net (fo=20, routed)          1.701    78.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[4]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.214    78.648    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.061    78.587    play_tama_time/sd_turnaround/death_count_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.150    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.694%)  route 1.668ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 78.466 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.518    76.507 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           1.668    78.175    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.487    78.466    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.395    78.861    
                         clock uncertainty           -0.214    78.647    
    SLICE_X42Y121        FDRE (Setup_fdre_C_D)       -0.028    78.619    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.619    
                         arrival time                         -78.175    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.196%)  route 1.695ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 75.992 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.609    75.992    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    76.448 r  play_tama_time/timely/tama_age_reg[1]/Q
                         net (fo=14, routed)          1.695    78.143    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[1]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.061    78.589    play_tama_time/sd_turnaround/tama_age_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.589    
                         arrival time                         -78.143    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.129%)  route 1.702ns (78.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 75.988 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.605    75.988    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456    76.444 r  play_tama_time/timely/tama_age_reg[3]/Q
                         net (fo=14, routed)          1.702    78.146    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[3]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.058    78.592    play_tama_time/sd_turnaround/tama_age_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         78.592    
                         arrival time                         -78.146    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 78.463 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    76.445 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         1.685    78.130    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]_0
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.484    78.463    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                         clock pessimism              0.395    78.858    
                         clock uncertainty           -0.214    78.644    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.061    78.583    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.130    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.405%)  route 1.674ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/statuses/health_functions/hunger_reg[2]/Q
                         net (fo=10, routed)          1.674    78.125    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[2]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.067    78.583    play_tama_time/sd_turnaround/hunger_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.125    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 75.990 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.607    75.990    play_tama_time/tama_life/clk_out1
    SLICE_X35Y122        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.456    76.446 r  play_tama_time/tama_life/tama_stage_reg[2]/Q
                         net (fo=102, routed)         1.693    78.139    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]_0
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.214    78.645    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)       -0.047    78.598    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.598    
                         arrival time                         -78.139    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.463%)  route 1.669ns (78.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 75.994 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.611    75.994    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.456    76.450 r  play_tama_time/statuses/death_count_reg[0]/Q
                         net (fo=22, routed)          1.669    78.119    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[0]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.214    78.648    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.067    78.581    play_tama_time/sd_turnaround/death_count_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.581    
                         arrival time                         -78.119    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.457%)  route 1.669ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          1.669    78.120    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.214    78.645    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)       -0.062    78.583    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.120    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/death_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.575%)  route 0.618ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/statuses/death_count_reg[1]/Q
                         net (fo=23, routed)          0.618     0.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[1]
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825    -0.848    play_tama_time/sd_turnaround/clk_out2
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.214    -0.078    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.061    -0.017    play_tama_time/sd_turnaround/death_count_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.329%)  route 0.605ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[1]/Q
                         net (fo=3, routed)           0.605     0.158    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[1]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.020    play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.093%)  route 0.613ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[1]/Q
                         net (fo=10, routed)          0.613     0.168    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[1]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.214    -0.085    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.066    -0.019    play_tama_time/sd_turnaround/hunger_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.151%)  route 0.636ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/timely/clk_out1
    SLICE_X41Y118        FDRE                                         r  play_tama_time/timely/sec_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/timely/sec_counter_reg[5]/Q
                         net (fo=11, routed)          0.636     0.168    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[5]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.053    -0.030    play_tama_time/sd_turnaround/tama_time_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.954%)  route 0.619ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.557    -0.607    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  play_tama_time/timely/sec_counter_reg[4]/Q
                         net (fo=12, routed)          0.619     0.175    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[4]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.060    -0.023    play_tama_time/sd_turnaround/tama_time_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.558    -0.606    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          0.654     0.189    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.214    -0.084    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.071    -0.013    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 play_tama_time/icons/sound_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/sound_off_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.630%)  route 0.659ns (82.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.556    -0.608    play_tama_time/icons/clk_out1
    SLICE_X35Y119        FDRE                                         r  play_tama_time/icons/sound_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  play_tama_time/icons/sound_off_reg/Q
                         net (fo=3, routed)           0.659     0.192    play_tama_time/sd_turnaround/sound_off_hold_reg_0
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.821    -0.852    play_tama_time/sd_turnaround/clk_out2
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.070    -0.012    play_tama_time/sd_turnaround/sound_off_hold_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.625%)  route 0.631ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           0.631     0.184    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.020    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 play_tama_time/timely/tama_age_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.486%)  route 0.665ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.552    -0.612    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/timely/tama_age_reg[4]/Q
                         net (fo=13, routed)          0.665     0.194    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[4]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.214    -0.085    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.072    -0.013    play_tama_time/sd_turnaround/tama_age_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.045%)  route 0.615ns (78.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[0]/Q
                         net (fo=11, routed)          0.615     0.170    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[0]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.214    -0.084    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.046    -0.038    play_tama_time/sd_turnaround/hunger_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/clean_up_time/poop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/poop_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.155ns  (logic 0.456ns (21.159%)  route 1.699ns (78.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 75.998 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.615    75.998    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.456    76.454 r  play_tama_time/statuses/clean_up_time/poop_reg/Q
                         net (fo=9, routed)           1.699    78.153    play_tama_time/sd_turnaround/poop_hold_reg_0
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.081    78.569    play_tama_time/sd_turnaround/poop_hold_reg
  -------------------------------------------------------------------
                         required time                         78.569    
                         arrival time                         -78.153    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.136%)  route 1.701ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 75.993 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.610    75.993    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.456    76.449 r  play_tama_time/statuses/death_count_reg[4]/Q
                         net (fo=20, routed)          1.701    78.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[4]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.214    78.648    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.061    78.587    play_tama_time/sd_turnaround/death_count_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.150    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.694%)  route 1.668ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 78.466 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.518    76.507 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           1.668    78.175    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.487    78.466    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.395    78.861    
                         clock uncertainty           -0.214    78.647    
    SLICE_X42Y121        FDRE (Setup_fdre_C_D)       -0.028    78.619    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.619    
                         arrival time                         -78.175    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.196%)  route 1.695ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 75.992 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.609    75.992    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    76.448 r  play_tama_time/timely/tama_age_reg[1]/Q
                         net (fo=14, routed)          1.695    78.143    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[1]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.061    78.589    play_tama_time/sd_turnaround/tama_age_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.589    
                         arrival time                         -78.143    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.129%)  route 1.702ns (78.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 75.988 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.605    75.988    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456    76.444 r  play_tama_time/timely/tama_age_reg[3]/Q
                         net (fo=14, routed)          1.702    78.146    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[3]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.058    78.592    play_tama_time/sd_turnaround/tama_age_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         78.592    
                         arrival time                         -78.146    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 78.463 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    76.445 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         1.685    78.130    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]_0
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.484    78.463    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                         clock pessimism              0.395    78.858    
                         clock uncertainty           -0.214    78.644    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.061    78.583    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.130    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.405%)  route 1.674ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/statuses/health_functions/hunger_reg[2]/Q
                         net (fo=10, routed)          1.674    78.125    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[2]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.214    78.650    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.067    78.583    play_tama_time/sd_turnaround/hunger_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.125    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 75.990 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.607    75.990    play_tama_time/tama_life/clk_out1
    SLICE_X35Y122        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.456    76.446 r  play_tama_time/tama_life/tama_stage_reg[2]/Q
                         net (fo=102, routed)         1.693    78.139    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]_0
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.214    78.645    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)       -0.047    78.598    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.598    
                         arrival time                         -78.139    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.463%)  route 1.669ns (78.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 75.994 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.611    75.994    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.456    76.450 r  play_tama_time/statuses/death_count_reg[0]/Q
                         net (fo=22, routed)          1.669    78.119    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[0]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.214    78.648    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.067    78.581    play_tama_time/sd_turnaround/death_count_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.581    
                         arrival time                         -78.119    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.457%)  route 1.669ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          1.669    78.120    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.214    78.645    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)       -0.062    78.583    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.583    
                         arrival time                         -78.120    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/death_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.575%)  route 0.618ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/statuses/death_count_reg[1]/Q
                         net (fo=23, routed)          0.618     0.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[1]
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825    -0.848    play_tama_time/sd_turnaround/clk_out2
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.214    -0.078    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.061    -0.017    play_tama_time/sd_turnaround/death_count_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.329%)  route 0.605ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[1]/Q
                         net (fo=3, routed)           0.605     0.158    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[1]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.020    play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.093%)  route 0.613ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[1]/Q
                         net (fo=10, routed)          0.613     0.168    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[1]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.214    -0.085    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.066    -0.019    play_tama_time/sd_turnaround/hunger_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.151%)  route 0.636ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/timely/clk_out1
    SLICE_X41Y118        FDRE                                         r  play_tama_time/timely/sec_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/timely/sec_counter_reg[5]/Q
                         net (fo=11, routed)          0.636     0.168    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[5]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.053    -0.030    play_tama_time/sd_turnaround/tama_time_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.954%)  route 0.619ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.557    -0.607    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  play_tama_time/timely/sec_counter_reg[4]/Q
                         net (fo=12, routed)          0.619     0.175    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[4]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.060    -0.023    play_tama_time/sd_turnaround/tama_time_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.558    -0.606    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          0.654     0.189    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.214    -0.084    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.071    -0.013    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 play_tama_time/icons/sound_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/sound_off_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.630%)  route 0.659ns (82.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.556    -0.608    play_tama_time/icons/clk_out1
    SLICE_X35Y119        FDRE                                         r  play_tama_time/icons/sound_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  play_tama_time/icons/sound_off_reg/Q
                         net (fo=3, routed)           0.659     0.192    play_tama_time/sd_turnaround/sound_off_hold_reg_0
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.821    -0.852    play_tama_time/sd_turnaround/clk_out2
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.070    -0.012    play_tama_time/sd_turnaround/sound_off_hold_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.625%)  route 0.631ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           0.631     0.184    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.214    -0.083    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.020    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 play_tama_time/timely/tama_age_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.486%)  route 0.665ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.552    -0.612    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/timely/tama_age_reg[4]/Q
                         net (fo=13, routed)          0.665     0.194    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[4]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.214    -0.085    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.072    -0.013    play_tama_time/sd_turnaround/tama_age_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.045%)  route 0.615ns (78.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[0]/Q
                         net (fo=11, routed)          0.615     0.170    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[0]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.214    -0.084    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.046    -0.038    play_tama_time/sd_turnaround/hunger_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[53]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[41]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[49]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.053    -0.422    play_tama_time/sd_turnaround/sd/cmd_out[43]
    SLICE_X49Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.377 r  play_tama_time/sd_turnaround/sd/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    play_tama_time/sd_turnaround/sd/cmd_out_0[44]
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.094    -0.509    
    SLICE_X49Y126        FDRE (Hold_fdre_C_D)         0.092    -0.417    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.549    -0.615    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X43Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.387    play_tama_time/sd_turnaround/sd/data_sig[1]
    SLICE_X42Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.342 r  play_tama_time/sd_turnaround/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    play_tama_time/sd_turnaround/sd/data_sig[2]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.094    -0.508    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.120    -0.388    play_tama_time/sd_turnaround/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.547    -0.617    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/Q
                         net (fo=1, routed)           0.107    -0.369    play_tama_time/sd_turnaround/sd/cmd_out[53]
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815    -0.858    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.094    -0.510    
    SLICE_X48Y125        FDSE (Hold_fdse_C_D)         0.075    -0.435    play_tama_time/sd_turnaround/sd/cmd_out_reg[54]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.724%)  route 0.097ns (34.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.374    play_tama_time/sd_turnaround/tama_time_hold[0]
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  play_tama_time/sd_turnaround/din[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    play_tama_time/sd_turnaround/din[0]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.094    -0.505    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.092    -0.413    play_tama_time/sd_turnaround/din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/Q
                         net (fo=1, routed)           0.098    -0.377    play_tama_time/sd_turnaround/sd/cmd_out[41]
    SLICE_X48Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  play_tama_time/sd_turnaround/sd/cmd_out[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    play_tama_time/sd_turnaround/sd/cmd_out_0[42]
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.094    -0.509    
    SLICE_X48Y126        FDRE (Hold_fdre_C_D)         0.092    -0.417    play_tama_time/sd_turnaround/sd/cmd_out_reg[42]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.088%)  route 0.141ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[2]/Q
                         net (fo=4, routed)           0.141    -0.333    play_tama_time/sd_turnaround/sd_n_22
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.063    -0.422    play_tama_time/sd_turnaround/tama_sprite_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.336    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.059    -0.426    play_tama_time/sd_turnaround/tama_sprite_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.368    play_tama_time/sd_turnaround/in8[1]
    SLICE_X43Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  play_tama_time/sd_turnaround/din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    play_tama_time/sd_turnaround/din[1]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.094    -0.505    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.091    -0.414    play_tama_time/sd_turnaround/din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.370%)  route 0.151ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.151    -0.323    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.094    -0.484    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.070    -0.414    play_tama_time/sd_turnaround/tama_stage_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.055%)  route 0.135ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.338    play_tama_time/sd_turnaround/sd_n_23
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.052    -0.433    play_tama_time/sd_turnaround/tama_sprite_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[4]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[5]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[6]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.357ns (40.363%)  route 3.482ns (59.637%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.863 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.863     4.920    play_tama_time/timely/sec_counter
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.499    13.863    play_tama_time/timely/clk_out1
    SLICE_X40Y111        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[7]/C
                         clock pessimism              0.577    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    13.931    play_tama_time/timely/cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[20]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[21]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[22]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 play_tama_time/timely/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.357ns (40.438%)  route 3.472ns (59.562%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.621    -0.919    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  play_tama_time/timely/cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.456    -0.007    play_tama_time/timely/cycle_counter_reg[1]
    SLICE_X41Y110        LUT2 (Prop_lut2_I0_O)        0.124     0.117 r  play_tama_time/timely/sec_counter[5]_i_21/O
                         net (fo=1, routed)           0.000     0.117    play_tama_time/timely/sec_counter[5]_i_21_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.667 r  play_tama_time/timely/sec_counter_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.667    play_tama_time/timely/sec_counter_reg[5]_i_19_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.781 r  play_tama_time/timely/sec_counter_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.781    play_tama_time/timely/sec_counter_reg[5]_i_18_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.895 r  play_tama_time/timely/sec_counter_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.895    play_tama_time/timely/sec_counter_reg[5]_i_17_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.009 r  play_tama_time/timely/sec_counter_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.009    play_tama_time/timely/sec_counter_reg[5]_i_13_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.343 r  play_tama_time/timely/sec_counter_reg[5]_i_16/O[1]
                         net (fo=1, routed)           0.805     2.148    play_tama_time/timely/cycle_counter2[17]
    SLICE_X39Y114        LUT4 (Prop_lut4_I1_O)        0.303     2.451 f  play_tama_time/timely/sec_counter[5]_i_12/O
                         net (fo=1, routed)           0.433     2.884    play_tama_time/timely/sec_counter[5]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  play_tama_time/timely/sec_counter[5]_i_3/O
                         net (fo=8, routed)           0.925     3.933    play_tama_time/tama_life/sec_counter_reg[5]
    SLICE_X42Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.057 r  play_tama_time/tama_life/sec_counter[5]_i_1/O
                         net (fo=32, routed)          0.852     4.910    play_tama_time/timely/sec_counter
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.496    13.860    play_tama_time/timely/clk_out1
    SLICE_X40Y115        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[23]/C
                         clock pessimism              0.577    14.437    
                         clock uncertainty           -0.079    14.357    
    SLICE_X40Y115        FDRE (Setup_fdre_C_R)       -0.429    13.928    play_tama_time/timely/cycle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[4]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/food_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.447ns (24.943%)  route 4.354ns (75.057%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    -0.934    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         2.175     1.697    play_tama_time/tama_life/tama_stage_reg[1]_0
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.124     1.821 r  play_tama_time/tama_life/hunger_penalty0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.821    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_1[0]
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.222 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.222    play_tama_time/statuses/health_functions/hunger_penalty0_carry_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.336 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.336    play_tama_time/statuses/health_functions/hunger_penalty0_carry__0_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.450 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.450    play_tama_time/statuses/health_functions/hunger_penalty0_carry__1_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  play_tama_time/statuses/health_functions/hunger_penalty0_carry__2/CO[3]
                         net (fo=2, routed)           0.962     3.526    play_tama_time/statuses/health_functions/hunger_penalty0_carry__2_n_0
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124     3.650 r  play_tama_time/statuses/health_functions/food_counter[0]_i_1/O
                         net (fo=31, routed)          1.217     4.867    play_tama_time/statuses/health_functions/food_counter[0]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.493    13.857    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X44Y115        FDRE                                         r  play_tama_time/statuses/health_functions/food_counter_reg[5]/C
                         clock pessimism              0.560    14.417    
                         clock uncertainty           -0.079    14.337    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    13.908    play_tama_time/statuses/health_functions/food_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  9.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 play_tama_time/RNG_latch/latched_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/RNG_latch/clk_out1
    SLICE_X49Y117        FDRE                                         r  play_tama_time/RNG_latch/latched_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/RNG_latch/latched_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.411    play_tama_time/timely/data_reg[20][0]
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.366 r  play_tama_time/timely/data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    play_tama_time/p_0_in[20]
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.850    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.079    -0.518    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092    -0.426    play_tama_time/data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 play_tama_time/dbjump/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/dbjump/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/dbjump/clk_out1
    SLICE_X32Y108        FDRE                                         r  play_tama_time/dbjump/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/dbjump/new_input_reg/Q
                         net (fo=2, routed)           0.097    -0.362    play_tama_time/dbjump/new_input
    SLICE_X33Y108        LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  play_tama_time/dbjump/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.317    play_tama_time/dbjump/clean_out_i_1_n_0
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/dbjump/clk_out1
    SLICE_X33Y108        FDRE                                         r  play_tama_time/dbjump/clean_out_reg/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.079    -0.508    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.091    -0.417    play_tama_time/dbjump/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.561    -0.603    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.372    play_tama_time/statuses/clean_up_time/med_bcount_reg_n_0_[0]
    SLICE_X38Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.243 r  play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.243    play_tama_time/statuses/clean_up_time/med_bcount_reg[0]_i_3_n_6
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.833    -0.840    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_bcount_reg[1]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.079    -0.524    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.134    -0.390    play_tama_time/statuses/clean_up_time/med_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/bath_dcount_reg_n_0_[0]
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/bath_dcount_reg[0]_i_3_n_6
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X31Y110        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.105    -0.417    play_tama_time/statuses/clean_up_time/bath_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.563    -0.601    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.393    play_tama_time/statuses/clean_up_time/med_dcount_reg_n_0_[0]
    SLICE_X35Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.269 r  play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.269    play_tama_time/statuses/clean_up_time/med_dcount_reg[0]_i_3_n_6
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.834    -0.839    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X35Y108        FDRE                                         r  play_tama_time/statuses/clean_up_time/med_dcount_reg[1]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.105    -0.417    play_tama_time/statuses/clean_up_time/med_dcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/play_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.250ns (66.813%)  route 0.124ns (33.187%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/statuses/health_functions/sleep_reg/Q
                         net (fo=13, routed)          0.124    -0.345    play_tama_time/statuses/health_functions/sleep_reg_0
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.045    -0.300 r  play_tama_time/statuses/health_functions/play_counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    play_tama_time/statuses/health_functions/play_counter[0]_i_5_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.236 r  play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.236    play_tama_time/statuses/health_functions/play_counter_reg[0]_i_3_n_4
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y119        FDRE                                         r  play_tama_time/statuses/health_functions/play_counter_reg[3]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.079    -0.518    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.134    -0.384    play_tama_time/statuses/health_functions/play_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_tama_time/data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.091%)  route 0.151ns (37.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/clk_out1
    SLICE_X48Y117        FDRE                                         r  play_tama_time/data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/data_reg[20]/Q
                         net (fo=4, routed)           0.151    -0.318    play_tama_time/display/Q[12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  play_tama_time/display/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    play_tama_time/display/seg_out[2]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.211 r  play_tama_time/display/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    play_tama_time/display/seg_out_reg[2]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/display/clk_out1
    SLICE_X50Y116        FDRE                                         r  play_tama_time/display/seg_out_reg[2]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134    -0.363    play_tama_time/display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/health_functions/sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.806%)  route 0.153ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.554    -0.610    play_tama_time/tama_life/clk_out1
    SLICE_X40Y119        FDRE                                         r  play_tama_time/tama_life/tama_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  play_tama_time/tama_life/tama_reset_reg/Q
                         net (fo=22, routed)          0.153    -0.316    play_tama_time/sd_turnaround/tama_reset
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  play_tama_time/sd_turnaround/sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.271    play_tama_time/statuses/health_functions/sleep_reg_1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/statuses/health_functions/sleep_reg/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.092    -0.425    play_tama_time/statuses/health_functions/sleep_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.564    -0.600    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.383    play_tama_time/statuses/clean_up_time/bath_bcount_reg_n_0_[0]
    SLICE_X32Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.259 r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.259    play_tama_time/statuses/clean_up_time/bath_bcount_reg[0]_i_3_n_6
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.835    -0.838    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X32Y109        FDRE                                         r  play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.079    -0.521    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.105    -0.416    play_tama_time/statuses/clean_up_time/bath_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 play_tama_time/timely/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/timely/cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.560    -0.604    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  play_tama_time/timely/cycle_counter_reg[0]/Q
                         net (fo=4, routed)           0.076    -0.387    play_tama_time/timely/cycle_counter_reg[0]
    SLICE_X40Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.263 r  play_tama_time/timely/cycle_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.263    play_tama_time/timely/cycle_counter_reg[0]_i_2_n_6
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.832    -0.841    play_tama_time/timely/clk_out1
    SLICE_X40Y110        FDRE                                         r  play_tama_time/timely/cycle_counter_reg[1]/C
                         clock pessimism              0.237    -0.604    
                         clock uncertainty            0.079    -0.525    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.105    -0.420    play_tama_time/timely/cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.515ns  (logic 0.704ns (27.990%)  route 1.811ns (72.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 121.542 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 119.059 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.599   119.059    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X45Y124        FDRE                                         r  play_tama_time/sd_turnaround/sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.456   119.515 r  play_tama_time/sd_turnaround/sd/state_reg[4]/Q
                         net (fo=52, routed)          1.088   120.603    play_tama_time/sd_turnaround/sd/sd_cont_status[4]
    SLICE_X47Y119        LUT4 (Prop_lut4_I0_O)        0.124   120.727 r  play_tama_time/sd_turnaround/sd/data[12]_i_2/O
                         net (fo=1, routed)           0.724   121.450    play_tama_time/RNG_latch/data_reg[12]
    SLICE_X48Y119        LUT5 (Prop_lut5_I2_O)        0.124   121.574 r  play_tama_time/RNG_latch/data[12]_i_1/O
                         net (fo=1, routed)           0.000   121.574    play_tama_time/p_0_in[12]
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.486   121.542    play_tama_time/clk_out1
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/C
                         clock pessimism              0.395   121.937    
                         clock uncertainty           -0.214   121.723    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.032   121.755    play_tama_time/data_reg[12]
  -------------------------------------------------------------------
                         required time                        121.755    
                         arrival time                        -121.574    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.437ns  (logic 0.704ns (28.886%)  route 1.733ns (71.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 121.541 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/Q
                         net (fo=18, routed)          0.943   120.469    play_tama_time/sd_turnaround/state__0[3]
    SLICE_X39Y121        LUT2 (Prop_lut2_I0_O)        0.124   120.593 f  play_tama_time/sd_turnaround/data[1]_i_2/O
                         net (fo=2, routed)           0.790   121.383    play_tama_time/sd_turnaround/data[1]_i_2_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.124   121.507 r  play_tama_time/sd_turnaround/data[1]_i_1/O
                         net (fo=1, routed)           0.000   121.507    play_tama_time/sd_turnaround_n_44
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.485   121.541    play_tama_time/clk_out1
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/C
                         clock pessimism              0.395   121.936    
                         clock uncertainty           -0.214   121.722    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.032   121.754    play_tama_time/data_reg[1]
  -------------------------------------------------------------------
                         required time                        121.754    
                         arrival time                        -121.507    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.422ns  (logic 0.842ns (34.767%)  route 1.580ns (65.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.987   120.476    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.299   120.775 r  play_tama_time/sd_turnaround/data[4]_i_4/O
                         net (fo=1, routed)           0.593   121.368    play_tama_time/icons/data[4]_i_4_n_0_alias
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124   121.492 r  play_tama_time/icons/data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   121.492    play_tama_time/p_0_in[4]
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.214   121.728    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.032   121.760    play_tama_time/data_reg[4]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.492    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.418ns  (logic 0.842ns (34.821%)  route 1.576ns (65.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.864   120.353    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X41Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.652 r  play_tama_time/sd_turnaround/data[0]_i_4/O
                         net (fo=1, routed)           0.712   121.364    play_tama_time/statuses/clean_up_time/data_reg[0]_0
    SLICE_X40Y118        LUT5 (Prop_lut5_I2_O)        0.124   121.488 r  play_tama_time/statuses/clean_up_time/data[0]_i_1/O
                         net (fo=1, routed)           0.000   121.488    play_tama_time/p_0_in[0]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.214   121.729    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.031   121.760    play_tama_time/data_reg[0]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.488    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.397ns  (logic 0.842ns (35.125%)  route 1.555ns (64.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.941   120.430    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.729 r  play_tama_time/sd_turnaround/data[2]_i_3/O
                         net (fo=1, routed)           0.614   121.343    play_tama_time/icons/data_reg[2]
    SLICE_X40Y118        LUT5 (Prop_lut5_I4_O)        0.124   121.467 r  play_tama_time/icons/data[2]_i_1/O
                         net (fo=1, routed)           0.000   121.467    play_tama_time/p_0_in[2]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.214   121.729    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.029   121.758    play_tama_time/data_reg[2]
  -------------------------------------------------------------------
                         required time                        121.758    
                         arrival time                        -121.467    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.420ns  (logic 0.704ns (29.096%)  route 1.716ns (70.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 119.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.614   119.074    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y117        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.456   119.530 r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/Q
                         net (fo=1, routed)           0.861   120.391    play_tama_time/sd_turnaround/tama_time_SD[4]
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.124   120.515 r  play_tama_time/sd_turnaround/sec_counter[4]_i_2/O
                         net (fo=1, routed)           0.854   121.369    play_tama_time/sd_turnaround/sec_counter[4]_i_2_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.493 r  play_tama_time/sd_turnaround/sec_counter[4]_i_1/O
                         net (fo=1, routed)           0.000   121.493    play_tama_time/timely/sec_counter_reg[5]_2[4]
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.214   121.732    
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.081   121.813    play_tama_time/timely/sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        121.813    
                         arrival time                        -121.493    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.227%)  route 1.625ns (69.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 121.550 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y120        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/Q
                         net (fo=1, routed)           0.864   120.390    play_tama_time/sd_turnaround/tama_time_SD[1]
    SLICE_X41Y120        LUT2 (Prop_lut2_I1_O)        0.124   120.514 r  play_tama_time/sd_turnaround/sec_counter[1]_i_2/O
                         net (fo=1, routed)           0.761   121.275    play_tama_time/sd_turnaround/sec_counter[1]_i_2_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.124   121.399 r  play_tama_time/sd_turnaround/sec_counter[1]_i_1/O
                         net (fo=1, routed)           0.000   121.399    play_tama_time/timely/sec_counter_reg[5]_2[1]
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.494   121.550    play_tama_time/timely/clk_out1
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/C
                         clock pessimism              0.395   121.945    
                         clock uncertainty           -0.214   121.731    
    SLICE_X40Y117        FDRE (Setup_fdre_C_D)        0.029   121.760    play_tama_time/timely/sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.399    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.896%)  route 1.576ns (73.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 121.544 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 119.066 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.606   119.066    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456   119.522 r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/Q
                         net (fo=1, routed)           0.716   120.238    play_tama_time/tama_life/tama_stage_reg[2]_4[0]
    SLICE_X36Y123        LUT5 (Prop_lut5_I1_O)        0.124   120.362 r  play_tama_time/tama_life/tama_stage[0]_i_1/O
                         net (fo=1, routed)           0.860   121.222    play_tama_time/tama_life/tama_stage[0]_i_1_n_0
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.488   121.544    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/C
                         clock pessimism              0.395   121.939    
                         clock uncertainty           -0.214   121.725    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)       -0.067   121.658    play_tama_time/tama_life/tama_stage_reg[0]
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -121.222    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/load_now_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.247ns  (logic 0.718ns (31.954%)  route 1.529ns (68.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          1.529   121.018    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT4 (Prop_lut4_I1_O)        0.299   121.317 r  play_tama_time/sd_turnaround/load_now_i_1/O
                         net (fo=1, routed)           0.000   121.317    play_tama_time/sd_turnaround/load_now_i_1_n_0
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/sd_turnaround/clk_out1
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.214   121.728    
    SLICE_X40Y120        FDRE (Setup_fdre_C_D)        0.029   121.757    play_tama_time/sd_turnaround/load_now_reg
  -------------------------------------------------------------------
                         required time                        121.757    
                         arrival time                        -121.317    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/poop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/poop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        2.238ns  (logic 0.704ns (31.451%)  route 1.534ns (68.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 119.076 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.616   119.076    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y116        FDRE                                         r  play_tama_time/sd_turnaround/poop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.456   119.532 r  play_tama_time/sd_turnaround/poop_out_reg/Q
                         net (fo=1, routed)           0.843   120.375    play_tama_time/sd_turnaround/poop_SD
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.124   120.499 r  play_tama_time/sd_turnaround/poop_i_2/O
                         net (fo=1, routed)           0.691   121.190    play_tama_time/sd_turnaround/poop_i_2_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.314 r  play_tama_time/sd_turnaround/poop_i_1/O
                         net (fo=1, routed)           0.000   121.314    play_tama_time/statuses/clean_up_time/poop_reg_1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.214   121.732    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)        0.029   121.761    play_tama_time/statuses/clean_up_time/poop_reg
  -------------------------------------------------------------------
                         required time                        121.761    
                         arrival time                        -121.314    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.302ns (47.412%)  route 0.335ns (52.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557    -0.607    play_tama_time/sd_turnaround/clk_out2
    SLICE_X45Y116        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/Q
                         net (fo=1, routed)           0.193    -0.273    play_tama_time/sd_turnaround/tama_time_SD[2]
    SLICE_X45Y115        LUT2 (Prop_lut2_I1_O)        0.049    -0.224 r  play_tama_time/sd_turnaround/sec_counter[2]_i_2/O
                         net (fo=1, routed)           0.142    -0.082    play_tama_time/sd_turnaround/sec_counter[2]_i_2_n_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I0_O)        0.112     0.030 r  play_tama_time/sd_turnaround/sec_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.030    play_tama_time/timely/sec_counter_reg[5]_2[2]
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     0.014    play_tama_time/timely/sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.784%)  route 0.543ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/Q
                         net (fo=1, routed)           0.543     0.095    play_tama_time/sd_turnaround/tama_sprite_SD[2]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.140 r  play_tama_time/sd_turnaround/tama_sprite[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    play_tama_time/tama_life/tama_sprite_reg[2]_1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.039    play_tama_time/tama_life/tama_sprite_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.751%)  route 0.544ns (72.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/Q
                         net (fo=1, routed)           0.544     0.096    play_tama_time/sd_turnaround/tama_sprite_SD[0]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.141 r  play_tama_time/sd_turnaround/tama_sprite[0]_i_1/O
                         net (fo=1, routed)           0.000     0.141    play_tama_time/tama_life/tama_sprite_reg[0]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.120     0.038    play_tama_time/tama_life/tama_sprite_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sick_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/sick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.271ns (35.651%)  route 0.489ns (64.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.556    -0.608    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y117        FDRE                                         r  play_tama_time/sd_turnaround/sick_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  play_tama_time/sd_turnaround/sick_out_reg/Q
                         net (fo=1, routed)           0.255    -0.225    play_tama_time/sd_turnaround/sick_SD
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.098    -0.127 r  play_tama_time/sd_turnaround/sick_i_2/O
                         net (fo=1, routed)           0.234     0.107    play_tama_time/sd_turnaround/sick_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.152 r  play_tama_time/sd_turnaround/sick_i_1/O
                         net (fo=1, routed)           0.000     0.152    play_tama_time/statuses/clean_up_time/sick_reg_1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     0.044    play_tama_time/statuses/clean_up_time/sick_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[1]/Q
                         net (fo=1, routed)           0.553     0.084    play_tama_time/sd_turnaround/happy_SD[1]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/happy[1]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/health_functions/happy_reg[2]_1[1]
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.825    -0.848    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.214    -0.078    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.091     0.013    play_tama_time/statuses/health_functions/happy_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[2]/Q
                         net (fo=1, routed)           0.555     0.085    play_tama_time/sd_turnaround/happy_SD[2]
    SLICE_X37Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.130 r  play_tama_time/sd_turnaround/happy[2]_i_2/O
                         net (fo=1, routed)           0.000     0.130    play_tama_time/statuses/health_functions/happy_reg[2]_1[2]
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.092     0.013    play_tama_time/statuses/health_functions/happy_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/death_count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/death_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.151%)  route 0.554ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y121        FDRE                                         r  play_tama_time/sd_turnaround/death_count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/death_count_out_reg[3]/Q
                         net (fo=1, routed)           0.554     0.084    play_tama_time/sd_turnaround/death_count_SD[3]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/death_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/death_count_reg[3]_0[3]
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.823    -0.850    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X36Y121        FDRE (Hold_fdre_C_D)         0.092     0.012    play_tama_time/statuses/death_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.939%)  route 0.560ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/Q
                         net (fo=1, routed)           0.560     0.089    play_tama_time/sd_turnaround/tama_age_SD[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  play_tama_time/sd_turnaround/tama_age[0]_i_1/O
                         net (fo=1, routed)           0.000     0.134    play_tama_time/timely/tama_age_reg[4]_6[0]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.092     0.011    play_tama_time/timely/tama_age_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.964%)  route 0.559ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/Q
                         net (fo=1, routed)           0.559     0.088    play_tama_time/sd_turnaround/tama_age_SD[2]
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.133 r  play_tama_time/sd_turnaround/tama_age[2]_i_1/O
                         net (fo=1, routed)           0.000     0.133    play_tama_time/timely/tama_age_reg[4]_6[2]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.091     0.010    play_tama_time/timely/tama_age_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (26.992%)  route 0.565ns (73.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/Q
                         net (fo=1, routed)           0.565     0.117    play_tama_time/sd_turnaround/tama_sprite_SD[1]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  play_tama_time/sd_turnaround/tama_sprite[1]_i_1/O
                         net (fo=1, routed)           0.000     0.162    play_tama_time/tama_life/tama_sprite_reg[1]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.214    -0.082    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.039    play_tama_time/tama_life/tama_sprite_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.515ns  (logic 0.704ns (27.990%)  route 1.811ns (72.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 121.542 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 119.059 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.599   119.059    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X45Y124        FDRE                                         r  play_tama_time/sd_turnaround/sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.456   119.515 r  play_tama_time/sd_turnaround/sd/state_reg[4]/Q
                         net (fo=52, routed)          1.088   120.603    play_tama_time/sd_turnaround/sd/sd_cont_status[4]
    SLICE_X47Y119        LUT4 (Prop_lut4_I0_O)        0.124   120.727 r  play_tama_time/sd_turnaround/sd/data[12]_i_2/O
                         net (fo=1, routed)           0.724   121.450    play_tama_time/RNG_latch/data_reg[12]
    SLICE_X48Y119        LUT5 (Prop_lut5_I2_O)        0.124   121.574 r  play_tama_time/RNG_latch/data[12]_i_1/O
                         net (fo=1, routed)           0.000   121.574    play_tama_time/p_0_in[12]
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.486   121.542    play_tama_time/clk_out1
    SLICE_X48Y119        FDRE                                         r  play_tama_time/data_reg[12]/C
                         clock pessimism              0.395   121.937    
                         clock uncertainty           -0.211   121.726    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.032   121.758    play_tama_time/data_reg[12]
  -------------------------------------------------------------------
                         required time                        121.758    
                         arrival time                        -121.574    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.437ns  (logic 0.704ns (28.886%)  route 1.733ns (71.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 121.541 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[3]/Q
                         net (fo=18, routed)          0.943   120.469    play_tama_time/sd_turnaround/state__0[3]
    SLICE_X39Y121        LUT2 (Prop_lut2_I0_O)        0.124   120.593 f  play_tama_time/sd_turnaround/data[1]_i_2/O
                         net (fo=2, routed)           0.790   121.383    play_tama_time/sd_turnaround/data[1]_i_2_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.124   121.507 r  play_tama_time/sd_turnaround/data[1]_i_1/O
                         net (fo=1, routed)           0.000   121.507    play_tama_time/sd_turnaround_n_44
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.485   121.541    play_tama_time/clk_out1
    SLICE_X39Y124        FDRE                                         r  play_tama_time/data_reg[1]/C
                         clock pessimism              0.395   121.936    
                         clock uncertainty           -0.211   121.725    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.032   121.757    play_tama_time/data_reg[1]
  -------------------------------------------------------------------
                         required time                        121.757    
                         arrival time                        -121.507    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.422ns  (logic 0.842ns (34.767%)  route 1.580ns (65.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.987   120.476    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.299   120.775 r  play_tama_time/sd_turnaround/data[4]_i_4/O
                         net (fo=1, routed)           0.593   121.368    play_tama_time/icons/data[4]_i_4_n_0_alias
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124   121.492 r  play_tama_time/icons/data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   121.492    play_tama_time/p_0_in[4]
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/clk_out1
    SLICE_X39Y119        FDRE                                         r  play_tama_time/data_reg[4]/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.211   121.731    
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.032   121.763    play_tama_time/data_reg[4]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.492    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.418ns  (logic 0.842ns (34.821%)  route 1.576ns (65.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.864   120.353    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X41Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.652 r  play_tama_time/sd_turnaround/data[0]_i_4/O
                         net (fo=1, routed)           0.712   121.364    play_tama_time/statuses/clean_up_time/data_reg[0]_0
    SLICE_X40Y118        LUT5 (Prop_lut5_I2_O)        0.124   121.488 r  play_tama_time/statuses/clean_up_time/data[0]_i_1/O
                         net (fo=1, routed)           0.000   121.488    play_tama_time/p_0_in[0]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[0]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.211   121.732    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.031   121.763    play_tama_time/data_reg[0]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.488    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.397ns  (logic 0.842ns (35.125%)  route 1.555ns (64.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 121.548 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.941   120.430    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.299   120.729 r  play_tama_time/sd_turnaround/data[2]_i_3/O
                         net (fo=1, routed)           0.614   121.343    play_tama_time/icons/data_reg[2]
    SLICE_X40Y118        LUT5 (Prop_lut5_I4_O)        0.124   121.467 r  play_tama_time/icons/data[2]_i_1/O
                         net (fo=1, routed)           0.000   121.467    play_tama_time/p_0_in[2]
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.492   121.548    play_tama_time/clk_out1
    SLICE_X40Y118        FDRE                                         r  play_tama_time/data_reg[2]/C
                         clock pessimism              0.395   121.943    
                         clock uncertainty           -0.211   121.732    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.029   121.761    play_tama_time/data_reg[2]
  -------------------------------------------------------------------
                         required time                        121.761    
                         arrival time                        -121.467    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.420ns  (logic 0.704ns (29.096%)  route 1.716ns (70.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 119.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.614   119.074    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y117        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.456   119.530 r  play_tama_time/sd_turnaround/tama_time_out_reg[4]/Q
                         net (fo=1, routed)           0.861   120.391    play_tama_time/sd_turnaround/tama_time_SD[4]
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.124   120.515 r  play_tama_time/sd_turnaround/sec_counter[4]_i_2/O
                         net (fo=1, routed)           0.854   121.369    play_tama_time/sd_turnaround/sec_counter[4]_i_2_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.493 r  play_tama_time/sd_turnaround/sec_counter[4]_i_1/O
                         net (fo=1, routed)           0.000   121.493    play_tama_time/timely/sec_counter_reg[5]_2[4]
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.211   121.735    
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.081   121.816    play_tama_time/timely/sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        121.816    
                         arrival time                        -121.493    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.227%)  route 1.625ns (69.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 121.550 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y120        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.456   119.526 r  play_tama_time/sd_turnaround/tama_time_out_reg[1]/Q
                         net (fo=1, routed)           0.864   120.390    play_tama_time/sd_turnaround/tama_time_SD[1]
    SLICE_X41Y120        LUT2 (Prop_lut2_I1_O)        0.124   120.514 r  play_tama_time/sd_turnaround/sec_counter[1]_i_2/O
                         net (fo=1, routed)           0.761   121.275    play_tama_time/sd_turnaround/sec_counter[1]_i_2_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.124   121.399 r  play_tama_time/sd_turnaround/sec_counter[1]_i_1/O
                         net (fo=1, routed)           0.000   121.399    play_tama_time/timely/sec_counter_reg[5]_2[1]
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.494   121.550    play_tama_time/timely/clk_out1
    SLICE_X40Y117        FDRE                                         r  play_tama_time/timely/sec_counter_reg[1]/C
                         clock pessimism              0.395   121.945    
                         clock uncertainty           -0.211   121.734    
    SLICE_X40Y117        FDRE (Setup_fdre_C_D)        0.029   121.763    play_tama_time/timely/sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        121.763    
                         arrival time                        -121.399    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.896%)  route 1.576ns (73.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 121.544 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 119.066 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.606   119.066    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456   119.522 r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/Q
                         net (fo=1, routed)           0.716   120.238    play_tama_time/tama_life/tama_stage_reg[2]_4[0]
    SLICE_X36Y123        LUT5 (Prop_lut5_I1_O)        0.124   120.362 r  play_tama_time/tama_life/tama_stage[0]_i_1/O
                         net (fo=1, routed)           0.860   121.222    play_tama_time/tama_life/tama_stage[0]_i_1_n_0
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.488   121.544    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[0]/C
                         clock pessimism              0.395   121.939    
                         clock uncertainty           -0.211   121.728    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)       -0.067   121.661    play_tama_time/tama_life/tama_stage_reg[0]
  -------------------------------------------------------------------
                         required time                        121.661    
                         arrival time                        -121.222    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/load_now_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.247ns  (logic 0.718ns (31.954%)  route 1.529ns (68.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 121.547 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 119.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.610   119.070    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y120        FDRE                                         r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.419   119.489 r  play_tama_time/sd_turnaround/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          1.529   121.018    play_tama_time/sd_turnaround/state__0[1]
    SLICE_X40Y120        LUT4 (Prop_lut4_I1_O)        0.299   121.317 r  play_tama_time/sd_turnaround/load_now_i_1/O
                         net (fo=1, routed)           0.000   121.317    play_tama_time/sd_turnaround/load_now_i_1_n_0
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.491   121.547    play_tama_time/sd_turnaround/clk_out1
    SLICE_X40Y120        FDRE                                         r  play_tama_time/sd_turnaround/load_now_reg/C
                         clock pessimism              0.395   121.942    
                         clock uncertainty           -0.211   121.731    
    SLICE_X40Y120        FDRE (Setup_fdre_C_D)        0.029   121.760    play_tama_time/sd_turnaround/load_now_reg
  -------------------------------------------------------------------
                         required time                        121.760    
                         arrival time                        -121.317    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/poop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/poop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0_1 rise@123.077ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        2.238ns  (logic 0.704ns (31.451%)  route 1.534ns (68.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 121.551 - 123.077 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 119.076 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   115.645 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   117.364    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   117.460 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.616   119.076    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y116        FDRE                                         r  play_tama_time/sd_turnaround/poop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.456   119.532 r  play_tama_time/sd_turnaround/poop_out_reg/Q
                         net (fo=1, routed)           0.843   120.375    play_tama_time/sd_turnaround/poop_SD
    SLICE_X39Y117        LUT5 (Prop_lut5_I0_O)        0.124   120.499 r  play_tama_time/sd_turnaround/poop_i_2/O
                         net (fo=1, routed)           0.691   121.190    play_tama_time/sd_turnaround/poop_i_2_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124   121.314 r  play_tama_time/sd_turnaround/poop_i_1/O
                         net (fo=1, routed)           0.000   121.314    play_tama_time/statuses/clean_up_time/poop_reg_1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    123.077   123.077 r  
    E3                                                0.000   123.077 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   123.077    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   124.488 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   125.650    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   118.326 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   119.965    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   120.056 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.495   121.551    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
                         clock pessimism              0.395   121.946    
                         clock uncertainty           -0.211   121.735    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)        0.029   121.764    play_tama_time/statuses/clean_up_time/poop_reg
  -------------------------------------------------------------------
                         required time                        121.764    
                         arrival time                        -121.314    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/sec_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.302ns (47.412%)  route 0.335ns (52.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557    -0.607    play_tama_time/sd_turnaround/clk_out2
    SLICE_X45Y116        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  play_tama_time/sd_turnaround/tama_time_out_reg[2]/Q
                         net (fo=1, routed)           0.193    -0.273    play_tama_time/sd_turnaround/tama_time_SD[2]
    SLICE_X45Y115        LUT2 (Prop_lut2_I1_O)        0.049    -0.224 r  play_tama_time/sd_turnaround/sec_counter[2]_i_2/O
                         net (fo=1, routed)           0.142    -0.082    play_tama_time/sd_turnaround/sec_counter[2]_i_2_n_0
    SLICE_X45Y115        LUT6 (Prop_lut6_I0_O)        0.112     0.030 r  play_tama_time/sd_turnaround/sec_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.030    play_tama_time/timely/sec_counter_reg[5]_2[2]
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     0.011    play_tama_time/timely/sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.784%)  route 0.543ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/Q
                         net (fo=1, routed)           0.543     0.095    play_tama_time/sd_turnaround/tama_sprite_SD[2]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.140 r  play_tama_time/sd_turnaround/tama_sprite[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    play_tama_time/tama_life/tama_sprite_reg[2]_1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[2]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.036    play_tama_time/tama_life/tama_sprite_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.751%)  route 0.544ns (72.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/Q
                         net (fo=1, routed)           0.544     0.096    play_tama_time/sd_turnaround/tama_sprite_SD[0]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.141 r  play_tama_time/sd_turnaround/tama_sprite[0]_i_1/O
                         net (fo=1, routed)           0.000     0.141    play_tama_time/tama_life/tama_sprite_reg[0]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.120     0.035    play_tama_time/tama_life/tama_sprite_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sick_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/clean_up_time/sick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.271ns (35.651%)  route 0.489ns (64.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.556    -0.608    play_tama_time/sd_turnaround/clk_out2
    SLICE_X39Y117        FDRE                                         r  play_tama_time/sd_turnaround/sick_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  play_tama_time/sd_turnaround/sick_out_reg/Q
                         net (fo=1, routed)           0.255    -0.225    play_tama_time/sd_turnaround/sick_SD
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.098    -0.127 r  play_tama_time/sd_turnaround/sick_i_2/O
                         net (fo=1, routed)           0.234     0.107    play_tama_time/sd_turnaround/sick_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.152 r  play_tama_time/sd_turnaround/sick_i_1/O
                         net (fo=1, routed)           0.000     0.152    play_tama_time/statuses/clean_up_time/sick_reg_1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.826    -0.847    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X38Y117        FDRE                                         r  play_tama_time/statuses/clean_up_time/sick_reg/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     0.041    play_tama_time/statuses/clean_up_time/sick_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[1]/Q
                         net (fo=1, routed)           0.553     0.084    play_tama_time/sd_turnaround/happy_SD[1]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/happy[1]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/health_functions/happy_reg[2]_1[1]
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.825    -0.848    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y119        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.091     0.010    play_tama_time/statuses/health_functions/happy_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/happy_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/health_functions/happy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.118%)  route 0.555ns (74.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y122        FDRE                                         r  play_tama_time/sd_turnaround/happy_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/happy_out_reg[2]/Q
                         net (fo=1, routed)           0.555     0.085    play_tama_time/sd_turnaround/happy_SD[2]
    SLICE_X37Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.130 r  play_tama_time/sd_turnaround/happy[2]_i_2/O
                         net (fo=1, routed)           0.000     0.130    play_tama_time/statuses/health_functions/happy_reg[2]_1[2]
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.824    -0.849    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X37Y120        FDRE                                         r  play_tama_time/statuses/health_functions/happy_reg[2]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.211    -0.082    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.092     0.010    play_tama_time/statuses/health_functions/happy_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/death_count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/statuses/death_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.151%)  route 0.554ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.554    -0.610    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y121        FDRE                                         r  play_tama_time/sd_turnaround/death_count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  play_tama_time/sd_turnaround/death_count_out_reg[3]/Q
                         net (fo=1, routed)           0.554     0.084    play_tama_time/sd_turnaround/death_count_SD[3]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  play_tama_time/sd_turnaround/death_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.129    play_tama_time/statuses/death_count_reg[3]_0[3]
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.823    -0.850    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[3]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X36Y121        FDRE (Hold_fdre_C_D)         0.092     0.009    play_tama_time/statuses/death_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.939%)  route 0.560ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[0]/Q
                         net (fo=1, routed)           0.560     0.089    play_tama_time/sd_turnaround/tama_age_SD[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  play_tama_time/sd_turnaround/tama_age[0]_i_1/O
                         net (fo=1, routed)           0.000     0.134    play_tama_time/timely/tama_age_reg[4]_6[0]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[0]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.092     0.008    play_tama_time/timely/tama_age_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/timely/tama_age_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.964%)  route 0.559ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X41Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_age_out_reg[2]/Q
                         net (fo=1, routed)           0.559     0.088    play_tama_time/sd_turnaround/tama_age_SD[2]
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.133 r  play_tama_time/sd_turnaround/tama_age[2]_i_1/O
                         net (fo=1, routed)           0.000     0.133    play_tama_time/timely/tama_age_reg[4]_6[2]
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.822    -0.851    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.091     0.007    play_tama_time/timely/tama_age_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/tama_life/tama_sprite_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (26.992%)  route 0.565ns (73.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/Q
                         net (fo=1, routed)           0.565     0.117    play_tama_time/sd_turnaround/tama_sprite_SD[1]
    SLICE_X42Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  play_tama_time/sd_turnaround/tama_sprite[1]_i_1/O
                         net (fo=1, routed)           0.000     0.162    play_tama_time/tama_life/tama_sprite_reg[1]_0
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.821    -0.852    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X42Y120        FDRE (Hold_fdre_C_D)         0.121     0.036    play_tama_time/tama_life/tama_sprite_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/clean_up_time/poop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/poop_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.155ns  (logic 0.456ns (21.159%)  route 1.699ns (78.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 75.998 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.615    75.998    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.456    76.454 r  play_tama_time/statuses/clean_up_time/poop_reg/Q
                         net (fo=9, routed)           1.699    78.153    play_tama_time/sd_turnaround/poop_hold_reg_0
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.081    78.573    play_tama_time/sd_turnaround/poop_hold_reg
  -------------------------------------------------------------------
                         required time                         78.573    
                         arrival time                         -78.153    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.136%)  route 1.701ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 75.993 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.610    75.993    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.456    76.449 r  play_tama_time/statuses/death_count_reg[4]/Q
                         net (fo=20, routed)          1.701    78.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[4]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.211    78.652    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.061    78.591    play_tama_time/sd_turnaround/death_count_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         78.591    
                         arrival time                         -78.150    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.694%)  route 1.668ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 78.466 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.518    76.507 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           1.668    78.175    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.487    78.466    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.395    78.861    
                         clock uncertainty           -0.211    78.651    
    SLICE_X42Y121        FDRE (Setup_fdre_C_D)       -0.028    78.623    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.623    
                         arrival time                         -78.175    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.196%)  route 1.695ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 75.992 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.609    75.992    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    76.448 r  play_tama_time/timely/tama_age_reg[1]/Q
                         net (fo=14, routed)          1.695    78.143    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[1]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.061    78.593    play_tama_time/sd_turnaround/tama_age_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.593    
                         arrival time                         -78.143    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.129%)  route 1.702ns (78.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 75.988 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.605    75.988    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456    76.444 r  play_tama_time/timely/tama_age_reg[3]/Q
                         net (fo=14, routed)          1.702    78.146    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[3]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.058    78.596    play_tama_time/sd_turnaround/tama_age_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         78.596    
                         arrival time                         -78.146    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 78.463 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    76.445 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         1.685    78.130    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]_0
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.484    78.463    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                         clock pessimism              0.395    78.858    
                         clock uncertainty           -0.211    78.648    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.061    78.587    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.130    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.405%)  route 1.674ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/statuses/health_functions/hunger_reg[2]/Q
                         net (fo=10, routed)          1.674    78.125    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[2]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.067    78.587    play_tama_time/sd_turnaround/hunger_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.125    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 75.990 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.607    75.990    play_tama_time/tama_life/clk_out1
    SLICE_X35Y122        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.456    76.446 r  play_tama_time/tama_life/tama_stage_reg[2]/Q
                         net (fo=102, routed)         1.693    78.139    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]_0
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.211    78.649    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)       -0.047    78.602    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.602    
                         arrival time                         -78.139    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.463%)  route 1.669ns (78.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 75.994 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.611    75.994    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.456    76.450 r  play_tama_time/statuses/death_count_reg[0]/Q
                         net (fo=22, routed)          1.669    78.119    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[0]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.211    78.652    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.067    78.585    play_tama_time/sd_turnaround/death_count_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.585    
                         arrival time                         -78.119    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.457%)  route 1.669ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          1.669    78.120    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.211    78.649    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)       -0.062    78.587    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.120    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/death_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.575%)  route 0.618ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/statuses/death_count_reg[1]/Q
                         net (fo=23, routed)          0.618     0.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[1]
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825    -0.848    play_tama_time/sd_turnaround/clk_out2
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.061    -0.020    play_tama_time/sd_turnaround/death_count_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.329%)  route 0.605ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[1]/Q
                         net (fo=3, routed)           0.605     0.158    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[1]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.023    play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.093%)  route 0.613ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[1]/Q
                         net (fo=10, routed)          0.613     0.168    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[1]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.066    -0.022    play_tama_time/sd_turnaround/hunger_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.151%)  route 0.636ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/timely/clk_out1
    SLICE_X41Y118        FDRE                                         r  play_tama_time/timely/sec_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/timely/sec_counter_reg[5]/Q
                         net (fo=11, routed)          0.636     0.168    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[5]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.053    -0.033    play_tama_time/sd_turnaround/tama_time_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.954%)  route 0.619ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.557    -0.607    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  play_tama_time/timely/sec_counter_reg[4]/Q
                         net (fo=12, routed)          0.619     0.175    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[4]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.060    -0.026    play_tama_time/sd_turnaround/tama_time_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.558    -0.606    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          0.654     0.189    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.071    -0.016    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 play_tama_time/icons/sound_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/sound_off_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.630%)  route 0.659ns (82.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.556    -0.608    play_tama_time/icons/clk_out1
    SLICE_X35Y119        FDRE                                         r  play_tama_time/icons/sound_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  play_tama_time/icons/sound_off_reg/Q
                         net (fo=3, routed)           0.659     0.192    play_tama_time/sd_turnaround/sound_off_hold_reg_0
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.821    -0.852    play_tama_time/sd_turnaround/clk_out2
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.070    -0.015    play_tama_time/sd_turnaround/sound_off_hold_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.625%)  route 0.631ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           0.631     0.184    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.023    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 play_tama_time/timely/tama_age_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.486%)  route 0.665ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.552    -0.612    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/timely/tama_age_reg[4]/Q
                         net (fo=13, routed)          0.665     0.194    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[4]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.072    -0.016    play_tama_time/sd_turnaround/tama_age_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.045%)  route 0.615ns (78.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[0]/Q
                         net (fo=11, routed)          0.615     0.170    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[0]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.046    -0.041    play_tama_time/sd_turnaround/hunger_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[51]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[52]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.402ns (20.822%)  route 5.331ns (79.178%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.098     5.793    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X47Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[53]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[40]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[41]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.830ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.402ns (21.112%)  route 5.239ns (78.888%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.005     5.701    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482    38.461    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[45]/C
                         clock pessimism              0.577    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.413    38.531    play_tama_time/sd_turnaround/sd/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 32.830    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[46]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[48]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[48]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.402ns (21.238%)  route 5.199ns (78.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.600    -0.940    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X46Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  play_tama_time/sd_turnaround/sd/bit_counter_reg[0]/Q
                         net (fo=7, routed)           1.266     0.844    play_tama_time/sd_turnaround/sd/bit_counter[0]
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124     0.968 r  play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5/O
                         net (fo=5, routed)           1.226     2.193    play_tama_time/sd_turnaround/sd/bit_counter[9]_i_5_n_0
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.152     2.345 f  play_tama_time/sd_turnaround/sd/state[4]_i_7/O
                         net (fo=9, routed)           0.499     2.844    play_tama_time/sd_turnaround/sd/state[4]_i_7_n_0
    SLICE_X46Y125        LUT2 (Prop_lut2_I1_O)        0.332     3.176 r  play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10/O
                         net (fo=2, routed)           0.415     3.591    play_tama_time/sd_turnaround/sd/bit_counter[7]_i_10_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.715 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3/O
                         net (fo=4, routed)           0.829     4.543    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_3_n_0
    SLICE_X45Y125        LUT4 (Prop_lut4_I0_O)        0.152     4.695 r  play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          0.966     5.661    play_tama_time/sd_turnaround/sd/cmd_out[45]_i_1_n_0
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.480    38.459    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[49]/C
                         clock pessimism              0.577    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X48Y125        FDSE (Setup_fdse_C_CE)      -0.413    38.529    play_tama_time/sd_turnaround/sd/cmd_out_reg[49]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 32.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.053    -0.422    play_tama_time/sd_turnaround/sd/cmd_out[43]
    SLICE_X49Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.377 r  play_tama_time/sd_turnaround/sd/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    play_tama_time/sd_turnaround/sd/cmd_out_0[44]
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[44]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.094    -0.509    
    SLICE_X49Y126        FDRE (Hold_fdre_C_D)         0.092    -0.417    play_tama_time/sd_turnaround/sd/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.549    -0.615    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X43Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  play_tama_time/sd_turnaround/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.387    play_tama_time/sd_turnaround/sd/data_sig[1]
    SLICE_X42Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.342 r  play_tama_time/sd_turnaround/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    play_tama_time/sd_turnaround/sd/data_sig[2]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X42Y125        FDRE                                         r  play_tama_time/sd_turnaround/sd/data_sig_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.094    -0.508    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.120    -0.388    play_tama_time/sd_turnaround/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.547    -0.617    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X47Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[53]/Q
                         net (fo=1, routed)           0.107    -0.369    play_tama_time/sd_turnaround/sd/cmd_out[53]
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815    -0.858    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y125        FDSE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[54]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.094    -0.510    
    SLICE_X48Y125        FDSE (Hold_fdse_C_D)         0.075    -0.435    play_tama_time/sd_turnaround/sd/cmd_out_reg[54]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.724%)  route 0.097ns (34.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.552    -0.612    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/sd_turnaround/tama_time_hold_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.374    play_tama_time/sd_turnaround/tama_time_hold[0]
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  play_tama_time/sd_turnaround/din[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    play_tama_time/sd_turnaround/din[0]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[0]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.094    -0.505    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.092    -0.413    play_tama_time/sd_turnaround/din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.548    -0.616    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X49Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  play_tama_time/sd_turnaround/sd/cmd_out_reg[41]/Q
                         net (fo=1, routed)           0.098    -0.377    play_tama_time/sd_turnaround/sd/cmd_out[41]
    SLICE_X48Y126        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  play_tama_time/sd_turnaround/sd/cmd_out[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    play_tama_time/sd_turnaround/sd/cmd_out_0[42]
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816    -0.857    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X48Y126        FDRE                                         r  play_tama_time/sd_turnaround/sd/cmd_out_reg[42]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.094    -0.509    
    SLICE_X48Y126        FDRE (Hold_fdre_C_D)         0.092    -0.417    play_tama_time/sd_turnaround/sd/cmd_out_reg[42]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.088%)  route 0.141ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[2]/Q
                         net (fo=4, routed)           0.141    -0.333    play_tama_time/sd_turnaround/sd_n_22
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[2]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.063    -0.422    play_tama_time/sd_turnaround/tama_sprite_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.336    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[0]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.059    -0.426    play_tama_time/sd_turnaround/tama_sprite_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.368    play_tama_time/sd_turnaround/in8[1]
    SLICE_X43Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  play_tama_time/sd_turnaround/din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    play_tama_time/sd_turnaround/din[1]
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y122        FDRE                                         r  play_tama_time/sd_turnaround/din_reg[1]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.094    -0.505    
    SLICE_X43Y122        FDRE (Hold_fdre_C_D)         0.091    -0.414    play_tama_time/sd_turnaround/din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.370%)  route 0.151ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[0]/Q
                         net (fo=3, routed)           0.151    -0.323    play_tama_time/sd_turnaround/sd_n_24
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X36Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_out_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.094    -0.484    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.070    -0.414    play_tama_time/sd_turnaround/tama_stage_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 play_tama_time/sd_turnaround/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.055%)  route 0.135ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550    -0.614    play_tama_time/sd_turnaround/sd/clk_out2
    SLICE_X41Y123        FDRE                                         r  play_tama_time/sd_turnaround/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  play_tama_time/sd_turnaround/sd/dout_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.338    play_tama_time/sd_turnaround/sd_n_23
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_out_reg[1]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.094    -0.485    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.052    -0.433    play_tama_time/sd_turnaround/tama_sprite_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/clean_up_time/poop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/poop_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.155ns  (logic 0.456ns (21.159%)  route 1.699ns (78.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.925ns = ( 75.998 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.615    75.998    play_tama_time/statuses/clean_up_time/clk_out1
    SLICE_X39Y116        FDRE                                         r  play_tama_time/statuses/clean_up_time/poop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.456    76.454 r  play_tama_time/statuses/clean_up_time/poop_reg/Q
                         net (fo=9, routed)           1.699    78.153    play_tama_time/sd_turnaround/poop_hold_reg_0
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/poop_hold_reg/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.081    78.573    play_tama_time/sd_turnaround/poop_hold_reg
  -------------------------------------------------------------------
                         required time                         78.573    
                         arrival time                         -78.153    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.136%)  route 1.701ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 75.993 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.610    75.993    play_tama_time/statuses/clk_out1
    SLICE_X36Y121        FDRE                                         r  play_tama_time/statuses/death_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.456    76.449 r  play_tama_time/statuses/death_count_reg[4]/Q
                         net (fo=20, routed)          1.701    78.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[4]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[4]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.211    78.652    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.061    78.591    play_tama_time/sd_turnaround/death_count_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         78.591    
                         arrival time                         -78.150    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.694%)  route 1.668ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 78.466 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.518    76.507 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           1.668    78.175    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.487    78.466    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.395    78.861    
                         clock uncertainty           -0.211    78.651    
    SLICE_X42Y121        FDRE (Setup_fdre_C_D)       -0.028    78.623    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.623    
                         arrival time                         -78.175    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.196%)  route 1.695ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 75.992 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.609    75.992    play_tama_time/timely/clk_out1
    SLICE_X41Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    76.448 r  play_tama_time/timely/tama_age_reg[1]/Q
                         net (fo=14, routed)          1.695    78.143    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[1]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[1]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.061    78.593    play_tama_time/sd_turnaround/tama_age_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.593    
                         arrival time                         -78.143    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 play_tama_time/timely/tama_age_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.129%)  route 1.702ns (78.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 75.988 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.605    75.988    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456    76.444 r  play_tama_time/timely/tama_age_reg[3]/Q
                         net (fo=14, routed)          1.702    78.146    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[3]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[3]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.058    78.596    play_tama_time/sd_turnaround/tama_age_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         78.596    
                         arrival time                         -78.146    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 78.463 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 75.989 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.606    75.989    play_tama_time/tama_life/clk_out1
    SLICE_X35Y123        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    76.445 r  play_tama_time/tama_life/tama_stage_reg[1]/Q
                         net (fo=108, routed)         1.685    78.130    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]_0
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.484    78.463    play_tama_time/sd_turnaround/clk_out2
    SLICE_X43Y123        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[1]/C
                         clock pessimism              0.395    78.858    
                         clock uncertainty           -0.211    78.648    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.061    78.587    play_tama_time/sd_turnaround/tama_stage_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.130    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.405%)  route 1.674ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 78.469 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X39Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/statuses/health_functions/hunger_reg[2]/Q
                         net (fo=10, routed)          1.674    78.125    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[2]
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.490    78.469    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y121        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[2]/C
                         clock pessimism              0.395    78.864    
                         clock uncertainty           -0.211    78.654    
    SLICE_X40Y121        FDRE (Setup_fdre_C_D)       -0.067    78.587    play_tama_time/sd_turnaround/hunger_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.125    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 play_tama_time/tama_life/tama_stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 75.990 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.607    75.990    play_tama_time/tama_life/clk_out1
    SLICE_X35Y122        FDRE                                         r  play_tama_time/tama_life/tama_stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.456    76.446 r  play_tama_time/tama_life/tama_stage_reg[2]/Q
                         net (fo=102, routed)         1.693    78.139    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]_0
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_stage_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.211    78.649    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)       -0.047    78.602    play_tama_time/sd_turnaround/tama_stage_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.602    
                         arrival time                         -78.139    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 play_tama_time/statuses/death_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.463%)  route 1.669ns (78.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 78.467 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 75.994 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.611    75.994    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.456    76.450 r  play_tama_time/statuses/death_count_reg[0]/Q
                         net (fo=22, routed)          1.669    78.119    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[0]
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.488    78.467    play_tama_time/sd_turnaround/clk_out2
    SLICE_X37Y123        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[0]/C
                         clock pessimism              0.395    78.862    
                         clock uncertainty           -0.211    78.652    
    SLICE_X37Y123        FDRE (Setup_fdre_C_D)       -0.067    78.585    play_tama_time/sd_turnaround/death_count_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         78.585    
                         arrival time                         -78.119    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@76.923ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.457%)  route 1.669ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 78.464 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 75.995 - 76.923 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     76.923    76.923 r  
    E3                                                0.000    76.923 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    76.923    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    78.405 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    79.638    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    72.568 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    74.287    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.383 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         1.612    75.995    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456    76.451 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          1.669    78.120    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    80.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.573    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    75.249 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    76.888    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    76.979 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         1.485    78.464    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.395    78.859    
                         clock uncertainty           -0.211    78.649    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)       -0.062    78.587    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         78.587    
                         arrival time                         -78.120    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/death_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.575%)  route 0.618ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/clk_out1
    SLICE_X35Y120        FDRE                                         r  play_tama_time/statuses/death_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/statuses/death_count_reg[1]/Q
                         net (fo=23, routed)          0.618     0.150    play_tama_time/sd_turnaround/death_count_hold_reg[4]_0[1]
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825    -0.848    play_tama_time/sd_turnaround/clk_out2
    SLICE_X32Y120        FDRE                                         r  play_tama_time/sd_turnaround/death_count_hold_reg[1]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.061    -0.020    play_tama_time/sd_turnaround/death_count_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.329%)  route 0.605ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[1]/Q
                         net (fo=3, routed)           0.605     0.158    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[1]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.023    play_tama_time/sd_turnaround/tama_sprite_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.093%)  route 0.613ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[1]/Q
                         net (fo=10, routed)          0.613     0.168    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[1]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[1]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.066    -0.022    play_tama_time/sd_turnaround/hunger_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.151%)  route 0.636ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/timely/clk_out1
    SLICE_X41Y118        FDRE                                         r  play_tama_time/timely/sec_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  play_tama_time/timely/sec_counter_reg[5]/Q
                         net (fo=11, routed)          0.636     0.168    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[5]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[5]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.053    -0.033    play_tama_time/sd_turnaround/tama_time_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.954%)  route 0.619ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.557    -0.607    play_tama_time/timely/clk_out1
    SLICE_X38Y116        FDRE                                         r  play_tama_time/timely/sec_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  play_tama_time/timely/sec_counter_reg[4]/Q
                         net (fo=12, routed)          0.619     0.175    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[4]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[4]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.060    -0.026    play_tama_time/sd_turnaround/tama_time_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 play_tama_time/timely/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.558    -0.606    play_tama_time/timely/clk_out1
    SLICE_X45Y115        FDRE                                         r  play_tama_time/timely/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  play_tama_time/timely/sec_counter_reg[2]/Q
                         net (fo=13, routed)          0.654     0.189    play_tama_time/sd_turnaround/tama_time_hold_reg[5]_0[2]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/tama_time_hold_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.071    -0.016    play_tama_time/sd_turnaround/tama_time_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 play_tama_time/icons/sound_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/sound_off_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.630%)  route 0.659ns (82.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.556    -0.608    play_tama_time/icons/clk_out1
    SLICE_X35Y119        FDRE                                         r  play_tama_time/icons/sound_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  play_tama_time/icons/sound_off_reg/Q
                         net (fo=3, routed)           0.659     0.192    play_tama_time/sd_turnaround/sound_off_hold_reg_0
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.821    -0.852    play_tama_time/sd_turnaround/clk_out2
    SLICE_X33Y123        FDRE                                         r  play_tama_time/sd_turnaround/sound_off_hold_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.070    -0.015    play_tama_time/sd_turnaround/sound_off_hold_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 play_tama_time/tama_life/tama_sprite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.625%)  route 0.631ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.553    -0.611    play_tama_time/tama_life/clk_out1
    SLICE_X42Y120        FDRE                                         r  play_tama_time/tama_life/tama_sprite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  play_tama_time/tama_life/tama_sprite_reg[0]/Q
                         net (fo=3, routed)           0.631     0.184    play_tama_time/sd_turnaround/tama_sprite_hold_reg[2]_0[0]
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.820    -0.853    play_tama_time/sd_turnaround/clk_out2
    SLICE_X42Y121        FDRE                                         r  play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X42Y121        FDRE (Hold_fdre_C_D)         0.063    -0.023    play_tama_time/sd_turnaround/tama_sprite_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 play_tama_time/timely/tama_age_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.486%)  route 0.665ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.552    -0.612    play_tama_time/timely/clk_out1
    SLICE_X45Y121        FDRE                                         r  play_tama_time/timely/tama_age_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  play_tama_time/timely/tama_age_reg[4]/Q
                         net (fo=13, routed)          0.665     0.194    play_tama_time/sd_turnaround/tama_age_hold_reg[4]_0[4]
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.855    play_tama_time/sd_turnaround/clk_out2
    SLICE_X40Y124        FDRE                                         r  play_tama_time/sd_turnaround/tama_age_hold_reg[4]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.072    -0.016    play_tama_time/sd_turnaround/tama_age_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 play_tama_time/statuses/health_functions/hunger_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.045%)  route 0.615ns (78.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100mhz_to_65mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100mhz_to_65mhz/inst/clkout1_buf/O
                         net (fo=590, routed)         0.555    -0.609    play_tama_time/statuses/health_functions/clk_out1
    SLICE_X38Y118        FDRE                                         r  play_tama_time/statuses/health_functions/hunger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  play_tama_time/statuses/health_functions/hunger_reg[0]/Q
                         net (fo=11, routed)          0.615     0.170    play_tama_time/sd_turnaround/hunger_hold_reg[2]_0[0]
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_to_65mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_to_65mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100mhz_to_65mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk100mhz_to_65mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk100mhz_to_65mhz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100mhz_to_65mhz/inst/clkout2_buf/O
                         net (fo=276, routed)         0.818    -0.854    play_tama_time/sd_turnaround/clk_out2
    SLICE_X44Y122        FDRE                                         r  play_tama_time/sd_turnaround/hunger_hold_reg[0]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.046    -0.041    play_tama_time/sd_turnaround/hunger_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.211    





