

================================================================
== Vivado HLS Report for 'computeS4_1'
================================================================
* Date:           Fri Apr 28 22:20:37 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |    min   |    max   |    min   |    max   |   Type   |
    +----------+----------+----------+----------+----------+
    |  25689612|  25689612|  16777733|  16777733| dataflow |
    +----------+----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+----------+----------+----------+----------+---------+
        |                           |                        |       Latency       |       Interval      | Pipeline|
        |          Instance         |         Module         |    min   |    max   |    min   |    max   |   Type  |
        +---------------------------+------------------------+----------+----------+----------+----------+---------+
        |Conv1DMac_new_U0           |Conv1DMac_new           |  16777221|  16777221|  16777221|  16777221|   none  |
        |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |   8388613|   8388613|   8388613|   8388613|   none  |
        |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |  16777732|  16777732|  16777732|  16777732|   none  |
        |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |   8388868|   8388868|   8388868|   8388868|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |    131074|    131074|    131074|    131074|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |    131074|    131074|    131074|    131074|   none  |
        |ResizeStream_U0            |ResizeStream            |    262145|    262145|    262145|    262145|   none  |
        |Relu1D73_U0                |Relu1D73                |     32770|     32770|     32770|     32770|   none  |
        |Relu1D_U0                  |Relu1D                  |     32770|     32770|     32770|     32770|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |    524289|    524289|    524289|    524289|   none  |
        +---------------------------+------------------------+----------+----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      45|     276|
|Instance         |       81|      0|    1547|    6050|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       81|      0|    1592|    6328|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        7|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+------------------------+---------+-------+-----+------+
    |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |        1|      0|  112|   494|
    |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |        1|      0|  106|   483|
    |Conv1DMac_new_U0           |Conv1DMac_new           |       54|      0|  387|  1956|
    |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |       25|      0|  381|  1943|
    |Relu1D_U0                  |Relu1D                  |        0|      0|   24|   163|
    |Relu1D73_U0                |Relu1D73                |        0|      0|   24|   163|
    |ResizeStream_U0            |ResizeStream            |        0|      0|  172|   142|
    |ResizeStream_1_U0          |ResizeStream_1          |        0|      0|  175|   150|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |        0|      0|   83|   278|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |        0|      0|   83|   278|
    +---------------------------+------------------------+---------+-------+-----+------+
    |Total                      |                        |       81|      0| 1547|  6050|
    +---------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |cnv_87_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_88_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_89PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_90PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_91_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_92_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_93PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_94PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |outStr_V_V_U     |        0|  5|  20|     2|    8|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 45| 276|    18|  168|      336|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|input1_V_V_TDATA    |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID   |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY   | out |    1|    axis    |  input1_V_V  |    pointer   |
|output1_V_V_TDATA   | out |   64|    axis    |  output1_V_V |    pointer   |
|output1_V_V_TVALID  | out |    1|    axis    |  output1_V_V |    pointer   |
|output1_V_V_TREADY  |  in |    1|    axis    |  output1_V_V |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_done             | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cnv_87_V_V = alloca i8, align 1" [S4_1/Compute.cpp:31]   --->   Operation 23 'alloca' 'cnv_87_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cnv_88_V_V = alloca i8, align 1" [S4_1/Compute.cpp:33]   --->   Operation 24 'alloca' 'cnv_88_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cnv_89PRL_V_V = alloca i32, align 4" [S4_1/Compute.cpp:35]   --->   Operation 25 'alloca' 'cnv_89PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cnv_90PRL_V_V = alloca i32, align 4" [S4_1/Compute.cpp:37]   --->   Operation 26 'alloca' 'cnv_90PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cnv_91_V_V = alloca i8, align 1" [S4_1/Compute.cpp:39]   --->   Operation 27 'alloca' 'cnv_91_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cnv_92_V_V = alloca i8, align 1" [S4_1/Compute.cpp:41]   --->   Operation 28 'alloca' 'cnv_92_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cnv_93PRL_V_V = alloca i32, align 4" [S4_1/Compute.cpp:43]   --->   Operation 29 'alloca' 'cnv_93PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cnv_94PRL_V_V = alloca i32, align 4" [S4_1/Compute.cpp:45]   --->   Operation 30 'alloca' 'cnv_94PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%outStr_V_V = alloca i8, align 1" [S4_1/Compute.cpp:85]   --->   Operation 31 'alloca' 'outStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %input1_V_V, i8* %cnv_87_V_V)" [S4_1/Compute.cpp:90]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %input1_V_V, i8* %cnv_87_V_V)" [S4_1/Compute.cpp:90]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_87_V_V, i8* %cnv_88_V_V)" [S4_1/Compute.cpp:94]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_87_V_V, i8* %cnv_88_V_V)" [S4_1/Compute.cpp:94]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_88_V_V, i32* %cnv_89PRL_V_V)" [S4_1/Compute.cpp:95]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_88_V_V, i32* %cnv_89PRL_V_V)" [S4_1/Compute.cpp:95]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D73(i32* %cnv_89PRL_V_V, i32* %cnv_90PRL_V_V)" [S4_1/Compute.cpp:96]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D73(i32* %cnv_89PRL_V_V, i32* %cnv_90PRL_V_V)" [S4_1/Compute.cpp:96]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_90PRL_V_V, i8* %cnv_91_V_V)" [S4_1/Compute.cpp:97]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_90PRL_V_V, i8* %cnv_91_V_V)" [S4_1/Compute.cpp:97]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_91_V_V, i8* %cnv_92_V_V)" [S4_1/Compute.cpp:99]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_91_V_V, i8* %cnv_92_V_V)" [S4_1/Compute.cpp:99]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_92_V_V, i32* %cnv_93PRL_V_V)" [S4_1/Compute.cpp:100]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_92_V_V, i32* %cnv_93PRL_V_V)" [S4_1/Compute.cpp:100]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_93PRL_V_V, i32* %cnv_94PRL_V_V)" [S4_1/Compute.cpp:101]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_93PRL_V_V, i32* %cnv_94PRL_V_V)" [S4_1/Compute.cpp:101]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_94PRL_V_V, i8* %outStr_V_V)" [S4_1/Compute.cpp:102]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_94PRL_V_V, i8* %outStr_V_V)" [S4_1/Compute.cpp:102]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %output1_V_V)" [S4_1/Compute.cpp:128]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %output1_V_V)" [S4_1/Compute.cpp:128]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str8) nounwind" [S4_1/Compute.cpp:92]   --->   Operation 52 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input1_V_V), !map !166"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output1_V_V), !map !170"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @computeS4_1_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_87_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str75, [1 x i8]* @p_str75, i32 2, i32 2, i8* %cnv_87_V_V, i8* %cnv_87_V_V)"   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [1 x i8]* @p_str81)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_88_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str82, [1 x i8]* @p_str82, i32 2, i32 2, i8* %cnv_88_V_V, i8* %cnv_88_V_V)"   --->   Operation 58 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_89PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str89, [1 x i8]* @p_str89, i32 2, i32 2, i32* %cnv_89PRL_V_V, i32* %cnv_89PRL_V_V)"   --->   Operation 60 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_89PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str90, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str94, [1 x i8]* @p_str95)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_90PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str96, [1 x i8]* @p_str96, i32 2, i32 2, i32* %cnv_90PRL_V_V, i32* %cnv_90PRL_V_V)"   --->   Operation 62 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_90PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_91_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str103, [1 x i8]* @p_str103, i32 2, i32 2, i8* %cnv_91_V_V, i8* %cnv_91_V_V)"   --->   Operation 64 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str104, i32 0, i32 0, [1 x i8]* @p_str105, [1 x i8]* @p_str106, [1 x i8]* @p_str107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str108, [1 x i8]* @p_str109)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_92_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 2, i32 2, i8* %cnv_92_V_V, i8* %cnv_92_V_V)"   --->   Operation 66 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_93PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str117, [1 x i8]* @p_str117, i32 2, i32 2, i32* %cnv_93PRL_V_V, i32* %cnv_93PRL_V_V)"   --->   Operation 68 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_93PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [1 x i8]* @p_str123)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_94PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str124, [1 x i8]* @p_str124, i32 2, i32 2, i32* %cnv_94PRL_V_V, i32* %cnv_94PRL_V_V)"   --->   Operation 70 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_94PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str125, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str130)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @outStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str131, [1 x i8]* @p_str131, i32 2, i32 2, i8* %outStr_V_V, i8* %outStr_V_V)"   --->   Operation 72 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str136, [1 x i8]* @p_str137)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [S4_1/Compute.cpp:23]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [S4_1/Compute.cpp:24]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [S4_1/Compute.cpp:132]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights20_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights20_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights21_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights21_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights21_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights21_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnv_87_V_V    (alloca              ) [ 00111111111111111111111]
cnv_88_V_V    (alloca              ) [ 00111111111111111111111]
cnv_89PRL_V_V (alloca              ) [ 00111111111111111111111]
cnv_90PRL_V_V (alloca              ) [ 00111111111111111111111]
cnv_91_V_V    (alloca              ) [ 00111111111111111111111]
cnv_92_V_V    (alloca              ) [ 00111111111111111111111]
cnv_93PRL_V_V (alloca              ) [ 00111111111111111111111]
cnv_94PRL_V_V (alloca              ) [ 00111111111111111111111]
outStr_V_V    (alloca              ) [ 00111111111111111111111]
StgValue_33   (call                ) [ 00000000000000000000000]
StgValue_35   (call                ) [ 00000000000000000000000]
StgValue_37   (call                ) [ 00000000000000000000000]
StgValue_39   (call                ) [ 00000000000000000000000]
StgValue_41   (call                ) [ 00000000000000000000000]
StgValue_43   (call                ) [ 00000000000000000000000]
StgValue_45   (call                ) [ 00000000000000000000000]
StgValue_47   (call                ) [ 00000000000000000000000]
StgValue_49   (call                ) [ 00000000000000000000000]
StgValue_51   (call                ) [ 00000000000000000000000]
StgValue_52   (specdataflowpipeline) [ 00000000000000000000000]
StgValue_53   (specbitsmap         ) [ 00000000000000000000000]
StgValue_54   (specbitsmap         ) [ 00000000000000000000000]
StgValue_55   (spectopmodule       ) [ 00000000000000000000000]
empty         (specchannel         ) [ 00000000000000000000000]
StgValue_57   (specinterface       ) [ 00000000000000000000000]
empty_11      (specchannel         ) [ 00000000000000000000000]
StgValue_59   (specinterface       ) [ 00000000000000000000000]
empty_12      (specchannel         ) [ 00000000000000000000000]
StgValue_61   (specinterface       ) [ 00000000000000000000000]
empty_13      (specchannel         ) [ 00000000000000000000000]
StgValue_63   (specinterface       ) [ 00000000000000000000000]
empty_14      (specchannel         ) [ 00000000000000000000000]
StgValue_65   (specinterface       ) [ 00000000000000000000000]
empty_15      (specchannel         ) [ 00000000000000000000000]
StgValue_67   (specinterface       ) [ 00000000000000000000000]
empty_16      (specchannel         ) [ 00000000000000000000000]
StgValue_69   (specinterface       ) [ 00000000000000000000000]
empty_17      (specchannel         ) [ 00000000000000000000000]
StgValue_71   (specinterface       ) [ 00000000000000000000000]
empty_18      (specchannel         ) [ 00000000000000000000000]
StgValue_73   (specinterface       ) [ 00000000000000000000000]
StgValue_74   (specinterface       ) [ 00000000000000000000000]
StgValue_75   (specinterface       ) [ 00000000000000000000000]
StgValue_76   (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights20_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights20_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights20_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights20_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights20_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights21_m_weights_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights21_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights21_m_weights_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights21_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights21_m_weights_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights21_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights21_m_weights_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights21_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ResizeStream.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv1DBuffer_new"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv1DMac_new"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu1D73"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthCo"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv1DBuffer_new.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv1DMac_new.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu1D"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthCo.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ResizeStream"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="computeS4_1_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_87_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_88_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_89PRL_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_90PRL_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_91_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_92_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_93PRL_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnv_94PRL_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStr_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="cnv_87_V_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_87_V_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cnv_88_V_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_88_V_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="cnv_89PRL_V_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_89PRL_V_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="cnv_90PRL_V_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_90PRL_V_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="cnv_91_V_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_91_V_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cnv_92_V_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_92_V_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cnv_93PRL_V_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_93PRL_V_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cnv_94PRL_V_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnv_94PRL_V_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="outStr_V_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outStr_V_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_Conv1DMac_new_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="5"/>
<pin id="255" dir="0" index="2" bw="32" slack="5"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="0" index="4" bw="7" slack="0"/>
<pin id="258" dir="0" index="5" bw="7" slack="0"/>
<pin id="259" dir="0" index="6" bw="7" slack="0"/>
<pin id="260" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_Conv1DMac_new_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="13"/>
<pin id="269" dir="0" index="2" bw="32" slack="13"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="0" index="4" bw="6" slack="0"/>
<pin id="272" dir="0" index="5" bw="7" slack="0"/>
<pin id="273" dir="0" index="6" bw="6" slack="0"/>
<pin id="274" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_Conv1DBuffer_new_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="3"/>
<pin id="283" dir="0" index="2" bw="8" slack="3"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_Conv1DBuffer_new_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="11"/>
<pin id="289" dir="0" index="2" bw="8" slack="11"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_StreamingDataWidthCo_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="9"/>
<pin id="295" dir="0" index="2" bw="8" slack="9"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/10 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_StreamingDataWidthCo_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="17"/>
<pin id="301" dir="0" index="2" bw="8" slack="17"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_ResizeStream_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="19"/>
<pin id="307" dir="0" index="2" bw="64" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/20 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_Relu1D73_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="7"/>
<pin id="314" dir="0" index="2" bw="32" slack="7"/>
<pin id="315" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_Relu1D_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="15"/>
<pin id="320" dir="0" index="2" bw="32" slack="15"/>
<pin id="321" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_46/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_ResizeStream_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="1"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="cnv_87_V_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cnv_87_V_V "/>
</bind>
</comp>

<comp id="336" class="1005" name="cnv_88_V_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="3"/>
<pin id="338" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="cnv_88_V_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="cnv_89PRL_V_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="5"/>
<pin id="344" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="cnv_89PRL_V_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="cnv_90PRL_V_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="7"/>
<pin id="350" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="cnv_90PRL_V_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="cnv_91_V_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="9"/>
<pin id="356" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="cnv_91_V_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="cnv_92_V_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="11"/>
<pin id="362" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="cnv_92_V_V "/>
</bind>
</comp>

<comp id="366" class="1005" name="cnv_93PRL_V_V_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="13"/>
<pin id="368" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="cnv_93PRL_V_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="cnv_94PRL_V_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="15"/>
<pin id="374" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="cnv_94PRL_V_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="outStr_V_V_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="17"/>
<pin id="380" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opset="outStr_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="264"><net_src comp="8" pin="0"/><net_sink comp="252" pin=5"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="252" pin=6"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="266" pin=5"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="266" pin=6"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="216" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="339"><net_src comp="220" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="345"><net_src comp="224" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="351"><net_src comp="228" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="357"><net_src comp="232" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="363"><net_src comp="236" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="369"><net_src comp="240" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="375"><net_src comp="244" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="381"><net_src comp="248" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="304" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output1_V_V | {20 21 }
 - Input state : 
	Port: computeS4_1 : input1_V_V | {2 3 }
	Port: computeS4_1 : weights20_m_weights_3 | {6 7 }
	Port: computeS4_1 : weights20_m_weights_2 | {6 7 }
	Port: computeS4_1 : weights20_m_weights_1 | {6 7 }
	Port: computeS4_1 : weights20_m_weights_s | {6 7 }
	Port: computeS4_1 : weights21_m_weights_3 | {14 15 }
	Port: computeS4_1 : weights21_m_weights_2 | {14 15 }
	Port: computeS4_1 : weights21_m_weights_1 | {14 15 }
	Port: computeS4_1 : weights21_m_weights_s | {14 15 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_Conv1DMac_new_fu_252     |    0    |    0    |  5.216  |   304   |   1737  |
|          |     grp_Conv1DMac_new_1_fu_266    |    0    |    0    |  5.216  |   291   |   1724  |
|          |    grp_Conv1DBuffer_new_fu_280    |    1    |    0    | 2.70325 |   170   |   323   |
|          |   grp_Conv1DBuffer_new_1_fu_286   |    1    |    0    | 2.70325 |   161   |   312   |
|   call   |  grp_StreamingDataWidthCo_fu_292  |    0    |    0    |  1.304  |   182   |   159   |
|          | grp_StreamingDataWidthCo_1_fu_298 |    0    |    0    |  1.304  |   182   |   159   |
|          |      grp_ResizeStream_fu_304      |    0    |    0    |  1.304  |   100   |    52   |
|          |        grp_Relu1D73_fu_311        |    0    |    0    |    0    |    33   |    67   |
|          |         grp_Relu1D_fu_317         |    0    |    0    |    0    |    33   |    67   |
|          |     grp_ResizeStream_1_fu_323     |    0    |    0    |    0    |    38   |    44   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    2    |    0    | 19.7505 |   1494  |   4644  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|weights20_m_weights_1|   14   |    0   |    0   |
|weights20_m_weights_2|   14   |    0   |    0   |
|weights20_m_weights_3|   12   |    0   |    0   |
|weights20_m_weights_s|   14   |    0   |    0   |
|weights21_m_weights_1|    7   |    0   |    0   |
|weights21_m_weights_2|    6   |    0   |    0   |
|weights21_m_weights_3|    6   |    0   |    0   |
|weights21_m_weights_s|    6   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   79   |    0   |    0   |
+---------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  cnv_87_V_V_reg_330 |    8   |
|  cnv_88_V_V_reg_336 |    8   |
|cnv_89PRL_V_V_reg_342|   32   |
|cnv_90PRL_V_V_reg_348|   32   |
|  cnv_91_V_V_reg_354 |    8   |
|  cnv_92_V_V_reg_360 |    8   |
|cnv_93PRL_V_V_reg_366|   32   |
|cnv_94PRL_V_V_reg_372|   32   |
|  outStr_V_V_reg_378 |    8   |
+---------------------+--------+
|        Total        |   168  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    0   |   19   |  1494  |  4644  |
|   Memory  |   79   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   81   |    0   |   19   |  1662  |  4644  |
+-----------+--------+--------+--------+--------+--------+
