

================================================================
== Vitis HLS Report for 'FFN_1'
================================================================
* Date:           Thu Oct  2 22:23:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241427|  21241427|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                                                   |                                                                |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                              Instance                             |                             Module                             |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +-------------------------------------------------------------------+----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0  |FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc  |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241426|  21241426|                                              no|
        |pull_tensor1d_U0                                                   |pull_tensor1d                                                   |       770|       770|   3.080 us|   3.080 us|       769|       769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        0|      -|       61|       82|     -|
|Instance             |        0|      9|     2870|     5377|     3|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      9|     2931|     5461|     3|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0  |FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc  |        0|   9|  2847|  5322|    3|
    |pull_tensor1d_U0                                                   |pull_tensor1d                                                   |        0|   0|    23|    55|    0|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                                |        0|   9|  2870|  5377|    3|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+----+----+-----+------+-----+---------+
    |    Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------+---------+----+----+-----+------+-----+---------+
    |res_strm_U  |        0|  61|   0|    -|    64|   32|     2048|
    +------------+---------+----+----+-----+------+-----+---------+
    |Total       |        0|  61|   0|    0|    64|   32|     2048|
    +------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|m_axi_gmem2_0_AWVALID                        |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWREADY                        |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWADDR                         |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWID                           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWLEN                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWBURST                        |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK                         |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE                        |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWPROT                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWQOS                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWREGION                       |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWUSER                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WVALID                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WREADY                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WDATA                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WSTRB                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WLAST                          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WID                            |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WUSER                          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARVALID                        |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARREADY                        |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARADDR                         |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARID                           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARLEN                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARBURST                        |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK                         |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE                        |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARPROT                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARQOS                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARREGION                       |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARUSER                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RVALID                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RREADY                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RDATA                          |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RLAST                          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RID                            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM                       |   in|   13|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RUSER                          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RRESP                          |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BVALID                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BREADY                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BRESP                          |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BID                            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BUSER                          |   in|    1|       m_axi|                               gmem2|       pointer|
|W1_vec                                       |   in|   64|     ap_none|                              W1_vec|        scalar|
|W1_vec_ap_vld                                |   in|    1|     ap_none|                              W1_vec|        scalar|
|W2_vec                                       |   in|   64|     ap_none|                              W2_vec|        scalar|
|W2_vec_ap_vld                                |   in|    1|     ap_none|                              W2_vec|        scalar|
|W3_vec                                       |   in|   64|     ap_none|                              W3_vec|        scalar|
|W3_vec_ap_vld                                |   in|    1|     ap_none|                              W3_vec|        scalar|
|ffn_input_address0                           |  out|    7|   ap_memory|                           ffn_input|         array|
|ffn_input_ce0                                |  out|    1|   ap_memory|                           ffn_input|         array|
|ffn_input_d0                                 |  out|   32|   ap_memory|                           ffn_input|         array|
|ffn_input_q0                                 |   in|   32|   ap_memory|                           ffn_input|         array|
|ffn_input_we0                                |  out|    1|   ap_memory|                           ffn_input|         array|
|ffn_input_address1                           |  out|    7|   ap_memory|                           ffn_input|         array|
|ffn_input_ce1                                |  out|    1|   ap_memory|                           ffn_input|         array|
|ffn_input_d1                                 |  out|   32|   ap_memory|                           ffn_input|         array|
|ffn_input_q1                                 |   in|   32|   ap_memory|                           ffn_input|         array|
|ffn_input_we1                                |  out|    1|   ap_memory|                           ffn_input|         array|
|ffn_input_44_address0                        |  out|    7|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_ce0                             |  out|    1|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_d0                              |  out|   32|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_q0                              |   in|   32|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_we0                             |  out|    1|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_address1                        |  out|    7|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_ce1                             |  out|    1|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_d1                              |  out|   32|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_q1                              |   in|   32|   ap_memory|                        ffn_input_44|         array|
|ffn_input_44_we1                             |  out|    1|   ap_memory|                        ffn_input_44|         array|
|ffn_input_45_address0                        |  out|    7|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_ce0                             |  out|    1|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_d0                              |  out|   32|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_q0                              |   in|   32|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_we0                             |  out|    1|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_address1                        |  out|    7|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_ce1                             |  out|    1|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_d1                              |  out|   32|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_q1                              |   in|   32|   ap_memory|                        ffn_input_45|         array|
|ffn_input_45_we1                             |  out|    1|   ap_memory|                        ffn_input_45|         array|
|ffn_input_46_address0                        |  out|    7|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_ce0                             |  out|    1|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_d0                              |  out|   32|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_q0                              |   in|   32|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_we0                             |  out|    1|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_address1                        |  out|    7|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_ce1                             |  out|    1|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_d1                              |  out|   32|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_q1                              |   in|   32|   ap_memory|                        ffn_input_46|         array|
|ffn_input_46_we1                             |  out|    1|   ap_memory|                        ffn_input_46|         array|
|ffn_input_47_address0                        |  out|    7|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_ce0                             |  out|    1|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_d0                              |  out|   32|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_q0                              |   in|   32|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_we0                             |  out|    1|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_address1                        |  out|    7|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_ce1                             |  out|    1|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_d1                              |  out|   32|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_q1                              |   in|   32|   ap_memory|                        ffn_input_47|         array|
|ffn_input_47_we1                             |  out|    1|   ap_memory|                        ffn_input_47|         array|
|ffn_input_48_address0                        |  out|    7|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_ce0                             |  out|    1|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_d0                              |  out|   32|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_q0                              |   in|   32|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_we0                             |  out|    1|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_address1                        |  out|    7|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_ce1                             |  out|    1|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_d1                              |  out|   32|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_q1                              |   in|   32|   ap_memory|                        ffn_input_48|         array|
|ffn_input_48_we1                             |  out|    1|   ap_memory|                        ffn_input_48|         array|
|ffn_input_49_address0                        |  out|    7|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_ce0                             |  out|    1|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_d0                              |  out|   32|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_q0                              |   in|   32|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_we0                             |  out|    1|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_address1                        |  out|    7|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_ce1                             |  out|    1|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_d1                              |  out|   32|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_q1                              |   in|   32|   ap_memory|                        ffn_input_49|         array|
|ffn_input_49_we1                             |  out|    1|   ap_memory|                        ffn_input_49|         array|
|ffn_input_50_address0                        |  out|    7|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_ce0                             |  out|    1|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_d0                              |  out|   32|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_q0                              |   in|   32|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_we0                             |  out|    1|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_address1                        |  out|    7|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_ce1                             |  out|    1|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_d1                              |  out|   32|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_q1                              |   in|   32|   ap_memory|                        ffn_input_50|         array|
|ffn_input_50_we1                             |  out|    1|   ap_memory|                        ffn_input_50|         array|
|p_ZZ11llama_layerE11norm_output_10_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_11_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_12_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_13_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_14_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_15_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|norm_output_address0                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce0                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_d0                               |  out|   32|   ap_memory|                         norm_output|         array|
|norm_output_q0                               |   in|   32|   ap_memory|                         norm_output|         array|
|norm_output_we0                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_address1                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_d1                               |  out|   32|   ap_memory|                         norm_output|         array|
|norm_output_q1                               |   in|   32|   ap_memory|                         norm_output|         array|
|norm_output_we1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_35_address0                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce0                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_d0                            |  out|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_q0                            |   in|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_we0                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_address1                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_d1                            |  out|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_q1                            |   in|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_we1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_36_address0                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce0                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_d0                            |  out|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_q0                            |   in|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_we0                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_address1                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_d1                            |  out|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_q1                            |   in|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_we1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_37_address0                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce0                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_d0                            |  out|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_q0                            |   in|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_we0                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_address1                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_d1                            |  out|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_q1                            |   in|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_we1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_38_address0                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce0                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_d0                            |  out|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_q0                            |   in|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_we0                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_address1                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_d1                            |  out|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_q1                            |   in|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_we1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_39_address0                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce0                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_d0                            |  out|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_q0                            |   in|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_we0                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_address1                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_d1                            |  out|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_q1                            |   in|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_we1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_40_address0                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce0                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_d0                            |  out|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_q0                            |   in|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_we0                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_address1                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_d1                            |  out|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_q1                            |   in|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_we1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_41_address0                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce0                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_d0                            |  out|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_q0                            |   in|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_we0                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_address1                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_d1                            |  out|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_q1                            |   in|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_we1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_42_address0                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce0                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_d0                            |  out|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_q0                            |   in|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_we0                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_address1                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_d1                            |  out|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_q1                            |   in|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_we1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_43_address0                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce0                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_d0                            |  out|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_q0                            |   in|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_we0                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_address1                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_d1                            |  out|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_q1                            |   in|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_we1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                               FFN.1|  return value|
|ap_continue                                  |   in|    1|  ap_ctrl_hs|                               FFN.1|  return value|
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+

