==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:15:51 ; elapsed = 00:22:38 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1965 ; free virtual = 11300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:15:51 ; elapsed = 00:22:38 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1965 ; free virtual = 11300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:15:53 ; elapsed = 00:22:39 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1967 ; free virtual = 11305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_28_div9' (test.cpp:7674) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:7698) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:7729) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:7731) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7673: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:15:53 ; elapsed = 00:22:40 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1955 ; free virtual = 11295
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7670) in function 'int_28_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div9' into 'operator_int_28_div9' (test.cpp:7682) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:7698) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:7729) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:7731) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7711:7) in function 'operator_float_div9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7712:8) to (test.cpp:7730:3) in function 'operator_float_div9'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:53 ; elapsed = 00:22:40 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1917 ; free virtual = 11259
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:54 ; elapsed = 00:22:40 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1914 ; free virtual = 11256
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div9/in' to 'operator_float_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 226.23 seconds; current allocated memory: 440.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 441.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (29.069ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_6_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_11', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7674->test.cpp:7682->test.cpp:7729) to 'lut_div9_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7698) ('new_mant.V', test.cpp:7729) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 441.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 441.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 442.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 444.322 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:55 ; elapsed = 00:22:42 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1912 ; free virtual = 11257
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:08:44 ; elapsed = 00:18:43 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2149 ; free virtual = 10259
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:08:44 ; elapsed = 00:18:43 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2149 ; free virtual = 10259
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:45 ; elapsed = 00:18:44 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2149 ; free virtual = 10261
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_28_div9' (test.cpp:572) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div9' into 'operator_int_28_div9' (test.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:594) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:623) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:628) automatically.
WARNING: [SYNCHK 200-23] test.cpp:571: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:08:45 ; elapsed = 00:18:44 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2147 ; free virtual = 10261
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_28_div9' (test.cpp:572) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div9' into 'operator_int_28_div9' (test.cpp:579) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:594) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:623) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:628) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:570:6) in function 'operator_float_div9'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:45 ; elapsed = 00:18:44 . Memory (MB): peak = 629.109 ; gain = 256.504 ; free physical = 2118 ; free virtual = 10232
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:45 ; elapsed = 00:18:44 . Memory (MB): peak = 629.109 ; gain = 256.504 ; free physical = 2115 ; free virtual = 10230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div9/in' to 'operator_float_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.76 seconds; current allocated memory: 274.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 274.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_r2' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_r3' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_q0' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_q1' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_lshr_28ns_5ns_28_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 275.443 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:46 ; elapsed = 00:18:46 . Memory (MB): peak = 629.109 ; gain = 256.504 ; free physical = 2110 ; free virtual = 10228
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:40 ; elapsed = 00:15:39 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2087 ; free virtual = 9720
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:40 ; elapsed = 00:15:39 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2087 ; free virtual = 9720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:41 ; elapsed = 00:15:40 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2090 ; free virtual = 9720
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:701) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:730) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:735) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:41 ; elapsed = 00:15:40 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2090 ; free virtual = 9721
INFO: [XFORM 203-602] Inlining function 'int_28_div9' into 'operator_int_28_div9' (test.cpp:686) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div9' (test.cpp:701) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div9' into 'operator_float_div9' (test.cpp:730) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div9' (test.cpp:735) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:736:3) in function 'operator_float_div9'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:41 ; elapsed = 00:15:41 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2072 ; free virtual = 9698
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:41 ; elapsed = 00:15:41 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2063 ; free virtual = 9694
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div9/in' to 'operator_float_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 230.97 seconds; current allocated memory: 252.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 252.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 252.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 253.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div9_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 254.989 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:43 ; elapsed = 00:15:43 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2053 ; free virtual = 9684
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
