#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55d54eb7bf30 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x55d54ebbcca0_0 .var "clk", 0 0;
v0x55d54ebbcd60_0 .net "dataadr", 31 0, v0x55d54ebadea0_0;  1 drivers
v0x55d54ebbce20_0 .net "memwrite", 0 0, L_0x55d54ebbe3d0;  1 drivers
v0x55d54ebbcec0_0 .var "reset", 0 0;
v0x55d54ebbcf60_0 .net "writedata", 31 0, v0x55d54ebadde0_0;  1 drivers
S_0x55d54eb6bd10 .scope module, "dut" "top" 2 8, 3 5 0, S_0x55d54eb7bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x55d54ebbc420_0 .net "ALUOut", 31 0, v0x55d54ebadea0_0;  alias, 1 drivers
v0x55d54ebbc500_0 .net "MemWrite", 0 0, L_0x55d54ebbe3d0;  alias, 1 drivers
v0x55d54ebbc650_0 .net "ReadData", 31 0, L_0x55d54ebd16c0;  1 drivers
v0x55d54ebbc780_0 .net "WriteData", 31 0, v0x55d54ebadde0_0;  alias, 1 drivers
v0x55d54ebbc8b0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  1 drivers
v0x55d54ebbc950_0 .net "instr", 31 0, v0x55d54eba6b00_0;  1 drivers
v0x55d54ebbcaa0_0 .net "pc", 31 0, v0x55d54ebb5070_0;  1 drivers
v0x55d54ebbcb60_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  1 drivers
S_0x55d54eb842f0 .scope module, "dmem" "dmem" 3 12, 4 1 0, S_0x55d54eb6bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x55d54ebd16c0 .functor BUFZ 32, L_0x55d54ebd3030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d54eb6fe60 .array "RAM", 0 63, 31 0;
v0x55d54eb6b980_0 .net *"_ivl_0", 31 0, L_0x55d54ebd3030;  1 drivers
v0x55d54eb68f10_0 .net *"_ivl_3", 29 0, L_0x55d54ebd30d0;  1 drivers
v0x55d54eb6ac70_0 .net "a", 31 0, v0x55d54ebadea0_0;  alias, 1 drivers
v0x55d54eb69e40_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eb6e0a0_0 .net "rd", 31 0, L_0x55d54ebd16c0;  alias, 1 drivers
v0x55d54eb6dc70_0 .net "wd", 31 0, v0x55d54ebadde0_0;  alias, 1 drivers
v0x55d54eba5d40_0 .net "we", 0 0, L_0x55d54ebbe3d0;  alias, 1 drivers
E_0x55d54eb322c0 .event negedge, v0x55d54eb69e40_0;
E_0x55d54eb31fc0 .event posedge, v0x55d54eb69e40_0;
L_0x55d54ebd3030 .array/port v0x55d54eb6fe60, L_0x55d54ebd30d0;
L_0x55d54ebd30d0 .part v0x55d54ebadea0_0, 2, 30;
S_0x55d54eb896e0 .scope module, "imem" "imem" 3 13, 5 1 0, S_0x55d54eb6bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
v0x55d54eba6140 .array "RAM", 0 63, 31 0;
v0x55d54eba6a20_0 .net "a", 31 0, v0x55d54ebb5070_0;  alias, 1 drivers
v0x55d54eba6b00_0 .var "rd", 31 0;
v0x55d54eba6140_0 .array/port v0x55d54eba6140, 0;
v0x55d54eba6140_1 .array/port v0x55d54eba6140, 1;
v0x55d54eba6140_2 .array/port v0x55d54eba6140, 2;
E_0x55d54eb98210/0 .event edge, v0x55d54eba6a20_0, v0x55d54eba6140_0, v0x55d54eba6140_1, v0x55d54eba6140_2;
v0x55d54eba6140_3 .array/port v0x55d54eba6140, 3;
v0x55d54eba6140_4 .array/port v0x55d54eba6140, 4;
v0x55d54eba6140_5 .array/port v0x55d54eba6140, 5;
v0x55d54eba6140_6 .array/port v0x55d54eba6140, 6;
E_0x55d54eb98210/1 .event edge, v0x55d54eba6140_3, v0x55d54eba6140_4, v0x55d54eba6140_5, v0x55d54eba6140_6;
v0x55d54eba6140_7 .array/port v0x55d54eba6140, 7;
v0x55d54eba6140_8 .array/port v0x55d54eba6140, 8;
v0x55d54eba6140_9 .array/port v0x55d54eba6140, 9;
v0x55d54eba6140_10 .array/port v0x55d54eba6140, 10;
E_0x55d54eb98210/2 .event edge, v0x55d54eba6140_7, v0x55d54eba6140_8, v0x55d54eba6140_9, v0x55d54eba6140_10;
v0x55d54eba6140_11 .array/port v0x55d54eba6140, 11;
v0x55d54eba6140_12 .array/port v0x55d54eba6140, 12;
v0x55d54eba6140_13 .array/port v0x55d54eba6140, 13;
v0x55d54eba6140_14 .array/port v0x55d54eba6140, 14;
E_0x55d54eb98210/3 .event edge, v0x55d54eba6140_11, v0x55d54eba6140_12, v0x55d54eba6140_13, v0x55d54eba6140_14;
v0x55d54eba6140_15 .array/port v0x55d54eba6140, 15;
v0x55d54eba6140_16 .array/port v0x55d54eba6140, 16;
v0x55d54eba6140_17 .array/port v0x55d54eba6140, 17;
v0x55d54eba6140_18 .array/port v0x55d54eba6140, 18;
E_0x55d54eb98210/4 .event edge, v0x55d54eba6140_15, v0x55d54eba6140_16, v0x55d54eba6140_17, v0x55d54eba6140_18;
v0x55d54eba6140_19 .array/port v0x55d54eba6140, 19;
v0x55d54eba6140_20 .array/port v0x55d54eba6140, 20;
v0x55d54eba6140_21 .array/port v0x55d54eba6140, 21;
v0x55d54eba6140_22 .array/port v0x55d54eba6140, 22;
E_0x55d54eb98210/5 .event edge, v0x55d54eba6140_19, v0x55d54eba6140_20, v0x55d54eba6140_21, v0x55d54eba6140_22;
v0x55d54eba6140_23 .array/port v0x55d54eba6140, 23;
v0x55d54eba6140_24 .array/port v0x55d54eba6140, 24;
v0x55d54eba6140_25 .array/port v0x55d54eba6140, 25;
v0x55d54eba6140_26 .array/port v0x55d54eba6140, 26;
E_0x55d54eb98210/6 .event edge, v0x55d54eba6140_23, v0x55d54eba6140_24, v0x55d54eba6140_25, v0x55d54eba6140_26;
v0x55d54eba6140_27 .array/port v0x55d54eba6140, 27;
v0x55d54eba6140_28 .array/port v0x55d54eba6140, 28;
v0x55d54eba6140_29 .array/port v0x55d54eba6140, 29;
v0x55d54eba6140_30 .array/port v0x55d54eba6140, 30;
E_0x55d54eb98210/7 .event edge, v0x55d54eba6140_27, v0x55d54eba6140_28, v0x55d54eba6140_29, v0x55d54eba6140_30;
v0x55d54eba6140_31 .array/port v0x55d54eba6140, 31;
v0x55d54eba6140_32 .array/port v0x55d54eba6140, 32;
v0x55d54eba6140_33 .array/port v0x55d54eba6140, 33;
v0x55d54eba6140_34 .array/port v0x55d54eba6140, 34;
E_0x55d54eb98210/8 .event edge, v0x55d54eba6140_31, v0x55d54eba6140_32, v0x55d54eba6140_33, v0x55d54eba6140_34;
v0x55d54eba6140_35 .array/port v0x55d54eba6140, 35;
v0x55d54eba6140_36 .array/port v0x55d54eba6140, 36;
v0x55d54eba6140_37 .array/port v0x55d54eba6140, 37;
v0x55d54eba6140_38 .array/port v0x55d54eba6140, 38;
E_0x55d54eb98210/9 .event edge, v0x55d54eba6140_35, v0x55d54eba6140_36, v0x55d54eba6140_37, v0x55d54eba6140_38;
v0x55d54eba6140_39 .array/port v0x55d54eba6140, 39;
v0x55d54eba6140_40 .array/port v0x55d54eba6140, 40;
v0x55d54eba6140_41 .array/port v0x55d54eba6140, 41;
v0x55d54eba6140_42 .array/port v0x55d54eba6140, 42;
E_0x55d54eb98210/10 .event edge, v0x55d54eba6140_39, v0x55d54eba6140_40, v0x55d54eba6140_41, v0x55d54eba6140_42;
v0x55d54eba6140_43 .array/port v0x55d54eba6140, 43;
v0x55d54eba6140_44 .array/port v0x55d54eba6140, 44;
v0x55d54eba6140_45 .array/port v0x55d54eba6140, 45;
v0x55d54eba6140_46 .array/port v0x55d54eba6140, 46;
E_0x55d54eb98210/11 .event edge, v0x55d54eba6140_43, v0x55d54eba6140_44, v0x55d54eba6140_45, v0x55d54eba6140_46;
v0x55d54eba6140_47 .array/port v0x55d54eba6140, 47;
v0x55d54eba6140_48 .array/port v0x55d54eba6140, 48;
v0x55d54eba6140_49 .array/port v0x55d54eba6140, 49;
v0x55d54eba6140_50 .array/port v0x55d54eba6140, 50;
E_0x55d54eb98210/12 .event edge, v0x55d54eba6140_47, v0x55d54eba6140_48, v0x55d54eba6140_49, v0x55d54eba6140_50;
v0x55d54eba6140_51 .array/port v0x55d54eba6140, 51;
v0x55d54eba6140_52 .array/port v0x55d54eba6140, 52;
v0x55d54eba6140_53 .array/port v0x55d54eba6140, 53;
v0x55d54eba6140_54 .array/port v0x55d54eba6140, 54;
E_0x55d54eb98210/13 .event edge, v0x55d54eba6140_51, v0x55d54eba6140_52, v0x55d54eba6140_53, v0x55d54eba6140_54;
v0x55d54eba6140_55 .array/port v0x55d54eba6140, 55;
v0x55d54eba6140_56 .array/port v0x55d54eba6140, 56;
v0x55d54eba6140_57 .array/port v0x55d54eba6140, 57;
v0x55d54eba6140_58 .array/port v0x55d54eba6140, 58;
E_0x55d54eb98210/14 .event edge, v0x55d54eba6140_55, v0x55d54eba6140_56, v0x55d54eba6140_57, v0x55d54eba6140_58;
v0x55d54eba6140_59 .array/port v0x55d54eba6140, 59;
v0x55d54eba6140_60 .array/port v0x55d54eba6140, 60;
v0x55d54eba6140_61 .array/port v0x55d54eba6140, 61;
v0x55d54eba6140_62 .array/port v0x55d54eba6140, 62;
E_0x55d54eb98210/15 .event edge, v0x55d54eba6140_59, v0x55d54eba6140_60, v0x55d54eba6140_61, v0x55d54eba6140_62;
v0x55d54eba6140_63 .array/port v0x55d54eba6140, 63;
E_0x55d54eb98210/16 .event edge, v0x55d54eba6140_63;
E_0x55d54eb98210 .event/or E_0x55d54eb98210/0, E_0x55d54eb98210/1, E_0x55d54eb98210/2, E_0x55d54eb98210/3, E_0x55d54eb98210/4, E_0x55d54eb98210/5, E_0x55d54eb98210/6, E_0x55d54eb98210/7, E_0x55d54eb98210/8, E_0x55d54eb98210/9, E_0x55d54eb98210/10, E_0x55d54eb98210/11, E_0x55d54eb98210/12, E_0x55d54eb98210/13, E_0x55d54eb98210/14, E_0x55d54eb98210/15, E_0x55d54eb98210/16;
S_0x55d54eba6c20 .scope module, "riscv" "riscv" 3 11, 6 4 0, S_0x55d54eb6bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "ALUOut";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 1 "MemWrite";
v0x55d54ebbb3f0_0 .net "ALUControl", 2 0, v0x55d54eba7ce0_0;  1 drivers
v0x55d54ebbb4d0_0 .net "ALUOut", 31 0, v0x55d54ebadea0_0;  alias, 1 drivers
v0x55d54ebbb620_0 .net "ALUSrcE", 0 0, L_0x55d54ebbdf90;  1 drivers
v0x55d54ebbb750_0 .net "ByteD", 0 0, L_0x55d54ebbd8c0;  1 drivers
v0x55d54ebbb880_0 .net "ByteW", 0 0, L_0x55d54ebbea20;  1 drivers
v0x55d54ebbb9b0_0 .net "LoadD", 0 0, L_0x55d54ebbd820;  1 drivers
v0x55d54ebbbae0_0 .net "MemWrite", 0 0, L_0x55d54ebbe3d0;  alias, 1 drivers
v0x55d54ebbbb80_0 .net "MemtoRegW", 0 0, L_0x55d54ebbec00;  1 drivers
v0x55d54ebbbcb0_0 .net "ReadData", 31 0, L_0x55d54ebd16c0;  alias, 1 drivers
v0x55d54ebbbde0_0 .net "RegWrite", 0 0, L_0x55d54ebbe980;  1 drivers
v0x55d54ebbbf10_0 .net "WriteData", 31 0, v0x55d54ebadde0_0;  alias, 1 drivers
v0x55d54ebbbfd0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebbc070_0 .net "instr", 31 0, v0x55d54eba6b00_0;  alias, 1 drivers
v0x55d54ebbc130_0 .net "pc", 31 0, v0x55d54ebb5070_0;  alias, 1 drivers
v0x55d54ebbc280_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
L_0x55d54ebbeca0 .part v0x55d54eba6b00_0, 0, 7;
L_0x55d54ebbed90 .part v0x55d54eba6b00_0, 12, 3;
L_0x55d54ebbee80 .part v0x55d54eba6b00_0, 25, 7;
S_0x55d54eba6e50 .scope module, "c" "controller" 6 15, 7 4 0, S_0x55d54eba6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "LoadD";
    .port_info 8 /OUTPUT 1 "ByteD";
    .port_info 9 /OUTPUT 1 "ALUSrcE";
    .port_info 10 /OUTPUT 1 "ByteW";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 3 "ALUControl";
v0x55d54ebabbd0_0 .net "ALUControl", 2 0, v0x55d54eba7ce0_0;  alias, 1 drivers
v0x55d54ebabcb0_0 .net "ALUSrcE", 0 0, L_0x55d54ebbdf90;  alias, 1 drivers
v0x55d54ebabd70_0 .net "ByteD", 0 0, L_0x55d54ebbd8c0;  alias, 1 drivers
v0x55d54ebabe70_0 .net "ByteW", 0 0, L_0x55d54ebbea20;  alias, 1 drivers
v0x55d54ebabf40_0 .net "LoadD", 0 0, L_0x55d54ebbd820;  alias, 1 drivers
v0x55d54ebac030_0 .net "MemWrite", 0 0, L_0x55d54ebbe3d0;  alias, 1 drivers
v0x55d54ebac120_0 .net "MemtoRegW", 0 0, L_0x55d54ebbec00;  alias, 1 drivers
v0x55d54ebac1c0_0 .net "RegWrite", 0 0, L_0x55d54ebbe980;  alias, 1 drivers
v0x55d54ebac290_0 .net "aluop", 1 0, L_0x55d54ebbd490;  1 drivers
v0x55d54ebac330_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebac3d0_0 .net "funct3", 2 0, L_0x55d54ebbed90;  1 drivers
v0x55d54ebac470_0 .net "funct7", 6 0, L_0x55d54ebbee80;  1 drivers
v0x55d54ebac540_0 .net "opcode", 6 0, L_0x55d54ebbeca0;  1 drivers
v0x55d54ebac610_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
S_0x55d54eba7030 .scope module, "aludec" "aludec" 7 15, 8 1 0, S_0x55d54eba6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v0x55d54eba7ef0_0 .net "alucontrolD", 2 0, v0x55d54eba76a0_0;  1 drivers
v0x55d54eba8000_0 .net "alucontrolE", 2 0, v0x55d54eba7ce0_0;  alias, 1 drivers
v0x55d54eba80c0_0 .var "alucontrolF", 2 0;
v0x55d54eba81c0_0 .net "aluop", 1 0, L_0x55d54ebbd490;  alias, 1 drivers
v0x55d54eba8260_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba8350_0 .net "funct7", 6 0, L_0x55d54ebbee80;  alias, 1 drivers
v0x55d54eba8430_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
E_0x55d54eb98250 .event edge, v0x55d54eba8430_0, v0x55d54eba81c0_0, v0x55d54eba8350_0;
S_0x55d54eba72d0 .scope module, "cregD" "creg" 8 22, 9 1 0, S_0x55d54eba7030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "controls_";
    .port_info 2 /OUTPUT 3 "controls";
P_0x55d54eba74d0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000011>;
v0x55d54eba75e0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba76a0_0 .var "controls", 2 0;
v0x55d54eba7760_0 .net "controls_", 2 0, v0x55d54eba80c0_0;  1 drivers
S_0x55d54eba78d0 .scope module, "cregE" "creg" 8 23, 9 1 0, S_0x55d54eba7030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "controls_";
    .port_info 2 /OUTPUT 3 "controls";
P_0x55d54eba7ab0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000011>;
v0x55d54eba7bd0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba7ce0_0 .var "controls", 2 0;
v0x55d54eba7dc0_0 .net "controls_", 2 0, v0x55d54eba76a0_0;  alias, 1 drivers
S_0x55d54eba8590 .scope module, "maindec" "maindec" 7 13, 10 3 0, S_0x55d54eba6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /OUTPUT 1 "RegWriteW";
    .port_info 5 /OUTPUT 1 "MemWriteM";
    .port_info 6 /OUTPUT 1 "LoadD";
    .port_info 7 /OUTPUT 1 "ByteD";
    .port_info 8 /OUTPUT 1 "ALUSrcE";
    .port_info 9 /OUTPUT 1 "ByteW";
    .port_info 10 /OUTPUT 1 "MemtoRegW";
    .port_info 11 /OUTPUT 2 "aluop";
v0x55d54ebaa180_0 .net "ALUSrcD", 0 0, L_0x55d54ebbd9d0;  1 drivers
v0x55d54ebaa240_0 .net "ALUSrcE", 0 0, L_0x55d54ebbdf90;  alias, 1 drivers
v0x55d54ebaa300_0 .net "ALUSrcF", 0 0, L_0x55d54ebbd310;  1 drivers
v0x55d54ebaa3d0_0 .net "ByteD", 0 0, L_0x55d54ebbd8c0;  alias, 1 drivers
v0x55d54ebaa490_0 .net "ByteE", 0 0, L_0x55d54ebbde50;  1 drivers
v0x55d54ebaa5a0_0 .net "ByteF", 0 0, L_0x55d54ebbd1e0;  1 drivers
v0x55d54ebaa660_0 .net "ByteM", 0 0, L_0x55d54ebbe4c0;  1 drivers
v0x55d54ebaa720_0 .net "ByteW", 0 0, L_0x55d54ebbea20;  alias, 1 drivers
v0x55d54ebaa7e0_0 .net "LoadD", 0 0, L_0x55d54ebbd820;  alias, 1 drivers
v0x55d54ebaa8a0_0 .net "LoadF", 0 0, L_0x55d54ebbd140;  1 drivers
v0x55d54ebaa960_0 .net "MemWriteD", 0 0, L_0x55d54ebbd720;  1 drivers
v0x55d54ebaaa20_0 .net "MemWriteE", 0 0, L_0x55d54ebbdd60;  1 drivers
v0x55d54ebaaae0_0 .net "MemWriteF", 0 0, L_0x55d54ebbd0a0;  1 drivers
v0x55d54ebaaba0_0 .net "MemWriteM", 0 0, L_0x55d54ebbe3d0;  alias, 1 drivers
v0x55d54ebaac40_0 .net "MemtoRegD", 0 0, L_0x55d54ebbda70;  1 drivers
v0x55d54ebaace0_0 .net "MemtoRegE", 0 0, L_0x55d54ebbe030;  1 drivers
v0x55d54ebaada0_0 .net "MemtoRegF", 0 0, L_0x55d54ebbd3b0;  1 drivers
v0x55d54ebaae60_0 .net "MemtoRegM", 0 0, L_0x55d54ebbe630;  1 drivers
v0x55d54ebaaf20_0 .net "MemtoRegW", 0 0, L_0x55d54ebbec00;  alias, 1 drivers
v0x55d54ebaafe0_0 .net "RegWriteD", 0 0, L_0x55d54ebbd680;  1 drivers
v0x55d54ebab0a0_0 .net "RegWriteE", 0 0, L_0x55d54ebbdc30;  1 drivers
v0x55d54ebab160_0 .net "RegWriteF", 0 0, L_0x55d54ebbd000;  1 drivers
v0x55d54ebab220_0 .net "RegWriteM", 0 0, L_0x55d54ebbe270;  1 drivers
v0x55d54ebab2e0_0 .net "RegWriteW", 0 0, L_0x55d54ebbe980;  alias, 1 drivers
v0x55d54ebab3a0_0 .net *"_ivl_9", 7 0, v0x55d54ebab720_0;  1 drivers
v0x55d54ebab480_0 .net "aluop", 1 0, L_0x55d54ebbd490;  alias, 1 drivers
v0x55d54ebab570_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebab720_0 .var "controls", 7 0;
v0x55d54ebab7e0_0 .net "funct", 2 0, L_0x55d54ebbed90;  alias, 1 drivers
v0x55d54ebab8c0_0 .net "opcode", 6 0, L_0x55d54ebbeca0;  alias, 1 drivers
v0x55d54ebab9a0_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
E_0x55d54eb98290 .event edge, v0x55d54eba8430_0, v0x55d54ebab8c0_0, v0x55d54ebab7e0_0;
L_0x55d54ebbd000 .part v0x55d54ebab720_0, 7, 1;
L_0x55d54ebbd0a0 .part v0x55d54ebab720_0, 6, 1;
L_0x55d54ebbd140 .part v0x55d54ebab720_0, 5, 1;
L_0x55d54ebbd1e0 .part v0x55d54ebab720_0, 4, 1;
L_0x55d54ebbd310 .part v0x55d54ebab720_0, 3, 1;
L_0x55d54ebbd3b0 .part v0x55d54ebab720_0, 2, 1;
L_0x55d54ebbd490 .part v0x55d54ebab720_0, 0, 2;
LS_0x55d54ebbd5a0_0_0 .concat [ 1 1 1 1], L_0x55d54ebbd3b0, L_0x55d54ebbd310, L_0x55d54ebbd1e0, L_0x55d54ebbd140;
LS_0x55d54ebbd5a0_0_4 .concat [ 1 1 0 0], L_0x55d54ebbd0a0, L_0x55d54ebbd000;
L_0x55d54ebbd5a0 .concat [ 4 2 0 0], LS_0x55d54ebbd5a0_0_0, LS_0x55d54ebbd5a0_0_4;
L_0x55d54ebbd680 .part v0x55d54eba9920_0, 5, 1;
L_0x55d54ebbd720 .part v0x55d54eba9920_0, 4, 1;
L_0x55d54ebbd820 .part v0x55d54eba9920_0, 3, 1;
L_0x55d54ebbd8c0 .part v0x55d54eba9920_0, 2, 1;
L_0x55d54ebbd9d0 .part v0x55d54eba9920_0, 1, 1;
L_0x55d54ebbda70 .part v0x55d54eba9920_0, 0, 1;
LS_0x55d54ebbdb90_0_0 .concat [ 1 1 1 1], L_0x55d54ebbda70, L_0x55d54ebbd9d0, L_0x55d54ebbd8c0, L_0x55d54ebbd720;
LS_0x55d54ebbdb90_0_4 .concat [ 1 0 0 0], L_0x55d54ebbd680;
L_0x55d54ebbdb90 .concat [ 4 1 0 0], LS_0x55d54ebbdb90_0_0, LS_0x55d54ebbdb90_0_4;
L_0x55d54ebbdc30 .part v0x55d54eba8cb0_0, 4, 1;
L_0x55d54ebbdd60 .part v0x55d54eba8cb0_0, 3, 1;
L_0x55d54ebbde50 .part v0x55d54eba8cb0_0, 2, 1;
L_0x55d54ebbdf90 .part v0x55d54eba8cb0_0, 1, 1;
L_0x55d54ebbe030 .part v0x55d54eba8cb0_0, 0, 1;
L_0x55d54ebbdef0 .concat [ 1 1 1 1], L_0x55d54ebbe030, L_0x55d54ebbde50, L_0x55d54ebbdd60, L_0x55d54ebbdc30;
L_0x55d54ebbe270 .part v0x55d54eba9300_0, 3, 1;
L_0x55d54ebbe3d0 .part v0x55d54eba9300_0, 2, 1;
L_0x55d54ebbe4c0 .part v0x55d54eba9300_0, 1, 1;
L_0x55d54ebbe630 .part v0x55d54eba9300_0, 0, 1;
L_0x55d54ebbe760 .concat [ 1 1 1 0], L_0x55d54ebbe630, L_0x55d54ebbe4c0, L_0x55d54ebbe270;
L_0x55d54ebbe980 .part v0x55d54eba9f30_0, 2, 1;
L_0x55d54ebbea20 .part v0x55d54eba9f30_0, 1, 1;
L_0x55d54ebbec00 .part v0x55d54eba9f30_0, 0, 1;
S_0x55d54eba88e0 .scope module, "cregD" "creg" 10 38, 9 1 0, S_0x55d54eba8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "controls_";
    .port_info 2 /OUTPUT 5 "controls";
P_0x55d54eba8ae0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000101>;
v0x55d54eba8bf0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba8cb0_0 .var "controls", 4 0;
v0x55d54eba8d90_0 .net "controls_", 4 0, L_0x55d54ebbdb90;  1 drivers
S_0x55d54eba8f00 .scope module, "cregE" "creg" 10 39, 9 1 0, S_0x55d54eba8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "controls_";
    .port_info 2 /OUTPUT 4 "controls";
P_0x55d54eba9090 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000100>;
v0x55d54eba9240_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba9300_0 .var "controls", 3 0;
v0x55d54eba93e0_0 .net "controls_", 3 0, L_0x55d54ebbdef0;  1 drivers
S_0x55d54eba9550 .scope module, "cregF" "creg" 10 37, 9 1 0, S_0x55d54eba8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "controls_";
    .port_info 2 /OUTPUT 6 "controls";
P_0x55d54eba9760 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000110>;
v0x55d54eba9880_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba9920_0 .var "controls", 5 0;
v0x55d54eba9a00_0 .net "controls_", 5 0, L_0x55d54ebbd5a0;  1 drivers
S_0x55d54eba9b70 .scope module, "cregM" "creg" 10 40, 9 1 0, S_0x55d54eba8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "controls_";
    .port_info 2 /OUTPUT 3 "controls";
P_0x55d54eba9d50 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000000011>;
v0x55d54eba9e70_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54eba9f30_0 .var "controls", 2 0;
v0x55d54ebaa010_0 .net "controls_", 2 0, L_0x55d54ebbe760;  1 drivers
S_0x55d54ebac7c0 .scope module, "dp" "datapath" 6 17, 11 18 0, S_0x55d54eba6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ri";
    .port_info 3 /INPUT 1 "RegWriteW";
    .port_info 4 /INPUT 1 "LoadD";
    .port_info 5 /INPUT 3 "AluControlE";
    .port_info 6 /INPUT 32 "ReadData";
    .port_info 7 /INPUT 1 "ByteD";
    .port_info 8 /INPUT 1 "ALUSrcE";
    .port_info 9 /INPUT 1 "ByteW";
    .port_info 10 /INPUT 1 "MemtoRegW";
    .port_info 11 /OUTPUT 32 "pcf";
    .port_info 12 /OUTPUT 32 "ALUOutM";
    .port_info 13 /OUTPUT 32 "WriteDataM";
v0x55d54ebb8a20_0 .net "ALUOutM", 31 0, v0x55d54ebadea0_0;  alias, 1 drivers
v0x55d54ebb8ae0_0 .net "ALUOutW", 31 0, v0x55d54ebb5ba0_0;  1 drivers
v0x55d54ebb8bf0_0 .net "ALUSrcE", 0 0, L_0x55d54ebbdf90;  alias, 1 drivers
v0x55d54ebb8c90_0 .net "AluControlE", 2 0, v0x55d54eba7ce0_0;  alias, 1 drivers
v0x55d54ebb8d30_0 .net "ByteD", 0 0, L_0x55d54ebbd8c0;  alias, 1 drivers
v0x55d54ebb8dd0_0 .net "ByteResultW", 7 0, L_0x55d54ebd21b0;  1 drivers
v0x55d54ebb8e90_0 .net "ByteStoreExt", 31 0, L_0x55d54ebd05f0;  1 drivers
v0x55d54ebb8fa0_0 .net "ByteW", 0 0, L_0x55d54ebbea20;  alias, 1 drivers
v0x55d54ebb9040_0 .net "ExtByteResultW", 31 0, L_0x55d54ebd2d30;  1 drivers
v0x55d54ebb9100_0 .net "Imm", 11 0, L_0x55d54ebd0900;  1 drivers
v0x55d54ebb9210_0 .net "LoadD", 0 0, L_0x55d54ebbd820;  alias, 1 drivers
v0x55d54ebb92b0_0 .net "MemtoRegW", 0 0, L_0x55d54ebbec00;  alias, 1 drivers
v0x55d54ebb9350_0 .net "ReadData", 31 0, L_0x55d54ebd16c0;  alias, 1 drivers
v0x55d54ebb9460_0 .net "ReadDataW", 31 0, v0x55d54ebb5dd0_0;  1 drivers
v0x55d54ebb9570_0 .net "RegWriteW", 0 0, L_0x55d54ebbe980;  alias, 1 drivers
v0x55d54ebb9610_0 .net "ResultW", 31 0, L_0x55d54ebd2f00;  1 drivers
v0x55d54ebb96d0_0 .net "SignImmD", 31 0, L_0x55d54ebd1150;  1 drivers
v0x55d54ebb98f0_0 .net "SignImmE", 31 0, v0x55d54ebae5e0_0;  1 drivers
v0x55d54ebb9a00_0 .net "SrcAE", 31 0, v0x55d54ebae7a0_0;  1 drivers
v0x55d54ebb9b10_0 .net "SrcBE", 31 0, L_0x55d54ebd1380;  1 drivers
v0x55d54ebb9c20_0 .net "StoreDataD", 31 0, L_0x55d54ebd07d0;  1 drivers
v0x55d54ebb9d30_0 .net "WriteDataE", 31 0, v0x55d54ebae960_0;  1 drivers
v0x55d54ebb9e40_0 .net "WriteDataM", 31 0, v0x55d54ebadde0_0;  alias, 1 drivers
v0x55d54ebb9f50_0 .net "WriteDataRFW", 31 0, L_0x55d54ebd2dd0;  1 drivers
v0x55d54ebba010_0 .net "WriteRegE", 4 0, v0x55d54ebaea70_0;  1 drivers
v0x55d54ebba100_0 .net "WriteRegM", 4 0, v0x55d54ebae160_0;  1 drivers
v0x55d54ebba210_0 .net "WriteRegW", 4 0, v0x55d54ebb5f90_0;  1 drivers
v0x55d54ebba320_0 .net *"_ivl_7", 6 0, L_0x55d54ebd09a0;  1 drivers
v0x55d54ebba400_0 .net *"_ivl_9", 4 0, L_0x55d54ebd0ad0;  1 drivers
v0x55d54ebba4e0_0 .net "aluresult", 31 0, v0x55d54ebad390_0;  1 drivers
v0x55d54ebba5f0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebba8a0_0 .net "instr", 31 0, v0x55d54ebb05b0_0;  1 drivers
v0x55d54ebba960_0 .net "pc_", 31 0, v0x55d54ebb5770_0;  1 drivers
v0x55d54ebbac60_0 .net "pcf", 31 0, v0x55d54ebb5070_0;  alias, 1 drivers
v0x55d54ebbad20_0 .net "rd1", 31 0, L_0x55d54ebcf3e0;  1 drivers
v0x55d54ebbae30_0 .net "rd2", 31 0, L_0x55d54ebcff30;  1 drivers
v0x55d54ebbaf40_0 .net "rd2E", 31 0, v0x55d54ebae8a0_0;  1 drivers
v0x55d54ebbb050_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
v0x55d54ebbb0f0_0 .net "ri", 31 0, v0x55d54eba6b00_0;  alias, 1 drivers
L_0x55d54ebd00c0 .part v0x55d54ebb05b0_0, 15, 5;
L_0x55d54ebd01b0 .part v0x55d54ebb05b0_0, 20, 5;
L_0x55d54ebd0730 .part L_0x55d54ebcff30, 0, 8;
L_0x55d54ebd09a0 .part v0x55d54ebb05b0_0, 25, 7;
L_0x55d54ebd0ad0 .part v0x55d54ebb05b0_0, 7, 5;
L_0x55d54ebd0b70 .concat [ 5 7 0 0], L_0x55d54ebd0ad0, L_0x55d54ebd09a0;
L_0x55d54ebd0c50 .part v0x55d54ebb05b0_0, 20, 12;
L_0x55d54ebd1290 .part v0x55d54ebb05b0_0, 7, 5;
L_0x55d54ebd24a0 .part v0x55d54ebb5ba0_0, 0, 2;
L_0x55d54ebd25d0 .part v0x55d54ebb5dd0_0, 24, 8;
L_0x55d54ebd26d0 .part v0x55d54ebb5dd0_0, 16, 8;
L_0x55d54ebd2800 .part v0x55d54ebb5dd0_0, 8, 8;
L_0x55d54ebd2910 .part v0x55d54ebb5dd0_0, 0, 8;
S_0x55d54ebacba0 .scope module, "alu" "alu" 11 59, 12 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
L_0x55d54ebd14c0 .functor NOT 32, L_0x55d54ebd1380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d54ebace10_0 .net "A", 31 0, v0x55d54ebae7a0_0;  alias, 1 drivers
v0x55d54ebacf10_0 .net "B", 31 0, L_0x55d54ebd1380;  alias, 1 drivers
v0x55d54ebacff0_0 .net "Bout", 31 0, L_0x55d54ebd1530;  1 drivers
v0x55d54ebad0e0_0 .net "F", 2 0, v0x55d54eba7ce0_0;  alias, 1 drivers
v0x55d54ebad1a0_0 .net "M", 0 0, L_0x55d54ebd1c10;  1 drivers
v0x55d54ebad2b0_0 .net "S", 31 0, L_0x55d54ebd1960;  1 drivers
v0x55d54ebad390_0 .var "Y", 31 0;
v0x55d54ebad470_0 .net *"_ivl_1", 0 0, L_0x55d54ebd1420;  1 drivers
v0x55d54ebad550_0 .net *"_ivl_10", 31 0, L_0x55d54ebd1820;  1 drivers
L_0x7fdcd2f883c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebad630_0 .net *"_ivl_13", 30 0, L_0x7fdcd2f883c0;  1 drivers
v0x55d54ebad710_0 .net *"_ivl_17", 31 0, L_0x55d54ebd1ae0;  1 drivers
v0x55d54ebad7f0_0 .net *"_ivl_2", 31 0, L_0x55d54ebd14c0;  1 drivers
v0x55d54ebad8d0_0 .net *"_ivl_6", 31 0, L_0x55d54ebd1620;  1 drivers
v0x55d54ebad9b0_0 .net *"_ivl_9", 0 0, L_0x55d54ebd1780;  1 drivers
E_0x55d54ebacd80/0 .event edge, v0x55d54eba7ce0_0, v0x55d54ebace10_0, v0x55d54ebacff0_0, v0x55d54ebad2b0_0;
E_0x55d54ebacd80/1 .event edge, v0x55d54ebacf10_0;
E_0x55d54ebacd80 .event/or E_0x55d54ebacd80/0, E_0x55d54ebacd80/1;
L_0x55d54ebd1420 .part v0x55d54eba7ce0_0, 2, 1;
L_0x55d54ebd1530 .functor MUXZ 32, L_0x55d54ebd1380, L_0x55d54ebd14c0, L_0x55d54ebd1420, C4<>;
L_0x55d54ebd1620 .arith/sum 32, v0x55d54ebae7a0_0, L_0x55d54ebd1530;
L_0x55d54ebd1780 .part v0x55d54eba7ce0_0, 2, 1;
L_0x55d54ebd1820 .concat [ 1 31 0 0], L_0x55d54ebd1780, L_0x7fdcd2f883c0;
L_0x55d54ebd1960 .arith/sum 32, L_0x55d54ebd1620, L_0x55d54ebd1820;
L_0x55d54ebd1ae0 .arith/mult 32, v0x55d54ebae7a0_0, L_0x55d54ebd1380;
L_0x55d54ebd1c10 .part L_0x55d54ebd1ae0, 0, 1;
S_0x55d54ebadb10 .scope module, "alureg" "alureg" 11 60, 13 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult";
    .port_info 2 /INPUT 32 "WriteDataE";
    .port_info 3 /INPUT 5 "writereg_";
    .port_info 4 /OUTPUT 32 "aluout";
    .port_info 5 /OUTPUT 32 "WriteDataM";
    .port_info 6 /OUTPUT 5 "writereg";
v0x55d54ebadd00_0 .net "WriteDataE", 31 0, v0x55d54ebae960_0;  alias, 1 drivers
v0x55d54ebadde0_0 .var "WriteDataM", 31 0;
v0x55d54ebadea0_0 .var "aluout", 31 0;
v0x55d54ebadfa0_0 .net "aluresult", 31 0, v0x55d54ebad390_0;  alias, 1 drivers
v0x55d54ebae070_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebae160_0 .var "writereg", 4 0;
v0x55d54ebae200_0 .net "writereg_", 4 0, v0x55d54ebaea70_0;  alias, 1 drivers
S_0x55d54ebae400 .scope module, "areg" "areg" 11 55, 14 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rd1";
    .port_info 2 /INPUT 32 "rd2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "SignImm_";
    .port_info 5 /OUTPUT 32 "SrcAE";
    .port_info 6 /OUTPUT 32 "SrcBE";
    .port_info 7 /OUTPUT 5 "WriteRegE";
    .port_info 8 /OUTPUT 32 "WriteDataE";
    .port_info 9 /OUTPUT 32 "SignImm";
v0x55d54ebae5e0_0 .var "SignImm", 31 0;
v0x55d54ebae6c0_0 .net "SignImm_", 31 0, L_0x55d54ebd1150;  alias, 1 drivers
v0x55d54ebae7a0_0 .var "SrcAE", 31 0;
v0x55d54ebae8a0_0 .var "SrcBE", 31 0;
v0x55d54ebae960_0 .var "WriteDataE", 31 0;
v0x55d54ebaea70_0 .var "WriteRegE", 4 0;
v0x55d54ebaeb40_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebaebe0_0 .net "rd", 4 0, L_0x55d54ebd1290;  1 drivers
v0x55d54ebaeca0_0 .net "rd1", 31 0, L_0x55d54ebcf3e0;  alias, 1 drivers
v0x55d54ebaee10_0 .net "rd2", 31 0, L_0x55d54ebd07d0;  alias, 1 drivers
S_0x55d54ebaf090 .scope module, "extbytewrite" "signext" 11 66, 15 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0x55d54ebaf220 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000001000>;
v0x55d54ebaf3a0_0 .net *"_ivl_1", 0 0, L_0x55d54ebd29b0;  1 drivers
v0x55d54ebaf4a0_0 .net *"_ivl_2", 7 0, L_0x55d54ebd2a50;  1 drivers
v0x55d54ebaf580_0 .net *"_ivl_4", 15 0, L_0x55d54ebd2c90;  1 drivers
L_0x7fdcd2f88408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebaf670_0 .net *"_ivl_9", 15 0, L_0x7fdcd2f88408;  1 drivers
v0x55d54ebaf750_0 .net "a", 7 0, L_0x55d54ebd21b0;  alias, 1 drivers
v0x55d54ebaf880_0 .net "y", 31 0, L_0x55d54ebd2d30;  alias, 1 drivers
L_0x55d54ebd29b0 .part L_0x55d54ebd21b0, 7, 1;
LS_0x55d54ebd2a50_0_0 .concat [ 1 1 1 1], L_0x55d54ebd29b0, L_0x55d54ebd29b0, L_0x55d54ebd29b0, L_0x55d54ebd29b0;
LS_0x55d54ebd2a50_0_4 .concat [ 1 1 1 1], L_0x55d54ebd29b0, L_0x55d54ebd29b0, L_0x55d54ebd29b0, L_0x55d54ebd29b0;
L_0x55d54ebd2a50 .concat [ 4 4 0 0], LS_0x55d54ebd2a50_0_0, LS_0x55d54ebd2a50_0_4;
L_0x55d54ebd2c90 .concat [ 8 8 0 0], L_0x55d54ebd21b0, L_0x55d54ebd2a50;
L_0x55d54ebd2d30 .concat [ 16 16 0 0], L_0x55d54ebd2c90, L_0x7fdcd2f88408;
S_0x55d54ebaf9c0 .scope module, "extrd2" "signext" 11 51, 15 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0x55d54ebafbf0 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000001000>;
v0x55d54ebafcd0_0 .net *"_ivl_1", 0 0, L_0x55d54ebd02e0;  1 drivers
v0x55d54ebafdd0_0 .net *"_ivl_2", 7 0, L_0x55d54ebd0380;  1 drivers
v0x55d54ebafeb0_0 .net *"_ivl_4", 15 0, L_0x55d54ebd0500;  1 drivers
L_0x7fdcd2f88330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebaff70_0 .net *"_ivl_9", 15 0, L_0x7fdcd2f88330;  1 drivers
v0x55d54ebb0050_0 .net "a", 7 0, L_0x55d54ebd0730;  1 drivers
v0x55d54ebb0180_0 .net "y", 31 0, L_0x55d54ebd05f0;  alias, 1 drivers
L_0x55d54ebd02e0 .part L_0x55d54ebd0730, 7, 1;
LS_0x55d54ebd0380_0_0 .concat [ 1 1 1 1], L_0x55d54ebd02e0, L_0x55d54ebd02e0, L_0x55d54ebd02e0, L_0x55d54ebd02e0;
LS_0x55d54ebd0380_0_4 .concat [ 1 1 1 1], L_0x55d54ebd02e0, L_0x55d54ebd02e0, L_0x55d54ebd02e0, L_0x55d54ebd02e0;
L_0x55d54ebd0380 .concat [ 4 4 0 0], LS_0x55d54ebd0380_0_0, LS_0x55d54ebd0380_0_4;
L_0x55d54ebd0500 .concat [ 8 8 0 0], L_0x55d54ebd0730, L_0x55d54ebd0380;
L_0x55d54ebd05f0 .concat [ 16 16 0 0], L_0x55d54ebd0500, L_0x7fdcd2f88330;
S_0x55d54ebb02c0 .scope module, "instreg" "instreg" 11 47, 16 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rd";
    .port_info 2 /OUTPUT 32 "instr";
v0x55d54ebb04f0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebb05b0_0 .var "instr", 31 0;
v0x55d54ebb0690_0 .net "rd", 31 0, v0x55d54eba6b00_0;  alias, 1 drivers
S_0x55d54ebb07c0 .scope module, "muxALUSrcBE" "mux2" 11 58, 17 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0x55d54ebb09a0 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x55d54ebb0aa0_0 .net "d0", 31 0, v0x55d54ebae8a0_0;  alias, 1 drivers
v0x55d54ebb0b90_0 .net "d1", 31 0, v0x55d54ebae5e0_0;  alias, 1 drivers
v0x55d54ebb0c60_0 .net "s", 0 0, L_0x55d54ebbdf90;  alias, 1 drivers
v0x55d54ebb0d80_0 .net "y", 31 0, L_0x55d54ebd1380;  alias, 1 drivers
L_0x55d54ebd1380 .functor MUXZ 32, v0x55d54ebae8a0_0, v0x55d54ebae5e0_0, L_0x55d54ebbdf90, C4<>;
S_0x55d54ebb0e90 .scope module, "muxImm" "mux2" 11 53, 17 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 12 "d0";
    .port_info 2 /INPUT 12 "d1";
    .port_info 3 /OUTPUT 12 "y";
P_0x55d54ebb1070 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000001100>;
v0x55d54ebb1140_0 .net "d0", 11 0, L_0x55d54ebd0b70;  1 drivers
v0x55d54ebb1240_0 .net "d1", 11 0, L_0x55d54ebd0c50;  1 drivers
v0x55d54ebb1320_0 .net "s", 0 0, L_0x55d54ebbd820;  alias, 1 drivers
v0x55d54ebb1440_0 .net "y", 11 0, L_0x55d54ebd0900;  alias, 1 drivers
L_0x55d54ebd0900 .functor MUXZ 12, L_0x55d54ebd0b70, L_0x55d54ebd0c50, L_0x55d54ebbd820, C4<>;
S_0x55d54ebb1580 .scope module, "muxMemToReg" "mux2" 11 69, 17 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0x55d54ebafba0 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x55d54ebb1870_0 .net "d0", 31 0, v0x55d54ebb5ba0_0;  alias, 1 drivers
v0x55d54ebb1970_0 .net "d1", 31 0, v0x55d54ebb5dd0_0;  alias, 1 drivers
v0x55d54ebb1a50_0 .net "s", 0 0, L_0x55d54ebbec00;  alias, 1 drivers
v0x55d54ebb1b70_0 .net "y", 31 0, L_0x55d54ebd2f00;  alias, 1 drivers
L_0x55d54ebd2f00 .functor MUXZ 32, v0x55d54ebb5ba0_0, v0x55d54ebb5dd0_0, L_0x55d54ebbec00, C4<>;
S_0x55d54ebb1cb0 .scope module, "muxStoreData" "mux2" 11 52, 17 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0x55d54ebb1e90 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x55d54ebb1f60_0 .net "d0", 31 0, L_0x55d54ebcff30;  alias, 1 drivers
v0x55d54ebb2060_0 .net "d1", 31 0, L_0x55d54ebd05f0;  alias, 1 drivers
v0x55d54ebb2150_0 .net "s", 0 0, L_0x55d54ebbd8c0;  alias, 1 drivers
v0x55d54ebb2270_0 .net "y", 31 0, L_0x55d54ebd07d0;  alias, 1 drivers
L_0x55d54ebd07d0 .functor MUXZ 32, L_0x55d54ebcff30, L_0x55d54ebd05f0, L_0x55d54ebbd8c0, C4<>;
S_0x55d54ebb2380 .scope module, "muxbyte" "mux4" 11 65, 18 8 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_0x55d54ebb2560 .param/l "WIDTH" 0 18 8, +C4<00000000000000000000000000001000>;
v0x55d54ebb3dd0_0 .net "d0", 7 0, L_0x55d54ebd2910;  1 drivers
v0x55d54ebb3eb0_0 .net "d1", 7 0, L_0x55d54ebd2800;  1 drivers
v0x55d54ebb3f80_0 .net "d2", 7 0, L_0x55d54ebd26d0;  1 drivers
v0x55d54ebb4080_0 .net "d3", 7 0, L_0x55d54ebd25d0;  1 drivers
v0x55d54ebb4150_0 .net "i0", 7 0, L_0x55d54ebd1d00;  1 drivers
v0x55d54ebb4290_0 .net "i1", 7 0, L_0x55d54ebd1f30;  1 drivers
v0x55d54ebb4380_0 .net "s", 1 0, L_0x55d54ebd24a0;  1 drivers
v0x55d54ebb4460_0 .net "y", 7 0, L_0x55d54ebd21b0;  alias, 1 drivers
E_0x55d54ebb26e0/0 .event edge, v0x55d54ebb2af0_0, v0x55d54ebb3270_0, v0x55d54ebb2bf0_0, v0x55d54ebb3350_0;
E_0x55d54ebb26e0/1 .event edge, v0x55d54ebaf750_0, v0x55d54ebb4380_0;
E_0x55d54ebb26e0 .event/or E_0x55d54ebb26e0/0, E_0x55d54ebb26e0/1;
L_0x55d54ebd1e40 .part L_0x55d54ebd24a0, 1, 1;
L_0x55d54ebd2070 .part L_0x55d54ebd24a0, 1, 1;
L_0x55d54ebd2400 .part L_0x55d54ebd24a0, 0, 1;
S_0x55d54ebb2780 .scope module, "mux0" "mux2" 18 15, 17 6 0, S_0x55d54ebb2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0x55d54ebb2980 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000001000>;
v0x55d54ebb2af0_0 .net "d0", 7 0, L_0x55d54ebd2910;  alias, 1 drivers
v0x55d54ebb2bf0_0 .net "d1", 7 0, L_0x55d54ebd26d0;  alias, 1 drivers
v0x55d54ebb2cd0_0 .net "s", 0 0, L_0x55d54ebd1e40;  1 drivers
v0x55d54ebb2da0_0 .net "y", 7 0, L_0x55d54ebd1d00;  alias, 1 drivers
L_0x55d54ebd1d00 .functor MUXZ 8, L_0x55d54ebd2910, L_0x55d54ebd26d0, L_0x55d54ebd1e40, C4<>;
S_0x55d54ebb2f30 .scope module, "mux1" "mux2" 18 16, 17 6 0, S_0x55d54ebb2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0x55d54ebb3130 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000001000>;
v0x55d54ebb3270_0 .net "d0", 7 0, L_0x55d54ebd2800;  alias, 1 drivers
v0x55d54ebb3350_0 .net "d1", 7 0, L_0x55d54ebd25d0;  alias, 1 drivers
v0x55d54ebb3430_0 .net "s", 0 0, L_0x55d54ebd2070;  1 drivers
v0x55d54ebb3500_0 .net "y", 7 0, L_0x55d54ebd1f30;  alias, 1 drivers
L_0x55d54ebd1f30 .functor MUXZ 8, L_0x55d54ebd2800, L_0x55d54ebd25d0, L_0x55d54ebd2070, C4<>;
S_0x55d54ebb3690 .scope module, "mux2" "mux2" 18 17, 17 6 0, S_0x55d54ebb2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0x55d54ebb3870 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000001000>;
v0x55d54ebb39e0_0 .net "d0", 7 0, L_0x55d54ebd1d00;  alias, 1 drivers
v0x55d54ebb3ad0_0 .net "d1", 7 0, L_0x55d54ebd1f30;  alias, 1 drivers
v0x55d54ebb3ba0_0 .net "s", 0 0, L_0x55d54ebd2400;  1 drivers
v0x55d54ebb3c70_0 .net "y", 7 0, L_0x55d54ebd21b0;  alias, 1 drivers
L_0x55d54ebd21b0 .functor MUXZ 8, L_0x55d54ebd1d00, L_0x55d54ebd1f30, L_0x55d54ebd2400, C4<>;
S_0x55d54ebb4670 .scope module, "muxbytewrite" "mux2" 11 67, 17 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0x55d54ebb4850 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x55d54ebb4960_0 .net "d0", 31 0, L_0x55d54ebd2f00;  alias, 1 drivers
v0x55d54ebb4a40_0 .net "d1", 31 0, L_0x55d54ebd2d30;  alias, 1 drivers
v0x55d54ebb4ae0_0 .net "s", 0 0, L_0x55d54ebbea20;  alias, 1 drivers
v0x55d54ebb4c00_0 .net "y", 31 0, L_0x55d54ebd2dd0;  alias, 1 drivers
L_0x55d54ebd2dd0 .functor MUXZ 32, L_0x55d54ebd2f00, L_0x55d54ebd2d30, L_0x55d54ebbea20, C4<>;
S_0x55d54ebb4d20 .scope module, "pc" "pc" 11 45, 19 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_";
    .port_info 3 /OUTPUT 32 "pc";
v0x55d54ebb4fb0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebb5070_0 .var "pc", 31 0;
v0x55d54ebb5160_0 .net "pc_", 31 0, v0x55d54ebb5770_0;  alias, 1 drivers
v0x55d54ebb5230_0 .net "reset", 0 0, v0x55d54ebbcec0_0;  alias, 1 drivers
E_0x55d54ebb2600 .event posedge, v0x55d54eba8430_0, v0x55d54eb69e40_0;
S_0x55d54ebb5380 .scope module, "pc_plus4" "pc_plus4" 11 46, 20 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0x55d54ebb5640_0 .net "pc", 31 0, v0x55d54ebb5070_0;  alias, 1 drivers
v0x55d54ebb5770_0 .var "pc_", 31 0;
E_0x55d54ebb55c0 .event edge, v0x55d54eba6a20_0;
S_0x55d54ebb5870 .scope module, "rdreg" "rdreg" 11 63, 21 1 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rd";
    .port_info 2 /INPUT 5 "wrE";
    .port_info 3 /INPUT 32 "ALUOutM";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 5 "wrW";
    .port_info 6 /OUTPUT 32 "ALUOutW";
v0x55d54ebb5a90_0 .net "ALUOutM", 31 0, v0x55d54ebadea0_0;  alias, 1 drivers
v0x55d54ebb5ba0_0 .var "ALUOutW", 31 0;
v0x55d54ebb5c60_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebb5d00_0 .net "rd", 31 0, L_0x55d54ebd16c0;  alias, 1 drivers
v0x55d54ebb5dd0_0 .var "result", 31 0;
v0x55d54ebb5ec0_0 .net "wrE", 4 0, v0x55d54ebae160_0;  alias, 1 drivers
v0x55d54ebb5f90_0 .var "wrW", 4 0;
S_0x55d54ebb6150 .scope module, "regfile" "regfile" 11 50, 22 7 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x55d54ebb6450_0 .net *"_ivl_0", 31 0, L_0x55d54ebbef70;  1 drivers
v0x55d54ebb6550_0 .net *"_ivl_10", 6 0, L_0x55d54ebcf250;  1 drivers
L_0x7fdcd2f880a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6630_0 .net *"_ivl_13", 1 0, L_0x7fdcd2f880a8;  1 drivers
L_0x7fdcd2f880f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6720_0 .net/2u *"_ivl_14", 31 0, L_0x7fdcd2f880f0;  1 drivers
v0x55d54ebb6800_0 .net *"_ivl_18", 31 0, L_0x55d54ebcf570;  1 drivers
L_0x7fdcd2f88138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6930_0 .net *"_ivl_21", 26 0, L_0x7fdcd2f88138;  1 drivers
L_0x7fdcd2f88180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6a10_0 .net/2u *"_ivl_22", 31 0, L_0x7fdcd2f88180;  1 drivers
v0x55d54ebb6af0_0 .net *"_ivl_24", 0 0, L_0x55d54ebcf6f0;  1 drivers
v0x55d54ebb6bb0_0 .net *"_ivl_26", 31 0, L_0x55d54ebcf830;  1 drivers
L_0x7fdcd2f881c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6c90_0 .net *"_ivl_29", 26 0, L_0x7fdcd2f881c8;  1 drivers
L_0x7fdcd2f88018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6d70_0 .net *"_ivl_3", 26 0, L_0x7fdcd2f88018;  1 drivers
L_0x7fdcd2f88210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb6e50_0 .net/2u *"_ivl_30", 31 0, L_0x7fdcd2f88210;  1 drivers
v0x55d54ebb6f30_0 .net *"_ivl_32", 0 0, L_0x55d54ebcf9c0;  1 drivers
v0x55d54ebb6ff0_0 .net *"_ivl_34", 31 0, L_0x55d54ebcfb00;  1 drivers
v0x55d54ebb70d0_0 .net *"_ivl_36", 6 0, L_0x55d54ebcfc00;  1 drivers
L_0x7fdcd2f88258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb71b0_0 .net *"_ivl_39", 1 0, L_0x7fdcd2f88258;  1 drivers
L_0x7fdcd2f88060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb7290_0 .net/2u *"_ivl_4", 31 0, L_0x7fdcd2f88060;  1 drivers
L_0x7fdcd2f882a0 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb7480_0 .net/2u *"_ivl_40", 31 0, L_0x7fdcd2f882a0;  1 drivers
v0x55d54ebb7560_0 .net *"_ivl_42", 31 0, L_0x55d54ebcfd80;  1 drivers
L_0x7fdcd2f882e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb7640_0 .net/2u *"_ivl_44", 31 0, L_0x7fdcd2f882e8;  1 drivers
v0x55d54ebb7720_0 .net *"_ivl_6", 0 0, L_0x55d54ebcf070;  1 drivers
v0x55d54ebb77e0_0 .net *"_ivl_8", 31 0, L_0x55d54ebcf1b0;  1 drivers
v0x55d54ebb78c0_0 .net "clk", 0 0, v0x55d54ebbcca0_0;  alias, 1 drivers
v0x55d54ebb7960_0 .net "ra1", 4 0, L_0x55d54ebd00c0;  1 drivers
v0x55d54ebb7a40_0 .net "ra2", 4 0, L_0x55d54ebd01b0;  1 drivers
v0x55d54ebb7b20_0 .net "rd1", 31 0, L_0x55d54ebcf3e0;  alias, 1 drivers
v0x55d54ebb7be0_0 .net "rd2", 31 0, L_0x55d54ebcff30;  alias, 1 drivers
v0x55d54ebb7cb0 .array "rf", 0 31, 31 0;
v0x55d54ebb7d50_0 .net "wa3", 4 0, v0x55d54ebb5f90_0;  alias, 1 drivers
v0x55d54ebb7e40_0 .net "wd3", 31 0, L_0x55d54ebd2f00;  alias, 1 drivers
v0x55d54ebb7ee0_0 .net "we3", 0 0, L_0x55d54ebbe980;  alias, 1 drivers
L_0x55d54ebbef70 .concat [ 5 27 0 0], L_0x55d54ebd00c0, L_0x7fdcd2f88018;
L_0x55d54ebcf070 .cmp/ne 32, L_0x55d54ebbef70, L_0x7fdcd2f88060;
L_0x55d54ebcf1b0 .array/port v0x55d54ebb7cb0, L_0x55d54ebcf250;
L_0x55d54ebcf250 .concat [ 5 2 0 0], L_0x55d54ebd00c0, L_0x7fdcd2f880a8;
L_0x55d54ebcf3e0 .functor MUXZ 32, L_0x7fdcd2f880f0, L_0x55d54ebcf1b0, L_0x55d54ebcf070, C4<>;
L_0x55d54ebcf570 .concat [ 5 27 0 0], L_0x55d54ebd01b0, L_0x7fdcd2f88138;
L_0x55d54ebcf6f0 .cmp/ne 32, L_0x55d54ebcf570, L_0x7fdcd2f88180;
L_0x55d54ebcf830 .concat [ 5 27 0 0], L_0x55d54ebd01b0, L_0x7fdcd2f881c8;
L_0x55d54ebcf9c0 .cmp/ne 32, L_0x55d54ebcf830, L_0x7fdcd2f88210;
L_0x55d54ebcfb00 .array/port v0x55d54ebb7cb0, L_0x55d54ebcfc00;
L_0x55d54ebcfc00 .concat [ 5 2 0 0], L_0x55d54ebd01b0, L_0x7fdcd2f88258;
L_0x55d54ebcfd80 .functor MUXZ 32, L_0x7fdcd2f882a0, L_0x55d54ebcfb00, L_0x55d54ebcf9c0, C4<>;
L_0x55d54ebcff30 .functor MUXZ 32, L_0x7fdcd2f882e8, L_0x55d54ebcfd80, L_0x55d54ebcf6f0, C4<>;
S_0x55d54ebb8120 .scope module, "signext" "signext" 11 54, 15 6 0, S_0x55d54ebac7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0x55d54ebb83c0 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000001100>;
v0x55d54ebb8480_0 .net *"_ivl_1", 0 0, L_0x55d54ebd0d40;  1 drivers
v0x55d54ebb8580_0 .net *"_ivl_2", 11 0, L_0x55d54ebd0e70;  1 drivers
v0x55d54ebb8660_0 .net *"_ivl_4", 23 0, L_0x55d54ebd10b0;  1 drivers
L_0x7fdcd2f88378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d54ebb8720_0 .net *"_ivl_9", 7 0, L_0x7fdcd2f88378;  1 drivers
v0x55d54ebb8800_0 .net "a", 11 0, L_0x55d54ebd0900;  alias, 1 drivers
v0x55d54ebb8910_0 .net "y", 31 0, L_0x55d54ebd1150;  alias, 1 drivers
L_0x55d54ebd0d40 .part L_0x55d54ebd0900, 11, 1;
LS_0x55d54ebd0e70_0_0 .concat [ 1 1 1 1], L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40;
LS_0x55d54ebd0e70_0_4 .concat [ 1 1 1 1], L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40;
LS_0x55d54ebd0e70_0_8 .concat [ 1 1 1 1], L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40, L_0x55d54ebd0d40;
L_0x55d54ebd0e70 .concat [ 4 4 4 0], LS_0x55d54ebd0e70_0_0, LS_0x55d54ebd0e70_0_4, LS_0x55d54ebd0e70_0_8;
L_0x55d54ebd10b0 .concat [ 12 12 0 0], L_0x55d54ebd0900, L_0x55d54ebd0e70;
L_0x55d54ebd1150 .concat [ 24 8 0 0], L_0x55d54ebd10b0, L_0x7fdcd2f88378;
    .scope S_0x55d54eba9550;
T_0 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba9a00_0;
    %assign/vec4 v0x55d54eba9920_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d54eba88e0;
T_1 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba8d90_0;
    %assign/vec4 v0x55d54eba8cb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d54eba8f00;
T_2 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba93e0_0;
    %assign/vec4 v0x55d54eba9300_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d54eba9b70;
T_3 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebaa010_0;
    %assign/vec4 v0x55d54eba9f30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d54eba8590;
T_4 ;
    %wait E_0x55d54eb98290;
    %load/vec4 v0x55d54ebab9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55d54ebab8c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55d54ebab7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 172, 0, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55d54ebab7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 92, 4, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 76, 4, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55d54ebab7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 162, 32, 8;
    %assign/vec4 v0x55d54ebab720_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d54eba72d0;
T_5 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba7760_0;
    %assign/vec4 v0x55d54eba76a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d54eba78d0;
T_6 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba7dc0_0;
    %assign/vec4 v0x55d54eba7ce0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d54eba7030;
T_7 ;
    %wait E_0x55d54eb98250;
    %load/vec4 v0x55d54eba8430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d54eba81c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0x55d54eba8350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d54eba80c0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d54eba6e50;
T_8 ;
    %wait E_0x55d54eb322c0;
    %vpi_call 7 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call 7 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v0x55d54ebac3d0_0, v0x55d54ebac470_0, v0x55d54ebac540_0, v0x55d54ebac1c0_0, v0x55d54ebac030_0, v0x55d54ebabf40_0, v0x55d54ebabd70_0, v0x55d54ebabcb0_0, v0x55d54ebabe70_0, v0x55d54ebac120_0, v0x55d54ebac290_0, v0x55d54ebabbd0_0 {0 0 0};
    %vpi_call 7 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d54ebb4d20;
T_9 ;
    %wait E_0x55d54ebb2600;
    %load/vec4 v0x55d54ebb5230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d54ebb5070_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d54ebb5160_0;
    %assign/vec4 v0x55d54ebb5070_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d54ebb5380;
T_10 ;
    %wait E_0x55d54ebb55c0;
    %load/vec4 v0x55d54ebb5640_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55d54ebb5770_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d54ebb02c0;
T_11 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebb0690_0;
    %assign/vec4 v0x55d54ebb05b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d54ebb6150;
T_12 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebb7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55d54ebb7e40_0;
    %load/vec4 v0x55d54ebb7d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d54ebb7cb0, 0, 4;
    %vpi_call 22 26 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v0x55d54ebb7d50_0, v0x55d54ebb7e40_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d54ebae400;
T_13 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebaeca0_0;
    %assign/vec4 v0x55d54ebae7a0_0, 0;
    %load/vec4 v0x55d54ebaee10_0;
    %assign/vec4 v0x55d54ebae8a0_0, 0;
    %load/vec4 v0x55d54ebaebe0_0;
    %assign/vec4 v0x55d54ebaea70_0, 0;
    %load/vec4 v0x55d54ebaee10_0;
    %assign/vec4 v0x55d54ebae960_0, 0;
    %load/vec4 v0x55d54ebae6c0_0;
    %assign/vec4 v0x55d54ebae5e0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d54ebacba0;
T_14 ;
    %wait E_0x55d54ebacd80;
    %load/vec4 v0x55d54ebad0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_14.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_14.4, 4;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x55d54ebace10_0;
    %load/vec4 v0x55d54ebacff0_0;
    %and;
    %assign/vec4 v0x55d54ebad390_0, 0;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x55d54ebace10_0;
    %load/vec4 v0x55d54ebacff0_0;
    %or;
    %assign/vec4 v0x55d54ebad390_0, 0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x55d54ebad2b0_0;
    %assign/vec4 v0x55d54ebad390_0, 0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55d54ebace10_0;
    %load/vec4 v0x55d54ebacf10_0;
    %mul;
    %assign/vec4 v0x55d54ebad390_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55d54ebad2b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0x55d54ebad390_0, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d54ebadb10;
T_15 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebadfa0_0;
    %assign/vec4 v0x55d54ebadea0_0, 0;
    %load/vec4 v0x55d54ebadd00_0;
    %assign/vec4 v0x55d54ebadde0_0, 0;
    %load/vec4 v0x55d54ebae200_0;
    %assign/vec4 v0x55d54ebae160_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55d54ebb5870;
T_16 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54ebb5d00_0;
    %assign/vec4 v0x55d54ebb5dd0_0, 0;
    %load/vec4 v0x55d54ebb5ec0_0;
    %assign/vec4 v0x55d54ebb5f90_0, 0;
    %load/vec4 v0x55d54ebb5a90_0;
    %assign/vec4 v0x55d54ebb5ba0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d54ebb2380;
T_17 ;
    %wait E_0x55d54ebb26e0;
    %vpi_call 18 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v0x55d54ebb3dd0_0, v0x55d54ebb3eb0_0, v0x55d54ebb3f80_0, v0x55d54ebb4080_0, v0x55d54ebb4460_0, v0x55d54ebb4380_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d54ebac7c0;
T_18 ;
    %wait E_0x55d54eb322c0;
    %delay 1, 0;
    %vpi_call 11 74 "$display", "At %d", $time {0 0 0};
    %vpi_call 11 75 "$display", "INSTREG: instr=%h", v0x55d54ebba8a0_0 {0 0 0};
    %vpi_call 11 76 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v0x55d54ebb9a00_0, v0x55d54ebbaf40_0, v0x55d54ebba010_0, v0x55d54ebb9d30_0, v0x55d54ebb98f0_0 {0 0 0};
    %vpi_call 11 77 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v0x55d54ebb9a00_0, v0x55d54ebb9b10_0, v0x55d54ebb8c90_0, v0x55d54ebba4e0_0 {0 0 0};
    %vpi_call 11 78 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v0x55d54ebb8a20_0, v0x55d54ebb9e40_0, v0x55d54ebba100_0 {0 0 0};
    %vpi_call 11 79 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v0x55d54ebb9460_0, v0x55d54ebba210_0, v0x55d54ebb8ae0_0 {0 0 0};
    %vpi_call 11 80 "$display", "======================================================================================================" {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d54eba6c20;
T_19 ;
    %wait E_0x55d54eb322c0;
    %load/vec4 v0x55d54ebbbae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call 6 21 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0x55d54ebbbae0_0, v0x55d54ebbb4d0_0, v0x55d54ebbbf10_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d54eb842f0;
T_20 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d54eb6fe60, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55d54eb842f0;
T_21 ;
    %wait E_0x55d54eb31fc0;
    %load/vec4 v0x55d54eba5d40_0;
    %load/vec4 v0x55d54eb6ac70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55d54eb6dc70_0;
    %load/vec4 v0x55d54eb6ac70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d54eb6fe60, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55d54eb842f0;
T_22 ;
    %wait E_0x55d54eb322c0;
    %load/vec4 v0x55d54eba5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 4 16 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v0x55d54eb6ac70_0, v0x55d54eb6dc70_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55d54eb896e0;
T_23 ;
    %vpi_call 5 7 "$readmemh", "memfile.dat", v0x55d54eba6140 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x55d54eb896e0;
T_24 ;
    %wait E_0x55d54eb98210;
    %load/vec4 v0x55d54eba6a20_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x55d54eba6140, 4;
    %assign/vec4 v0x55d54eba6b00_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55d54eb7bf30;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d54ebbcec0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d54ebbcec0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55d54eb7bf30;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d54ebbcca0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d54ebbcca0_0, 0, 1;
    %delay 5, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55d54eb7bf30;
T_27 ;
    %wait E_0x55d54eb322c0;
    %load/vec4 v0x55d54ebbce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55d54ebbcd60_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55d54ebbcf60_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %vpi_call 2 24 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
T_27.2 ;
    %jmp T_27.1;
T_27.0 ;
    %vpi_func 2 33 "$time" 64 {0 0 0};
    %cmpi/u 300, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.4, 5;
    %vpi_call 2 34 "$finish" {0 0 0};
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./top.v";
    "./dmem.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
