#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ac83c9f0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x55ac887290_0 .var "CLK", 0 0;
v0x55ac887350_0 .var "Reset_L", 0 0;
v0x55ac887410_0 .net "currentPC", 63 0, v0x55ac885f40_0;  1 drivers
v0x55ac8874b0_0 .net "dMemOut", 63 0, v0x55ac8810f0_0;  1 drivers
v0x55ac8875a0_0 .var "passed", 7 0;
v0x55ac8876b0_0 .var "startPC", 63 0;
v0x55ac887770_0 .var "watchdog", 15 0;
E_0x55ac7ec6a0 .event edge, v0x55ac887770_0;
S_0x55ac80d890 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x55ac83c9f0;
 .timescale -9 -12;
v0x55ac85e9b0_0 .var "numTests", 7 0;
v0x55ac85b800_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55ac85b800_0;
    %load/vec4 v0x55ac85e9b0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x55ac85b800_0, v0x55ac85e9b0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x55ac87ffb0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x55ac83c9f0;
 .timescale -9 -12;
v0x55ac8801a0_0 .var "actualOut", 63 0;
v0x55ac880280_0 .var "expectedOut", 63 0;
v0x55ac880360_0 .var "passed", 7 0;
v0x55ac880420_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55ac8801a0_0;
    %load/vec4 v0x55ac880280_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x55ac880420_0 {0 0 0};
    %load/vec4 v0x55ac880360_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ac880360_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x55ac880420_0, v0x55ac8801a0_0, v0x55ac880280_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55ac880500 .scope module, "uut" "singlecycle" 2 46, 3 9 0, S_0x55ac83c9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x55ac885810_0 .net "CLK", 0 0, v0x55ac887290_0;  1 drivers
v0x55ac8858d0_0 .net *"_s5", 4 0, L_0x55ac887a30;  1 drivers
v0x55ac8859b0_0 .net *"_s7", 4 0, L_0x55ac887ad0;  1 drivers
v0x55ac885a70_0 .net "aluB", 63 0, L_0x55ac887e60;  1 drivers
v0x55ac885b60_0 .net "aluctrl", 3 0, v0x55ac883450_0;  1 drivers
v0x55ac885ca0_0 .net "aluout", 63 0, v0x55ac882c30_0;  1 drivers
v0x55ac885db0_0 .net "alusrc", 0 0, v0x55ac883530_0;  1 drivers
v0x55ac885e50_0 .net "branch", 0 0, v0x55ac8835d0_0;  1 drivers
v0x55ac885f40_0 .var "currentpc", 63 0;
v0x55ac885fe0_0 .net "dmemout", 63 0, v0x55ac8810f0_0;  alias, 1 drivers
v0x55ac8860a0_0 .net "extimm", 63 0, v0x55ac882480_0;  1 drivers
v0x55ac886190_0 .net "instruction", 31 0, v0x55ac884250_0;  1 drivers
v0x55ac8862a0_0 .net "mem2reg", 0 0, v0x55ac8836a0_0;  1 drivers
v0x55ac886340_0 .net "memread", 0 0, v0x55ac883740_0;  1 drivers
v0x55ac886430_0 .net "memwrite", 0 0, v0x55ac883830_0;  1 drivers
v0x55ac886520_0 .net "nextpc", 63 0, v0x55ac881c90_0;  1 drivers
v0x55ac8865c0_0 .net "opcode", 10 0, L_0x55ac887d30;  1 drivers
v0x55ac886770_0 .net "rd", 4 0, L_0x55ac887830;  1 drivers
v0x55ac886810_0 .net "reg2loc", 0 0, v0x55ac8839a0_0;  1 drivers
v0x55ac8868b0_0 .net "regoutA", 63 0, L_0x55ac7efe00;  1 drivers
v0x55ac8869a0_0 .net "regoutB", 63 0, L_0x55ac7efce0;  1 drivers
v0x55ac886a90_0 .net "regwrite", 0 0, v0x55ac883a40_0;  1 drivers
v0x55ac886b80_0 .net "resetl", 0 0, v0x55ac887350_0;  1 drivers
v0x55ac886c40_0 .net "rm", 4 0, L_0x55ac887940;  1 drivers
v0x55ac886d00_0 .net "rn", 4 0, L_0x55ac887ba0;  1 drivers
v0x55ac886da0_0 .net "signop", 2 0, v0x55ac883b00_0;  1 drivers
v0x55ac886e90_0 .net "startpc", 63 0, v0x55ac8876b0_0;  1 drivers
v0x55ac886f70_0 .net "uncond_branch", 0 0, v0x55ac883bf0_0;  1 drivers
v0x55ac887060_0 .net "writeData", 63 0, L_0x55ac887fa0;  1 drivers
v0x55ac887120_0 .net "zero", 0 0, L_0x55ac898990;  1 drivers
L_0x55ac887830 .part v0x55ac884250_0, 0, 5;
L_0x55ac887940 .part v0x55ac884250_0, 5, 5;
L_0x55ac887a30 .part v0x55ac884250_0, 0, 5;
L_0x55ac887ad0 .part v0x55ac884250_0, 16, 5;
L_0x55ac887ba0 .functor MUXZ 5, L_0x55ac887ad0, L_0x55ac887a30, v0x55ac8839a0_0, C4<>;
L_0x55ac887d30 .part v0x55ac884250_0, 21, 11;
L_0x55ac887e60 .functor MUXZ 64, L_0x55ac7efce0, v0x55ac882480_0, v0x55ac883530_0, C4<>;
L_0x55ac887fa0 .functor MUXZ 64, v0x55ac882c30_0, v0x55ac8810f0_0, v0x55ac8836a0_0, C4<>;
S_0x55ac880750 .scope module, "DM" "DataMemory" 3 129, 4 2 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x55ac880dd0_0 .net "Address", 63 0, v0x55ac882c30_0;  alias, 1 drivers
v0x55ac880ed0_0 .net "Clock", 0 0, v0x55ac887290_0;  alias, 1 drivers
v0x55ac880f90_0 .net "MemoryRead", 0 0, v0x55ac883740_0;  alias, 1 drivers
v0x55ac881030_0 .net "MemoryWrite", 0 0, v0x55ac883830_0;  alias, 1 drivers
v0x55ac8810f0_0 .var "ReadData", 63 0;
v0x55ac881220_0 .net "WriteData", 63 0, L_0x55ac7efce0;  alias, 1 drivers
v0x55ac881300 .array "memBank", 0 1023, 7 0;
E_0x55ac7ec460 .event posedge, v0x55ac880ed0_0;
S_0x55ac880a00 .scope task, "initset" "initset" 4 13, 4 13 0, S_0x55ac880750;
 .timescale -9 -12;
v0x55ac880bf0_0 .var "addr", 63 0;
v0x55ac880cf0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DM.initset ;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55ac880bf0_0;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %load/vec4 v0x55ac880cf0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ac880bf0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55ac881300, 4, 0;
    %end;
S_0x55ac881480 .scope module, "NPC" "NextPClogic" 3 102, 5 2 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x55ac881760_0 .var "ALUResult", 63 0;
v0x55ac881860_0 .net "ALUZero", 0 0, L_0x55ac898990;  alias, 1 drivers
v0x55ac881920_0 .var "AddFour", 63 0;
v0x55ac8819e0_0 .var "AndBranchZero", 0 0;
v0x55ac881aa0_0 .net "Branch", 0 0, v0x55ac8835d0_0;  alias, 1 drivers
v0x55ac881bb0_0 .net "CurrentPC", 63 0, v0x55ac885f40_0;  alias, 1 drivers
v0x55ac881c90_0 .var "NextPC", 63 0;
v0x55ac881d70_0 .net "SignExtImm64", 63 0, v0x55ac882480_0;  alias, 1 drivers
v0x55ac881e50_0 .net "Uncondbranch", 0 0, v0x55ac883bf0_0;  alias, 1 drivers
v0x55ac881f10_0 .var "selector", 0 0;
E_0x55ac7ec7b0/0 .event edge, v0x55ac881d70_0, v0x55ac881bb0_0, v0x55ac881aa0_0, v0x55ac881860_0;
E_0x55ac7ec7b0/1 .event edge, v0x55ac8819e0_0, v0x55ac881e50_0, v0x55ac881f10_0, v0x55ac881760_0;
E_0x55ac7ec7b0/2 .event edge, v0x55ac881920_0;
E_0x55ac7ec7b0 .event/or E_0x55ac7ec7b0/0, E_0x55ac7ec7b0/1, E_0x55ac7ec7b0/2;
S_0x55ac882090 .scope module, "SignEx" "SignExtender" 3 113, 6 3 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 3 "Ctrl"
v0x55ac8822a0_0 .net "Ctrl", 2 0, v0x55ac883b00_0;  alias, 1 drivers
v0x55ac8823a0_0 .net "inst", 31 0, v0x55ac884250_0;  alias, 1 drivers
v0x55ac882480_0 .var/s "out", 63 0;
E_0x55ac7ec320 .event edge, v0x55ac8822a0_0, v0x55ac8823a0_0;
S_0x55ac8825b0 .scope module, "alu" "ALU" 3 120, 7 7 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x55ac882780 .param/l "n" 0 7 9, +C4<00000000000000000000000001000000>;
v0x55ac882960_0 .net "ALUCtrl", 3 0, v0x55ac883450_0;  alias, 1 drivers
v0x55ac882a60_0 .net "BusA", 63 0, L_0x55ac7efe00;  alias, 1 drivers
v0x55ac882b40_0 .net "BusB", 63 0, L_0x55ac887e60;  alias, 1 drivers
v0x55ac882c30_0 .var "BusW", 63 0;
v0x55ac882d20_0 .net "Zero", 0 0, L_0x55ac898990;  alias, 1 drivers
L_0x7f9c27b0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac882e10_0 .net/2u *"_s0", 63 0, L_0x7f9c27b0a8;  1 drivers
v0x55ac882eb0_0 .net *"_s2", 0 0, L_0x55ac898810;  1 drivers
L_0x7f9c27b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac882f70_0 .net/2u *"_s4", 0 0, L_0x7f9c27b0f0;  1 drivers
L_0x7f9c27b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ac883050_0 .net/2u *"_s6", 0 0, L_0x7f9c27b138;  1 drivers
E_0x55ac882900 .event edge, v0x55ac882b40_0, v0x55ac882a60_0, v0x55ac882960_0;
L_0x55ac898810 .cmp/ne 64, v0x55ac882c30_0, L_0x7f9c27b0a8;
L_0x55ac898990 .delay 1 (1000,1000,1000) L_0x55ac898990/d;
L_0x55ac898990/d .functor MUXZ 1, L_0x7f9c27b138, L_0x7f9c27b0f0, L_0x55ac898810, C4<>;
S_0x55ac883200 .scope module, "control" "control" 3 76, 8 17 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x55ac883450_0 .var "aluop", 3 0;
v0x55ac883530_0 .var "alusrc", 0 0;
v0x55ac8835d0_0 .var "branch", 0 0;
v0x55ac8836a0_0 .var "mem2reg", 0 0;
v0x55ac883740_0 .var "memread", 0 0;
v0x55ac883830_0 .var "memwrite", 0 0;
v0x55ac883900_0 .net "opcode", 10 0, L_0x55ac887d30;  alias, 1 drivers
v0x55ac8839a0_0 .var "reg2loc", 0 0;
v0x55ac883a40_0 .var "regwrite", 0 0;
v0x55ac883b00_0 .var "signop", 2 0;
v0x55ac883bf0_0 .var "uncond_branch", 0 0;
E_0x55ac8833d0 .event edge, v0x55ac883900_0;
S_0x55ac883de0 .scope module, "imem" "InstructionMemory" 3 71, 9 4 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x55ac8502d0 .param/l "MemSize" 0 9 6, +C4<00000000000000000000000000101000>;
P_0x55ac850310 .param/l "T_rd" 0 9 5, +C4<00000000000000000000000000010100>;
v0x55ac884140_0 .net "Address", 63 0, v0x55ac885f40_0;  alias, 1 drivers
v0x55ac884250_0 .var "Data", 31 0;
E_0x55ac8840c0 .event edge, v0x55ac881bb0_0;
S_0x55ac884360 .scope module, "regFile" "RegisterFile" 3 90, 10 2 0, S_0x55ac880500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x55ac7efe00/d .functor BUFZ 64, L_0x55ac888130, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55ac7efe00 .delay 64 (2000,2000,2000) L_0x55ac7efe00/d;
L_0x55ac7efce0/d .functor BUFZ 64, L_0x55ac888530, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55ac7efce0 .delay 64 (2000,2000,2000) L_0x55ac7efce0/d;
v0x55ac884640_0 .net "BusA", 63 0, L_0x55ac7efe00;  alias, 1 drivers
v0x55ac884750_0 .net "BusB", 63 0, L_0x55ac7efce0;  alias, 1 drivers
v0x55ac884820_0 .net "BusW", 63 0, L_0x55ac887fa0;  alias, 1 drivers
v0x55ac8848f0_0 .net "Clk", 0 0, v0x55ac887290_0;  alias, 1 drivers
v0x55ac8849c0_0 .net "RA", 4 0, L_0x55ac887940;  alias, 1 drivers
v0x55ac884ad0_0 .net "RB", 4 0, L_0x55ac887ba0;  alias, 1 drivers
v0x55ac884bb0_0 .net "RW", 4 0, L_0x55ac887830;  alias, 1 drivers
v0x55ac884c90_0 .net "RegWr", 0 0, v0x55ac883a40_0;  alias, 1 drivers
v0x55ac884d30_0 .net *"_s0", 63 0, L_0x55ac888130;  1 drivers
v0x55ac884df0_0 .net *"_s10", 6 0, L_0x55ac8885d0;  1 drivers
L_0x7f9c27b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac884ed0_0 .net *"_s13", 1 0, L_0x7f9c27b060;  1 drivers
v0x55ac884fb0_0 .net *"_s2", 6 0, L_0x55ac8881f0;  1 drivers
L_0x7f9c27b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac885090_0 .net *"_s5", 1 0, L_0x7f9c27b018;  1 drivers
v0x55ac885170_0 .net *"_s8", 63 0, L_0x55ac888530;  1 drivers
v0x55ac885250 .array "registers", 0 31, 63 0;
E_0x55ac884580 .event negedge, v0x55ac880ed0_0;
v0x55ac885250_31 .array/port v0x55ac885250, 31;
E_0x55ac8845e0 .event edge, v0x55ac885250_31, v0x55ac880ed0_0;
L_0x55ac888130 .array/port v0x55ac885250, L_0x55ac8881f0;
L_0x55ac8881f0 .concat [ 5 2 0 0], L_0x55ac887940, L_0x7f9c27b018;
L_0x55ac888530 .array/port v0x55ac885250, L_0x55ac8885d0;
L_0x55ac8885d0 .concat [ 5 2 0 0], L_0x55ac887ba0, L_0x7f9c27b060;
    .scope S_0x55ac883de0;
T_3 ;
    %wait E_0x55ac8840c0;
    %delay 4000, 0;
    %load/vec4 v0x55ac884140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %pushi/vec4 3533430282, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %pushi/vec4 2334064969, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %pushi/vec4 2332623177, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %pushi/vec4 3536506634, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %pushi/vec4 2332623177, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 3538044554, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 2332623177, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x55ac884250_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ac883200;
T_4 ;
    %wait E_0x55ac8833d0;
    %load/vec4 v0x55ac883900_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55ac8839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac883a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac8835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac883bf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55ac883450_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ac883b00_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ac884360;
T_5 ;
    %wait E_0x55ac8845e0;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac885250, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55ac884360;
T_6 ;
    %wait E_0x55ac884580;
    %load/vec4 v0x55ac884c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ac884820_0;
    %load/vec4 v0x55ac884bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55ac885250, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ac881480;
T_7 ;
    %wait E_0x55ac7ec7b0;
    %load/vec4 v0x55ac881d70_0;
    %load/vec4 v0x55ac881bb0_0;
    %add;
    %assign/vec4 v0x55ac881760_0, 2000;
    %load/vec4 v0x55ac881bb0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x55ac881920_0, 1000;
    %load/vec4 v0x55ac881aa0_0;
    %load/vec4 v0x55ac881860_0;
    %and;
    %assign/vec4 v0x55ac8819e0_0, 0;
    %load/vec4 v0x55ac8819e0_0;
    %load/vec4 v0x55ac881e50_0;
    %or;
    %assign/vec4 v0x55ac881f10_0, 0;
    %load/vec4 v0x55ac881f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ac881760_0;
    %assign/vec4 v0x55ac881c90_0, 1000;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ac881920_0;
    %assign/vec4 v0x55ac881c90_0, 1000;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ac882090;
T_8 ;
    %wait E_0x55ac7ec320;
    %load/vec4 v0x55ac8822a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x55ac8823a0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x55ac882480_0, 0, 64;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55ac8825b0;
T_9 ;
    %wait E_0x55ac882900;
    %load/vec4 v0x55ac882960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x55ac882a60_0;
    %load/vec4 v0x55ac882b40_0;
    %and;
    %assign/vec4 v0x55ac882c30_0, 20000;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x55ac882a60_0;
    %load/vec4 v0x55ac882b40_0;
    %or;
    %assign/vec4 v0x55ac882c30_0, 20000;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x55ac882a60_0;
    %load/vec4 v0x55ac882b40_0;
    %add;
    %assign/vec4 v0x55ac882c30_0, 20000;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x55ac882a60_0;
    %load/vec4 v0x55ac882b40_0;
    %sub;
    %assign/vec4 v0x55ac882c30_0, 20000;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55ac882b40_0;
    %assign/vec4 v0x55ac882c30_0, 20000;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ac880750;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55ac880bf0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55ac880cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DM.initset, S_0x55ac880a00;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55ac880bf0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55ac880cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DM.initset, S_0x55ac880a00;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55ac880bf0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55ac880cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DM.initset, S_0x55ac880a00;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55ac880bf0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55ac880cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DM.initset, S_0x55ac880a00;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55ac880bf0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55ac880cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DM.initset, S_0x55ac880a00;
    %join;
    %end;
    .thread T_10;
    .scope S_0x55ac880750;
T_11 ;
    %wait E_0x55ac7ec460;
    %load/vec4 v0x55ac880f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x55ac880dd0_0;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55ac881300, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ac8810f0_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55ac880750;
T_12 ;
    %wait E_0x55ac7ec460;
    %load/vec4 v0x55ac881030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55ac880dd0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
    %load/vec4 v0x55ac881220_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ac880dd0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55ac881300, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ac880500;
T_13 ;
    %wait E_0x55ac884580;
    %load/vec4 v0x55ac886b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55ac886520_0;
    %assign/vec4 v0x55ac885f40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ac886e90_0;
    %assign/vec4 v0x55ac885f40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ac83c9f0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55ac83c9f0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac887350_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55ac8876b0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ac8875a0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac887770_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac887350_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55ac8876b0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac887350_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x55ac887410_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x55ac887410_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0x55ac8874b0_0;
    %store/vec4 v0x55ac8801a0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x55ac880280_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55ac880420_0, 0, 257;
    %load/vec4 v0x55ac8875a0_0;
    %store/vec4 v0x55ac880360_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55ac87ffb0;
    %join;
    %load/vec4 v0x55ac880360_0;
    %store/vec4 v0x55ac8875a0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x55ac887410_0;
    %cmpi/u 92, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 91 "$display", "CurrentPC:%h", v0x55ac887410_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %delay 120000, 0;
    %load/vec4 v0x55ac8874b0_0;
    %store/vec4 v0x55ac8801a0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x55ac880280_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x55ac880420_0, 0, 257;
    %load/vec4 v0x55ac8875a0_0;
    %store/vec4 v0x55ac880360_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55ac87ffb0;
    %join;
    %load/vec4 v0x55ac880360_0;
    %store/vec4 v0x55ac8875a0_0, 0, 8;
    %load/vec4 v0x55ac8875a0_0;
    %store/vec4 v0x55ac85b800_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55ac85e9b0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55ac80d890;
    %join;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55ac83c9f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac887290_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55ac83c9f0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x55ac887290_0;
    %inv;
    %store/vec4 v0x55ac887290_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55ac887290_0;
    %inv;
    %store/vec4 v0x55ac887290_0, 0, 1;
    %load/vec4 v0x55ac887770_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55ac887770_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ac83c9f0;
T_18 ;
    %wait E_0x55ac7ec6a0;
    %load/vec4 v0x55ac887770_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 121 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "singlecycle.v";
    "./DataMemory.v";
    "./NextPClogic.v";
    "./SignExtender.v";
    "./ALU.v";
    "./control.v";
    "./InstructionMemory.v";
    "./RegisterFile.v";
