[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathPackedArrayNet/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<197> s<196> l<1:1> el<1:0>
n<> u<2> t<Package> p<63> s<3> l<1:1> el<1:8>
n<rvfi_pkg> u<3> t<StringConst> p<63> s<16> l<1:9> el<1:17>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<2:12> el<2:12>
n<NRET> u<5> t<StringConst> p<12> s<11> l<2:12> el<2:16>
n<1> u<6> t<IntConst> p<7> l<2:19> el<2:20>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:19> el<2:20>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:19> el<2:20>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:19> el<2:20>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<2:19> el<2:20>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<2:19> el<2:20>
n<> u<12> t<Param_assignment> p<13> c<5> l<2:12> el<2:20>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<2:12> el<2:20>
n<> u<14> t<Local_parameter_declaration> p<15> c<4> l<2:1> el<2:20>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:1> el<2:21>
n<> u<16> t<Package_item> p<63> c<15> s<29> l<2:1> el<2:21>
n<> u<17> t<Data_type_or_implicit> p<27> s<26> l<3:12> el<3:12>
n<ILEN> u<18> t<StringConst> p<25> s<24> l<3:12> el<3:16>
n<32> u<19> t<IntConst> p<20> l<3:19> el<3:21>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:19> el<3:21>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:19> el<3:21>
n<> u<22> t<Constant_expression> p<23> c<21> l<3:19> el<3:21>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:19> el<3:21>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:19> el<3:21>
n<> u<25> t<Param_assignment> p<26> c<18> l<3:12> el<3:21>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:12> el<3:21>
n<> u<27> t<Local_parameter_declaration> p<28> c<17> l<3:1> el<3:21>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:1> el<3:22>
n<> u<29> t<Package_item> p<63> c<28> s<61> l<3:1> el<3:22>
n<> u<30> t<Struct_keyword> p<31> l<5:9> el<5:15>
n<> u<31> t<Struct_union> p<56> c<30> s<32> l<5:9> el<5:15>
n<> u<32> t<Packed_keyword> p<56> s<55> l<5:16> el<5:22>
n<> u<33> t<IntVec_TypeLogic> p<50> s<49> l<6:3> el<6:8>
n<NRET> u<34> t<StringConst> p<35> l<6:10> el<6:14>
n<> u<35> t<Primary_literal> p<36> c<34> l<6:10> el<6:14>
n<> u<36> t<Constant_primary> p<37> c<35> l<6:10> el<6:14>
n<> u<37> t<Constant_expression> p<43> c<36> s<42> l<6:10> el<6:14>
n<1> u<38> t<IntConst> p<39> l<6:15> el<6:16>
n<> u<39> t<Primary_literal> p<40> c<38> l<6:15> el<6:16>
n<> u<40> t<Constant_primary> p<41> c<39> l<6:15> el<6:16>
n<> u<41> t<Constant_expression> p<43> c<40> l<6:15> el<6:16>
n<> u<42> t<BinOp_Minus> p<43> s<41> l<6:14> el<6:15>
n<> u<43> t<Constant_expression> p<48> c<37> s<47> l<6:10> el<6:16>
n<0> u<44> t<IntConst> p<45> l<6:17> el<6:18>
n<> u<45> t<Primary_literal> p<46> c<44> l<6:17> el<6:18>
n<> u<46> t<Constant_primary> p<47> c<45> l<6:17> el<6:18>
n<> u<47> t<Constant_expression> p<48> c<46> l<6:17> el<6:18>
n<> u<48> t<Constant_range> p<49> c<43> l<6:10> el<6:18>
n<> u<49> t<Packed_dimension> p<50> c<48> l<6:9> el<6:19>
n<> u<50> t<Data_type> p<51> c<33> l<6:3> el<6:19>
n<> u<51> t<Data_type_or_void> p<55> c<50> s<54> l<6:3> el<6:19>
n<trap> u<52> t<StringConst> p<53> l<6:36> el<6:40>
n<> u<53> t<Variable_decl_assignment> p<54> c<52> l<6:36> el<6:40>
n<> u<54> t<List_of_variable_decl_assignments> p<55> c<53> l<6:36> el<6:40>
n<> u<55> t<Struct_union_member> p<56> c<51> l<6:3> el<6:41>
n<> u<56> t<Data_type> p<58> c<31> s<57> l<5:9> el<7:2>
n<rvfi_instr_t> u<57> t<StringConst> p<58> l<7:3> el<7:15>
n<> u<58> t<Type_declaration> p<59> c<56> l<5:1> el<7:16>
n<> u<59> t<Data_declaration> p<60> c<58> l<5:1> el<7:16>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<5:1> el<7:16>
n<> u<61> t<Package_item> p<63> c<60> s<62> l<5:1> el<7:16>
n<> u<62> t<Endpackage> p<63> l<9:1> el<9:11>
n<> u<63> t<Package_declaration> p<64> c<2> l<1:1> el<9:11>
n<> u<64> t<Description> p<196> c<63> s<195> l<1:1> el<9:11>
n<module> u<65> t<Module_keyword> p<111> s<66> l<11:1> el<11:7>
n<rvfi_tracer> u<66> t<StringConst> p<111> s<82> l<11:8> el<11:19>
n<> u<67> t<IntegerAtomType_Int> p<69> s<68> l<12:13> el<12:16>
n<> u<68> t<Signing_Unsigned> p<69> l<12:17> el<12:25>
n<> u<69> t<Data_type> p<70> c<67> l<12:13> el<12:25>
n<> u<70> t<Data_type_or_implicit> p<80> c<69> s<79> l<12:13> el<12:25>
n<NR_COMMIT_PORTS> u<71> t<StringConst> p<78> s<77> l<12:26> el<12:41>
n<2> u<72> t<IntConst> p<73> l<12:44> el<12:45>
n<> u<73> t<Primary_literal> p<74> c<72> l<12:44> el<12:45>
n<> u<74> t<Constant_primary> p<75> c<73> l<12:44> el<12:45>
n<> u<75> t<Constant_expression> p<76> c<74> l<12:44> el<12:45>
n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<12:44> el<12:45>
n<> u<77> t<Constant_param_expression> p<78> c<76> l<12:44> el<12:45>
n<> u<78> t<Param_assignment> p<79> c<71> l<12:26> el<12:45>
n<> u<79> t<List_of_param_assignments> p<80> c<78> l<12:26> el<12:45>
n<> u<80> t<Parameter_declaration> p<81> c<70> l<12:3> el<12:45>
n<> u<81> t<Parameter_port_declaration> p<82> c<80> l<12:3> el<12:45>
n<> u<82> t<Parameter_port_list> p<111> c<81> s<110> l<11:20> el<13:2>
n<> u<83> t<PortDir_Inp> p<107> s<106> l<14:3> el<14:8>
n<rvfi_pkg> u<84> t<StringConst> p<85> l<14:9> el<14:17>
n<> u<85> t<Class_type> p<86> c<84> l<14:9> el<14:17>
n<> u<86> t<Class_scope> p<104> c<85> s<87> l<14:9> el<14:19>
n<rvfi_instr_t> u<87> t<StringConst> p<104> s<103> l<14:19> el<14:31>
n<NR_COMMIT_PORTS> u<88> t<StringConst> p<89> l<14:32> el<14:47>
n<> u<89> t<Primary_literal> p<90> c<88> l<14:32> el<14:47>
n<> u<90> t<Constant_primary> p<91> c<89> l<14:32> el<14:47>
n<> u<91> t<Constant_expression> p<97> c<90> s<96> l<14:32> el<14:47>
n<1> u<92> t<IntConst> p<93> l<14:48> el<14:49>
n<> u<93> t<Primary_literal> p<94> c<92> l<14:48> el<14:49>
n<> u<94> t<Constant_primary> p<95> c<93> l<14:48> el<14:49>
n<> u<95> t<Constant_expression> p<97> c<94> l<14:48> el<14:49>
n<> u<96> t<BinOp_Minus> p<97> s<95> l<14:47> el<14:48>
n<> u<97> t<Constant_expression> p<102> c<91> s<101> l<14:32> el<14:49>
n<0> u<98> t<IntConst> p<99> l<14:50> el<14:51>
n<> u<99> t<Primary_literal> p<100> c<98> l<14:50> el<14:51>
n<> u<100> t<Constant_primary> p<101> c<99> l<14:50> el<14:51>
n<> u<101> t<Constant_expression> p<102> c<100> l<14:50> el<14:51>
n<> u<102> t<Constant_range> p<103> c<97> l<14:32> el<14:51>
n<> u<103> t<Packed_dimension> p<104> c<102> l<14:31> el<14:52>
n<> u<104> t<Data_type> p<105> c<86> l<14:9> el<14:52>
n<> u<105> t<Data_type_or_implicit> p<106> c<104> l<14:9> el<14:52>
n<> u<106> t<Net_port_type> p<107> c<105> l<14:9> el<14:52>
n<> u<107> t<Net_port_header> p<109> c<83> s<108> l<14:3> el<14:52>
n<rvfi_i> u<108> t<StringConst> p<109> l<14:63> el<14:69>
n<> u<109> t<Ansi_port_declaration> p<110> c<107> l<14:3> el<14:69>
n<> u<110> t<List_of_port_declarations> p<111> c<109> l<13:2> el<15:2>
n<> u<111> t<Module_ansi_header> p<194> c<65> s<192> l<11:1> el<15:3>
n<> u<112> t<AlwaysKeywd_FF> p<189> s<188> l<16:1> el<16:10>
n<> u<113> t<Edge_Posedge> p<118> s<117> l<16:13> el<16:20>
n<clk_i> u<114> t<StringConst> p<115> l<16:21> el<16:26>
n<> u<115> t<Primary_literal> p<116> c<114> l<16:21> el<16:26>
n<> u<116> t<Primary> p<117> c<115> l<16:21> el<16:26>
n<> u<117> t<Expression> p<118> c<116> l<16:21> el<16:26>
n<> u<118> t<Event_expression> p<119> c<113> l<16:13> el<16:26>
n<> u<119> t<Event_control> p<120> c<118> l<16:11> el<16:27>
n<> u<120> t<Procedural_timing_control> p<186> c<119> s<185> l<16:11> el<16:27>
n<> u<121> t<IntegerAtomType_Int> p<122> l<17:8> el<17:11>
n<> u<122> t<Data_type> p<128> c<121> s<123> l<17:8> el<17:11>
n<i> u<123> t<StringConst> p<128> s<127> l<17:12> el<17:13>
n<0> u<124> t<IntConst> p<125> l<17:16> el<17:17>
n<> u<125> t<Primary_literal> p<126> c<124> l<17:16> el<17:17>
n<> u<126> t<Primary> p<127> c<125> l<17:16> el<17:17>
n<> u<127> t<Expression> p<128> c<126> l<17:16> el<17:17>
n<> u<128> t<For_variable_declaration> p<129> c<122> l<17:8> el<17:17>
n<> u<129> t<For_initialization> p<177> c<128> s<139> l<17:8> el<17:17>
n<i> u<130> t<StringConst> p<131> l<17:19> el<17:20>
n<> u<131> t<Primary_literal> p<132> c<130> l<17:19> el<17:20>
n<> u<132> t<Primary> p<133> c<131> l<17:19> el<17:20>
n<> u<133> t<Expression> p<139> c<132> s<138> l<17:19> el<17:20>
n<NR_COMMIT_PORTS> u<134> t<StringConst> p<135> l<17:23> el<17:38>
n<> u<135> t<Primary_literal> p<136> c<134> l<17:23> el<17:38>
n<> u<136> t<Primary> p<137> c<135> l<17:23> el<17:38>
n<> u<137> t<Expression> p<139> c<136> l<17:23> el<17:38>
n<> u<138> t<BinOp_Less> p<139> s<137> l<17:21> el<17:22>
n<> u<139> t<Expression> p<177> c<133> s<148> l<17:19> el<17:38>
n<i> u<140> t<StringConst> p<141> l<17:40> el<17:41>
n<> u<141> t<Ps_or_hierarchical_identifier> p<144> c<140> s<143> l<17:40> el<17:41>
n<> u<142> t<Bit_select> p<143> l<17:41> el<17:41>
n<> u<143> t<Select> p<144> c<142> l<17:41> el<17:41>
n<> u<144> t<Variable_lvalue> p<146> c<141> s<145> l<17:40> el<17:41>
n<> u<145> t<IncDec_PlusPlus> p<146> l<17:41> el<17:43>
n<> u<146> t<Inc_or_dec_expression> p<147> c<144> l<17:40> el<17:43>
n<> u<147> t<For_step_assignment> p<148> c<146> l<17:40> el<17:43>
n<> u<148> t<For_step> p<177> c<147> s<175> l<17:40> el<17:43>
n<rvfi_i> u<149> t<StringConst> p<157> s<153> l<18:9> el<18:15>
n<i> u<150> t<StringConst> p<151> l<18:16> el<18:17>
n<> u<151> t<Primary_literal> p<152> c<150> l<18:16> el<18:17>
n<> u<152> t<Constant_primary> p<153> c<151> l<18:16> el<18:17>
n<> u<153> t<Constant_expression> p<157> c<152> s<154> l<18:16> el<18:17>
n<trap> u<154> t<StringConst> p<157> s<156> l<18:19> el<18:23>
n<> u<155> t<Bit_select> p<156> l<18:23> el<18:23>
n<> u<156> t<Select> p<157> c<155> l<18:23> el<18:23>
n<> u<157> t<Complex_func_call> p<158> c<149> l<18:9> el<18:23>
n<> u<158> t<Primary> p<159> c<157> l<18:9> el<18:23>
n<> u<159> t<Expression> p<160> c<158> l<18:9> el<18:23>
n<> u<160> t<Expression_or_cond_pattern> p<161> c<159> l<18:9> el<18:23>
n<> u<161> t<Cond_predicate> p<167> c<160> s<166> l<18:9> el<18:23>
n<> u<162> t<End> p<163> l<19:5> el<19:8>
n<> u<163> t<Seq_block> p<164> c<162> l<18:25> el<19:8>
n<> u<164> t<Statement_item> p<165> c<163> l<18:25> el<19:8>
n<> u<165> t<Statement> p<166> c<164> l<18:25> el<19:8>
n<> u<166> t<Statement_or_null> p<167> c<165> l<18:25> el<19:8>
n<> u<167> t<Conditional_statement> p<168> c<161> l<18:5> el<19:8>
n<> u<168> t<Statement_item> p<169> c<167> l<18:5> el<19:8>
n<> u<169> t<Statement> p<170> c<168> l<18:5> el<19:8>
n<> u<170> t<Statement_or_null> p<172> c<169> s<171> l<18:5> el<19:8>
n<> u<171> t<End> p<172> l<20:3> el<20:6>
n<> u<172> t<Seq_block> p<173> c<170> l<17:45> el<20:6>
n<> u<173> t<Statement_item> p<174> c<172> l<17:45> el<20:6>
n<> u<174> t<Statement> p<175> c<173> l<17:45> el<20:6>
n<> u<175> t<Statement_or_null> p<177> c<174> l<17:45> el<20:6>
n<> u<176> t<For> p<177> s<129> l<17:3> el<17:6>
n<> u<177> t<Loop_statement> p<178> c<176> l<17:3> el<20:6>
n<> u<178> t<Statement_item> p<179> c<177> l<17:3> el<20:6>
n<> u<179> t<Statement> p<180> c<178> l<17:3> el<20:6>
n<> u<180> t<Statement_or_null> p<182> c<179> s<181> l<17:3> el<20:6>
n<> u<181> t<End> p<182> l<21:1> el<21:4>
n<> u<182> t<Seq_block> p<183> c<180> l<16:28> el<21:4>
n<> u<183> t<Statement_item> p<184> c<182> l<16:28> el<21:4>
n<> u<184> t<Statement> p<185> c<183> l<16:28> el<21:4>
n<> u<185> t<Statement_or_null> p<186> c<184> l<16:28> el<21:4>
n<> u<186> t<Procedural_timing_control_statement> p<187> c<120> l<16:11> el<21:4>
n<> u<187> t<Statement_item> p<188> c<186> l<16:11> el<21:4>
n<> u<188> t<Statement> p<189> c<187> l<16:11> el<21:4>
n<> u<189> t<Always_construct> p<190> c<112> l<16:1> el<21:4>
n<> u<190> t<Module_common_item> p<191> c<189> l<16:1> el<21:4>
n<> u<191> t<Module_or_generate_item> p<192> c<190> l<16:1> el<21:4>
n<> u<192> t<Non_port_module_item> p<194> c<191> s<193> l<16:1> el<21:4>
n<> u<193> t<Endmodule> p<194> l<22:1> el<22:10>
n<> u<194> t<Module_declaration> p<195> c<111> l<11:1> el<22:10>
n<> u<195> t<Description> p<196> c<194> l<11:1> el<22:10>
n<> u<196> t<Source_text> p<197> c<64> l<1:1> el<22:10>
n<> u<197> t<Top_level_rule> c<1> l<1:1> el<24:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv:1:1: No timescale set for "rvfi_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv:11:1: No timescale set for "rvfi_tracer".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv:1:1: Compile package "rvfi_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv:11:1: Compile module "work@rvfi_tracer".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv:11:1: Top level module "work@rvfi_tracer".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assign_stmt                                            1
begin                                                  3
bit_select                                             1
constant                                              36
design                                                 1
event_control                                          1
for_stmt                                               1
hier_path                                              1
if_stmt                                                1
int_typespec                                           8
int_var                                                1
logic_net                                              2
logic_typespec                                         2
module_inst                                            7
operation                                              9
package                                                2
packed_array_net                                       1
packed_array_typespec                                  3
param_assign                                          10
parameter                                             10
port                                                   2
range                                                  6
ref_obj                                               10
struct_net                                             1
struct_typespec                                        2
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assign_stmt                                            2
begin                                                  6
bit_select                                             2
constant                                              36
design                                                 1
event_control                                          2
for_stmt                                               2
hier_path                                              2
if_stmt                                                2
int_typespec                                           8
int_var                                                2
logic_net                                              2
logic_typespec                                         2
module_inst                                            7
operation                                             12
package                                                2
packed_array_net                                       1
packed_array_typespec                                  3
param_assign                                          10
parameter                                             10
port                                                   3
range                                                  6
ref_obj                                               17
struct_net                                             1
struct_typespec                                        2
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathPackedArrayNet/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@rvfi_tracer)
|vpiElaborated:1
|vpiName:work@rvfi_tracer
|uhdmallPackages:
\_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@rvfi_tracer)
  |vpiName:rvfi_pkg
  |vpiFullName:rvfi_pkg::
  |vpiParameter:
  \_parameter: (rvfi_pkg::NRET), line:2:12, endln:2:16
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:1, endln:2:20
    |vpiLocalParam:1
    |vpiName:NRET
    |vpiFullName:rvfi_pkg::NRET
  |vpiParameter:
  \_parameter: (rvfi_pkg::ILEN), line:3:12, endln:3:16
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:3:1, endln:3:21
    |vpiLocalParam:1
    |vpiName:ILEN
    |vpiFullName:rvfi_pkg::ILEN
  |vpiParamAssign:
  \_param_assign: , line:2:12, endln:2:20
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_param_assign: , line:2:12, endln:2:20
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:1, endln:2:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rvfi_pkg::NRET), line:2:12, endln:2:16
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:21
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:3:19, endln:3:21
      |vpiParent:
      \_param_assign: , line:3:12, endln:3:21
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:3:1, endln:3:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rvfi_pkg::ILEN), line:3:12, endln:3:16
  |vpiTypedef:
  \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiName:rvfi_pkg::rvfi_instr_t
    |vpiInstance:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (trap), line:6:36, endln:6:40
      |vpiParent:
      \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
      |vpiName:trap
      |vpiTypespec:
      \_logic_typespec: , line:6:3, endln:6:19
        |vpiParent:
        \_typespec_member: (trap), line:6:36, endln:6:40
        |vpiInstance:
        \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:6:9, endln:6:19
          |vpiParent:
          \_logic_typespec: , line:6:3, endln:6:19
          |vpiLeftRange:
          \_operation: , line:6:10, endln:6:16
            |vpiParent:
            \_range: , line:6:9, endln:6:19
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (rvfi_pkg::rvfi_pkg::rvfi_instr_t::trap::NRET), line:6:10, endln:6:14
              |vpiParent:
              \_operation: , line:6:10, endln:6:16
              |vpiName:NRET
              |vpiFullName:rvfi_pkg::rvfi_pkg::rvfi_instr_t::trap::NRET
              |vpiActual:
              \_parameter: (rvfi_pkg::NRET), line:2:12, endln:2:16
            |vpiOperand:
            \_constant: , line:6:15, endln:6:16
              |vpiParent:
              \_operation: , line:6:10, endln:6:16
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:17, endln:6:18
            |vpiParent:
            \_range: , line:6:9, endln:6:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:19
  |vpiDefName:rvfi_pkg
|uhdmtopPackages:
\_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@rvfi_tracer)
  |vpiName:rvfi_pkg
  |vpiFullName:rvfi_pkg::
  |vpiParameter:
  \_parameter: (rvfi_pkg::NRET), line:2:12, endln:2:16
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:1, endln:2:20
    |vpiLocalParam:1
    |vpiName:NRET
    |vpiFullName:rvfi_pkg::NRET
  |vpiParameter:
  \_parameter: (rvfi_pkg::ILEN), line:3:12, endln:3:16
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:3:1, endln:3:21
    |vpiLocalParam:1
    |vpiName:ILEN
    |vpiFullName:rvfi_pkg::ILEN
  |vpiParamAssign:
  \_param_assign: , line:2:12, endln:2:20
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_param_assign: , line:2:12, endln:2:20
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:1, endln:2:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rvfi_pkg::NRET), line:2:12, endln:2:16
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:21
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:3:19, endln:3:21
      |vpiParent:
      \_param_assign: , line:3:12, endln:3:21
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:3:1, endln:3:21
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rvfi_pkg::ILEN), line:3:12, endln:3:16
  |vpiTypedef:
  \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
    |vpiParent:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiName:rvfi_pkg::rvfi_instr_t
    |vpiInstance:
    \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (trap), line:6:36, endln:6:40
      |vpiParent:
      \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
      |vpiName:trap
      |vpiTypespec:
      \_logic_typespec: , line:6:3, endln:6:19
        |vpiParent:
        \_typespec_member: (trap), line:6:36, endln:6:40
        |vpiInstance:
        \_package: rvfi_pkg (rvfi_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:6:9, endln:6:19
          |vpiParent:
          \_logic_typespec: , line:6:3, endln:6:19
          |vpiLeftRange:
          \_constant: , line:6:10, endln:6:14
            |vpiParent:
            \_range: , line:6:9, endln:6:19
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:6:17, endln:6:18
            |vpiParent:
            \_range: , line:6:9, endln:6:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:19
  |vpiDefName:rvfi_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
  |vpiParent:
  \_design: (work@rvfi_tracer)
  |vpiFullName:work@rvfi_tracer
  |vpiParameter:
  \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:12:13, endln:12:25
      |vpiParent:
      \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
    |vpiName:NR_COMMIT_PORTS
    |vpiFullName:work@rvfi_tracer.NR_COMMIT_PORTS
  |vpiParamAssign:
  \_param_assign: , line:12:26, endln:12:45
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiRhs:
    \_constant: , line:12:44, endln:12:45
      |vpiParent:
      \_param_assign: , line:12:26, endln:12:45
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:12:13, endln:12:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
  |vpiDefName:work@rvfi_tracer
  |vpiNet:
  \_logic_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiName:rvfi_i
    |vpiFullName:work@rvfi_tracer.rvfi_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@rvfi_tracer.clk_i), line:16:21, endln:16:26
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiName:clk_i
    |vpiFullName:work@rvfi_tracer.clk_i
    |vpiNetType:1
  |vpiPort:
  \_port: (rvfi_i), line:14:63, endln:14:69
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiName:rvfi_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvfi_tracer.rvfi_i.rvfi_i), line:14:63, endln:14:69
      |vpiParent:
      \_port: (rvfi_i), line:14:63, endln:14:69
      |vpiName:rvfi_i
      |vpiFullName:work@rvfi_tracer.rvfi_i.rvfi_i
      |vpiActual:
      \_logic_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
    |vpiTypedef:
    \_packed_array_typespec: 
      |vpiRange:
      \_range: , line:14:31, endln:14:52
        |vpiParent:
        \_packed_array_typespec: 
        |vpiLeftRange:
        \_operation: , line:14:32, endln:14:49
          |vpiParent:
          \_range: , line:14:31, endln:14:52
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (NR_COMMIT_PORTS), line:14:32, endln:14:47
            |vpiParent:
            \_operation: , line:14:32, endln:14:49
            |vpiName:NR_COMMIT_PORTS
          |vpiOperand:
          \_constant: , line:14:48, endln:14:49
            |vpiParent:
            \_operation: , line:14:32, endln:14:49
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:50, endln:14:51
          |vpiParent:
          \_range: , line:14:31, endln:14:52
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
  |vpiProcess:
  \_always: , line:16:1, endln:21:4
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiStmt:
    \_event_control: , line:16:11, endln:16:27
      |vpiParent:
      \_always: , line:16:1, endln:21:4
      |vpiCondition:
      \_operation: , line:16:13, endln:16:26
        |vpiParent:
        \_event_control: , line:16:11, endln:16:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@rvfi_tracer.clk_i), line:16:21, endln:16:26
          |vpiParent:
          \_operation: , line:16:13, endln:16:26
          |vpiName:clk_i
          |vpiFullName:work@rvfi_tracer.clk_i
          |vpiActual:
          \_logic_net: (work@rvfi_tracer.clk_i), line:16:21, endln:16:26
      |vpiStmt:
      \_begin: (work@rvfi_tracer), line:16:28, endln:21:4
        |vpiParent:
        \_event_control: , line:16:11, endln:16:27
        |vpiFullName:work@rvfi_tracer
        |vpiStmt:
        \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
          |vpiParent:
          \_begin: (work@rvfi_tracer), line:16:28, endln:21:4
          |vpiFullName:work@rvfi_tracer
          |vpiForInitStmt:
          \_assign_stmt: , line:17:8, endln:17:17
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiRhs:
            \_constant: , line:17:16, endln:17:17
              |vpiParent:
              \_assign_stmt: , line:17:8, endln:17:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
              |vpiParent:
              \_assign_stmt: , line:17:8, endln:17:17
              |vpiTypespec:
              \_int_typespec: , line:17:8, endln:17:11
                |vpiSigned:1
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_operation: , line:17:40, endln:17:43
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiOpType:62
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.i), line:17:40, endln:17:41
              |vpiParent:
              \_operation: , line:17:40, endln:17:43
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiActual:
              \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
          |vpiCondition:
          \_operation: , line:17:19, endln:17:38
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.i), line:17:19, endln:17:20
              |vpiParent:
              \_operation: , line:17:19, endln:17:38
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiActual:
              \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.NR_COMMIT_PORTS), line:17:23, endln:17:38
              |vpiParent:
              \_operation: , line:17:19, endln:17:38
              |vpiName:NR_COMMIT_PORTS
              |vpiFullName:work@rvfi_tracer.NR_COMMIT_PORTS
          |vpiStmt:
          \_begin: (work@rvfi_tracer), line:17:45, endln:20:6
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiFullName:work@rvfi_tracer
            |vpiStmt:
            \_if_stmt: , line:18:5, endln:19:8
              |vpiParent:
              \_begin: (work@rvfi_tracer), line:17:45, endln:20:6
              |vpiCondition:
              \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                |vpiParent:
                \_begin: (work@rvfi_tracer), line:17:45, endln:20:6
                |vpiName:rvfi_i[i].trap
                |vpiActual:
                \_bit_select: (rvfi_i[i]), line:18:9, endln:18:15
                  |vpiParent:
                  \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                  |vpiName:rvfi_i
                  |vpiFullName:rvfi_i[i]
                  |vpiIndex:
                  \_ref_obj: (work@rvfi_tracer.i), line:18:16, endln:18:17
                    |vpiParent:
                    \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                    |vpiName:i
                    |vpiFullName:work@rvfi_tracer.i
                    |vpiActual:
                    \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
                |vpiActual:
                \_ref_obj: (work@rvfi_tracer.trap), line:18:19, endln:18:23
                  |vpiParent:
                  \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                  |vpiName:trap
                  |vpiFullName:work@rvfi_tracer.trap
              |vpiStmt:
              \_begin: (work@rvfi_tracer), line:18:25, endln:19:8
                |vpiParent:
                \_if_stmt: , line:18:5, endln:19:8
                |vpiFullName:work@rvfi_tracer
    |vpiAlwaysType:3
|uhdmtopModules:
\_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
  |vpiName:work@rvfi_tracer
  |vpiParameter:
  \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:12:13, endln:12:25
      |vpiParent:
      \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
    |vpiName:NR_COMMIT_PORTS
    |vpiFullName:work@rvfi_tracer.NR_COMMIT_PORTS
  |vpiParamAssign:
  \_param_assign: , line:12:26, endln:12:45
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiRhs:
    \_constant: , line:12:44, endln:12:45
      |vpiParent:
      \_param_assign: , line:12:26, endln:12:45
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:12:13, endln:12:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
  |vpiDefName:work@rvfi_tracer
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiName:rvfi_i
    |vpiFullName:work@rvfi_tracer.rvfi_i
    |vpiNetType:1
    |vpiRange:
    \_range: , line:14:31, endln:14:52
      |vpiParent:
      \_packed_array_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
      |vpiLeftRange:
      \_constant: , line:14:32, endln:14:47
        |vpiParent:
        \_range: , line:14:31, endln:14:52
        |vpiDecompile:1
        |vpiSize:64
        |INT:1
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:14:50, endln:14:51
        |vpiParent:
        \_range: , line:14:31, endln:14:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (work@rvfi_tracer.rvfi_i.rvfi_i)
      |vpiParent:
      \_packed_array_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
      |vpiTypespec:
      \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
      |vpiName:rvfi_i
      |vpiFullName:work@rvfi_tracer.rvfi_i.rvfi_i
  |vpiTopModule:1
  |vpiPort:
  \_port: (rvfi_i), line:14:63, endln:14:69
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiName:rvfi_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
      |vpiParent:
      \_port: (rvfi_i), line:14:63, endln:14:69
      |vpiName:rvfi_i
      |vpiFullName:work@rvfi_tracer.rvfi_i
      |vpiActual:
      \_packed_array_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
    |vpiTypedef:
    \_packed_array_typespec: 
      |vpiRange:
      \_range: , line:14:31, endln:14:52
        |vpiParent:
        \_packed_array_typespec: 
        |vpiLeftRange:
        \_constant: , line:14:32, endln:14:47
          |vpiParent:
          \_range: , line:14:31, endln:14:52
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:14:50, endln:14:51
          |vpiParent:
          \_range: , line:14:31, endln:14:52
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (rvfi_pkg::rvfi_instr_t), line:5:9, endln:7:2
    |vpiInstance:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
  |vpiProcess:
  \_always: , line:16:1, endln:21:4
    |vpiParent:
    \_module_inst: work@rvfi_tracer (work@rvfi_tracer), file:${SURELOG_DIR}/tests/HierPathPackedArrayNet/dut.sv, line:11:1, endln:22:10
    |vpiStmt:
    \_event_control: , line:16:11, endln:16:27
      |vpiParent:
      \_always: , line:16:1, endln:21:4
      |vpiCondition:
      \_operation: , line:16:13, endln:16:26
        |vpiParent:
        \_event_control: , line:16:11, endln:16:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@rvfi_tracer.clk_i), line:16:21, endln:16:26
          |vpiParent:
          \_operation: , line:16:13, endln:16:26
          |vpiName:clk_i
          |vpiFullName:work@rvfi_tracer.clk_i
          |vpiActual:
          \_logic_net: (work@rvfi_tracer.clk_i), line:16:21, endln:16:26
      |vpiStmt:
      \_begin: (work@rvfi_tracer), line:16:28, endln:21:4
        |vpiParent:
        \_event_control: , line:16:11, endln:16:27
        |vpiFullName:work@rvfi_tracer
        |vpiStmt:
        \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
          |vpiParent:
          \_begin: (work@rvfi_tracer), line:16:28, endln:21:4
          |vpiFullName:work@rvfi_tracer
          |vpiForInitStmt:
          \_assign_stmt: , line:17:8, endln:17:17
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiRhs:
            \_constant: , line:17:16, endln:17:17
            |vpiLhs:
            \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
              |vpiParent:
              \_assign_stmt: , line:17:8, endln:17:17
              |vpiTypespec:
              \_int_typespec: , line:17:8, endln:17:11
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_operation: , line:17:40, endln:17:43
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiOpType:62
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.i), line:17:40, endln:17:41
              |vpiParent:
              \_operation: , line:17:40, endln:17:43
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiActual:
              \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
          |vpiCondition:
          \_operation: , line:17:19, endln:17:38
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.i), line:17:19, endln:17:20
              |vpiParent:
              \_operation: , line:17:19, endln:17:38
              |vpiName:i
              |vpiFullName:work@rvfi_tracer.i
              |vpiActual:
              \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
            |vpiOperand:
            \_ref_obj: (work@rvfi_tracer.NR_COMMIT_PORTS), line:17:23, endln:17:38
              |vpiParent:
              \_operation: , line:17:19, endln:17:38
              |vpiName:NR_COMMIT_PORTS
              |vpiFullName:work@rvfi_tracer.NR_COMMIT_PORTS
              |vpiActual:
              \_parameter: (work@rvfi_tracer.NR_COMMIT_PORTS), line:12:26, endln:12:41
          |vpiStmt:
          \_begin: (work@rvfi_tracer), line:17:45, endln:20:6
            |vpiParent:
            \_for_stmt: (work@rvfi_tracer), line:17:3, endln:17:6
            |vpiFullName:work@rvfi_tracer
            |vpiStmt:
            \_if_stmt: , line:18:5, endln:19:8
              |vpiParent:
              \_begin: (work@rvfi_tracer), line:17:45, endln:20:6
              |vpiCondition:
              \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                |vpiParent:
                \_if_stmt: , line:18:5, endln:19:8
                |vpiName:rvfi_i[i].trap
                |vpiActual:
                \_bit_select: (work@rvfi_tracer.rvfi_i), line:18:9, endln:18:15
                  |vpiParent:
                  \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                  |vpiName:rvfi_i
                  |vpiFullName:work@rvfi_tracer.rvfi_i
                  |vpiActual:
                  \_packed_array_net: (work@rvfi_tracer.rvfi_i), line:14:63, endln:14:69
                  |vpiIndex:
                  \_ref_obj: (work@rvfi_tracer.rvfi_i[i].trap.i), line:18:16, endln:18:17
                    |vpiParent:
                    \_bit_select: (work@rvfi_tracer.rvfi_i), line:18:9, endln:18:15
                    |vpiName:i
                    |vpiFullName:work@rvfi_tracer.rvfi_i[i].trap.i
                    |vpiActual:
                    \_int_var: (work@rvfi_tracer.i), line:17:12, endln:17:13
                |vpiActual:
                \_ref_obj: (work@rvfi_tracer.trap), line:18:19, endln:18:23
                  |vpiParent:
                  \_hier_path: (rvfi_i[i].trap), line:18:9, endln:18:23
                  |vpiName:trap
                  |vpiFullName:work@rvfi_tracer.trap
                  |vpiActual:
                  \_typespec_member: (trap), line:6:36, endln:6:40
              |vpiStmt:
              \_begin: (work@rvfi_tracer), line:18:25, endln:19:8
                |vpiParent:
                \_if_stmt: , line:18:5, endln:19:8
                |vpiFullName:work@rvfi_tracer
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
