Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 16:32:31 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file factor1_bins_timing_summary_routed.rpt -pb factor1_bins_timing_summary_routed.pb -rpx factor1_bins_timing_summary_routed.rpx -warn_on_violation
| Design       : factor1_bins
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (194)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (43)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (194)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: ad9850_inst/sclk_t_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: dac_fd_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: fd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lr_dat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/tx_en_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/uart_tx_inst/txBaudClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.528     -417.802                    394                15118        0.048        0.000                      0                15026        2.625        0.000                       0                  7993  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
pll_dac1/inst/clk_in1                                                                       {0.000 10.000}         20.000          50.000          
  clk_out1_pll_dac_1                                                                        {0.000 20.348}         40.697          24.572          
  clkfbout_pll_dac_1                                                                        {0.000 30.000}         60.000          16.667          
sys_clk                                                                                     {0.000 10.000}         20.000          50.000          
  clk_out1_pll                                                                              {0.000 3.125}          6.250           160.000         
  clk_out2_pll                                                                              {0.000 4.000}          8.000           125.000         
  clk_out3_pll                                                                              {0.000 10.000}         20.000          50.000          
  clkfbout_pll                                                                              {0.000 10.000}         20.000          50.000          
ts_PHY_GTXC                                                                                 {0.000 4.000}          8.000           125.000         
ts_PHY_RXC                                                                                  {0.000 4.000}          8.000           125.000         
ts_clk125                                                                                   {0.000 4.000}          8.000           125.000         
ts_clk160                                                                                   {0.000 3.125}          6.250           160.000         
ts_clk_adc_o                                                                                {0.000 3.125}          6.250           160.000         
ts_conv_o                                                                                   {0.000 2500.000}       5000.000        0.200           
ts_ser1_rse                                                                                 {0.000 2500.000}       5000.000        0.200           
ts_ser1_rx                                                                                  {0.000 2500.000}       5000.000        0.200           
ts_ser1_tx                                                                                  {0.000 2500.000}       5000.000        0.200           
ts_ser2_rse                                                                                 {0.000 2500.000}       5000.000        0.200           
ts_ser2_rx                                                                                  {0.000 2500.000}       5000.000        0.200           
ts_ser2_tx                                                                                  {0.000 2500.000}       5000.000        0.200           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.101        0.000                      0                  933        0.054        0.000                      0                  933       15.370        0.000                       0                   487  
pll_dac1/inst/clk_in1                                                                                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out1_pll_dac_1                                                                             37.502        0.000                      0                    8        0.242        0.000                      0                    8       19.848        0.000                       0                    10  
  clkfbout_pll_dac_1                                                                                                                                                                                                                         40.000        0.000                       0                     3  
sys_clk                                                                                                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_pll                                                                                                                                                                                                                                4.658        0.000                       0                     2  
  clk_out2_pll                                                                                                                                                                                                                                6.408        0.000                       0                     2  
  clk_out3_pll                                                                                   15.425        0.000                      0                  440        0.112        0.000                      0                  440        9.500        0.000                       0                   258  
  clkfbout_pll                                                                                                                                                                                                                               18.408        0.000                       0                     3  
ts_PHY_RXC                                                                                        0.277        0.000                      0                 3159        0.081        0.000                      0                 3159        2.870        0.000                       0                  1021  
ts_clk125                                                                                         0.781        0.000                      0                 8544        0.048        0.000                      0                 8544        2.870        0.000                       0                  4802  
ts_clk160                                                                                        -0.223       -6.375                     81                 1416        0.276        0.000                      0                 1416        2.625        0.000                       0                  1403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ts_clk125                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.836        0.000                      0                    8                                                                        
ts_PHY_RXC                                                                                  clk_out3_pll                                                                                      6.488        0.000                      0                   10                                                                        
ts_clk125                                                                                   clk_out3_pll                                                                                      6.962        0.000                      0                   10                                                                        
ts_ser1_rx                                                                                  clk_out3_pll                                                                                     13.745        0.000                      0                   39        1.485        0.000                      0                   39  
clk_out3_pll                                                                                ts_PHY_RXC                                                                                       18.927        0.000                      0                   10                                                                        
ts_clk125                                                                                   ts_PHY_RXC                                                                                        6.493        0.000                      0                   18                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  ts_clk125                                                                                        31.917        0.000                      0                    8                                                                        
clk_out3_pll                                                                                ts_clk125                                                                                         0.171        0.000                      0                  105        0.382        0.000                      0                   95  
ts_PHY_RXC                                                                                  ts_clk125                                                                                        -1.979      -96.098                    152                  173        0.794        0.000                      0                  155  
ts_clk160                                                                                   ts_clk125                                                                                        -3.528     -231.210                    108                  108        0.122        0.000                      0                  108  
ts_ser2_rx                                                                                  ts_clk125                                                                                        -0.349       -0.619                      4                   35        0.234        0.000                      0                   35  
ts_clk125                                                                                   ts_clk160                                                                                        -1.992      -83.500                     49                   49        0.071        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.521        0.000                      0                  100        0.299        0.000                      0                  100  
**async_default**                                                                           ts_PHY_RXC                                                                                  ts_PHY_RXC                                                                                        5.961        0.000                      0                   35        0.345        0.000                      0                   35  
**async_default**                                                                           ts_clk125                                                                                   ts_clk125                                                                                         4.263        0.000                      0                  180        0.191        0.000                      0                  180  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.655ns (28.215%)  route 4.211ns (71.785%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.877     9.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.105     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.342    36.298    
                         clock uncertainty           -0.035    36.263    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.030    36.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.655ns (28.287%)  route 4.196ns (71.713%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.862     9.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.105     9.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.370    36.326    
                         clock uncertainty           -0.035    36.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.076    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.367    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 27.190    

Slack (MET) :             27.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.655ns (30.335%)  route 3.801ns (69.665%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 35.818 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.105     8.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.269    35.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.258    36.076    
                         clock uncertainty           -0.035    36.041    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.030    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                 27.289    

Slack (MET) :             27.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.655ns (30.352%)  route 3.798ns (69.648%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 35.818 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.464     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.105     8.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.269    35.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.258    36.076    
                         clock uncertainty           -0.035    36.041    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.032    36.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 27.294    

Slack (MET) :             27.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.655ns (29.179%)  route 4.017ns (70.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.683     8.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.342    36.298    
                         clock uncertainty           -0.035    36.263    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.032    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 27.297    

Slack (MET) :             27.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.655ns (30.942%)  route 3.694ns (69.058%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 35.818 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.082     8.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.105     8.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.374     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.105     8.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.269    35.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.258    36.076    
                         clock uncertainty           -0.035    36.041    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.072    36.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 27.438    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.655ns (29.949%)  route 3.871ns (70.051%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.537     8.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.342    36.298    
                         clock uncertainty           -0.035    36.263    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.032    36.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.655ns (29.974%)  route 3.866ns (70.026%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.096     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.105     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.533     8.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.342    36.298    
                         clock uncertainty           -0.035    36.263    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.033    36.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                 27.448    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.655ns (29.657%)  route 3.925ns (70.343%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 35.956 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.542     5.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.242     5.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.695     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.267     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.128     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.105     8.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.560     8.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.105     8.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.370    36.326    
                         clock uncertainty           -0.035    36.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.072    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             28.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.853ns (20.977%)  route 3.213ns (79.023%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 35.813 - 33.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.375     3.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDRE (Prop_fdre_C_Q)         0.433     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.804     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14]_0[2]
    SLICE_X66Y58         LUT6 (Prop_lut6_I2_O)        0.105     4.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.807     5.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.105     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.889     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.105     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.316     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X65Y57         LUT4 (Prop_lut4_I3_O)        0.105     6.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.397     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X67Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.264    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.337    36.150    
                         clock uncertainty           -0.035    36.115    
    SLICE_X67Y57         FDPE (Setup_fdpe_C_D)       -0.045    36.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.070    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 28.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.990%)  route 0.159ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.633     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/Q
                         net (fo=2, routed)           0.159     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]
    SLICE_X40Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.839     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                         clock pessimism             -0.139     1.670    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.046     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.164     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                         clock pessimism             -0.139     1.664    
    SLICE_X53Y52         FDRE (Hold_fdre_C_CE)       -0.039     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.128     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X54Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.391     1.409    
    SLICE_X54Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X56Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac1/inst/clk_in1
  To Clock:  pll_dac1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac1/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_dac1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_dac_1
  To Clock:  clk_out1_pll_dac_1

Setup :            0  Failing Endpoints,  Worst Slack       37.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.502ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            lr_dat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.783ns (27.701%)  route 2.044ns (72.299%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.379     1.742 f  dac_bit_reg[1]/Q
                         net (fo=9, routed)           0.855     2.596    dac_bit[1]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119     2.715 r  dac_r_i_4/O
                         net (fo=2, routed)           0.758     3.473    dac_r_i_4_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I2_O)        0.285     3.758 r  lr_dat_i_1/O
                         net (fo=1, routed)           0.431     4.189    lr_dat_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  lr_dat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  lr_dat_reg/C
                         clock pessimism              0.106    42.060    
                         clock uncertainty           -0.172    41.887    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)       -0.196    41.691    lr_dat_reg
  -------------------------------------------------------------------
                         required time                         41.691    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 37.502    

Slack (MET) :             38.005ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.765ns (30.269%)  route 1.762ns (69.731%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.379     1.742 r  dac_bit_reg[1]/Q
                         net (fo=9, routed)           0.855     2.596    dac_bit[1]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.119     2.715 f  dac_r_i_4/O
                         net (fo=2, routed)           0.908     3.623    dac_r_i_4_n_0
    SLICE_X36Y76         LUT5 (Prop_lut5_I2_O)        0.267     3.890 r  dac_r_i_1/O
                         net (fo=1, routed)           0.000     3.890    dac_r_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  dac_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X36Y76         FDRE                                         r  dac_r_reg/C
                         clock pessimism              0.082    42.036    
                         clock uncertainty           -0.172    41.863    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.032    41.895    dac_r_reg
  -------------------------------------------------------------------
                         required time                         41.895    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                 38.005    

Slack (MET) :             39.222ns  (required time - arrival time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.590ns (44.204%)  route 0.745ns (55.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.348     1.711 r  dac_bit_reg[2]/Q
                         net (fo=8, routed)           0.745     2.456    dac_bit[2]
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.242     2.698 r  dac_bit[5]_i_1/O
                         net (fo=1, routed)           0.000     2.698    dac_bit[5]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[5]/C
                         clock pessimism              0.106    42.060    
                         clock uncertainty           -0.172    41.887    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.032    41.919    dac_bit_reg[5]
  -------------------------------------------------------------------
                         required time                         41.919    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 39.222    

Slack (MET) :             39.257ns  (required time - arrival time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.600ns (44.886%)  route 0.737ns (55.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.348     1.711 r  dac_bit_reg[2]/Q
                         net (fo=8, routed)           0.737     2.448    dac_bit[2]
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.252     2.700 r  dac_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.700    dac_bit[2]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/C
                         clock pessimism              0.106    42.060    
                         clock uncertainty           -0.172    41.887    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.069    41.956    dac_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         41.956    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 39.257    

Slack (MET) :             39.418ns  (required time - arrival time)
  Source:                 dac_bit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.601ns (51.129%)  route 0.574ns (48.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.348     1.711 r  dac_bit_reg[4]/Q
                         net (fo=4, routed)           0.574     2.285    dac_bit[4]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.253     2.538 r  dac_bit[4]_i_1/O
                         net (fo=1, routed)           0.000     2.538    dac_bit[4]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/C
                         clock pessimism              0.106    42.060    
                         clock uncertainty           -0.172    41.887    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.069    41.956    dac_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         41.956    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                 39.418    

Slack (MET) :             39.495ns  (required time - arrival time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.484ns (46.771%)  route 0.551ns (53.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.365     1.365    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.379     1.744 r  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.551     2.295    dac_bit[0]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105     2.400 r  dac_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.400    dac_bit[3]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[3]/C
                         clock pessimism              0.082    42.036    
                         clock uncertainty           -0.172    41.863    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.032    41.895    dac_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         41.895    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 39.495    

Slack (MET) :             39.653ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.484ns (53.700%)  route 0.417ns (46.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 41.954 - 40.697 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.363     1.363    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.379     1.742 r  dac_bit_reg[1]/Q
                         net (fo=9, routed)           0.417     2.159    dac_bit[1]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.105     2.264 r  dac_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.264    dac_bit[1]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.257    41.954    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
                         clock pessimism              0.106    42.060    
                         clock uncertainty           -0.172    41.887    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.030    41.917    dac_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         41.917    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                 39.653    

Slack (MET) :             39.663ns  (required time - arrival time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.484ns (54.319%)  route 0.407ns (45.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 41.956 - 40.697 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.365     1.365    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.379     1.744 f  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.407     2.151    dac_bit[0]
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.105     2.256 r  dac_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.256    dac_bit[0]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.259    41.956    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
                         clock pessimism              0.106    42.062    
                         clock uncertainty           -0.172    41.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.030    41.919    dac_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         41.919    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                 39.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dac_bit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.226ns (67.571%)  route 0.108ns (32.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.556     0.556    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  dac_bit_reg[4]/Q
                         net (fo=4, routed)           0.108     0.792    dac_bit[4]
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.098     0.890 r  dac_bit[5]_i_1/O
                         net (fo=1, routed)           0.000     0.890    dac_bit[5]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[5]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.092     0.648    dac_bit_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.665%)  route 0.177ns (48.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.558     0.558    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.177     0.875    dac_bit[0]
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.048     0.923 r  dac_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.923    dac_bit[2]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.107     0.676    dac_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.558     0.558    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.177     0.875    dac_bit[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.920 r  dac_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.920    dac_bit[1]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.091     0.660    dac_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.558     0.558    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.167     0.866    dac_bit[0]
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  dac_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    dac_bit[0]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.826     0.826    bclk_OBUF
    SLICE_X37Y77         FDRE                                         r  dac_bit_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.091     0.649    dac_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.370%)  route 0.215ns (53.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.556     0.556    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dac_bit_reg[1]/Q
                         net (fo=9, routed)           0.215     0.912    dac_bit[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.957 r  dac_bit[4]_i_1/O
                         net (fo=1, routed)           0.000     0.957    dac_bit[4]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.107     0.663    dac_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.370%)  route 0.215ns (53.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.556     0.556    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dac_bit_reg[1]/Q
                         net (fo=9, routed)           0.215     0.912    dac_bit[1]
    SLICE_X37Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.957 r  dac_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.957    dac_bit[3]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[3]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.092     0.648    dac_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.272ns (54.779%)  route 0.225ns (45.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.556     0.556    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128     0.684 f  dac_bit_reg[2]/Q
                         net (fo=8, routed)           0.169     0.852    dac_bit[2]
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.099     0.951 r  dac_r_i_5/O
                         net (fo=1, routed)           0.056     1.007    dac_r_i_5_n_0
    SLICE_X36Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.052 r  dac_r_i_1/O
                         net (fo=1, routed)           0.000     1.052    dac_r_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  dac_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X36Y76         FDRE                                         r  dac_r_reg/C
                         clock pessimism             -0.255     0.569    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.092     0.661    dac_r_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 dac_bit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            lr_dat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.230ns (44.857%)  route 0.283ns (55.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.556     0.556    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  dac_bit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  dac_bit_reg[4]/Q
                         net (fo=4, routed)           0.108     0.792    dac_bit[4]
    SLICE_X37Y76         LUT5 (Prop_lut5_I1_O)        0.102     0.894 r  lr_dat_i_1/O
                         net (fo=1, routed)           0.174     1.068    lr_dat_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  lr_dat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.824     0.824    bclk_OBUF
    SLICE_X37Y76         FDRE                                         r  lr_dat_reg/C
                         clock pessimism             -0.268     0.556    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.009     0.565    lr_dat_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_dac_1
Waveform(ns):       { 0.000 20.348 }
Period(ns):         40.697
Sources:            { pll_dac1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.697      39.104     BUFGCTRL_X0Y1    pll_dac1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.697      39.448     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     lr_dat_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y77     dac_bit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     dac_bit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     dac_bit_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     dac_bit_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     dac_bit_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X37Y76     dac_bit_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X36Y76     dac_r_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.697      172.663    MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     lr_dat_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X36Y76     dac_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y77     dac_bit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     lr_dat_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y77     dac_bit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     lr_dat_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y77     dac_bit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     dac_bit_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X36Y76     dac_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y76     lr_dat_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X37Y77     dac_bit_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_dac_1
  To Clock:  clkfbout_pll_dac_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_dac_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { pll_dac1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y7    pll_dac1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y3    pll_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y2    pll_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.425ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.643ns (16.363%)  route 3.287ns (83.637%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X66Y84         LUT2 (Prop_lut2_I0_O)        0.105     2.532 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.821     3.352    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.299    19.012    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.344    19.356    
                         clock uncertainty           -0.102    19.253    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    18.777    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 15.425    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.813ns (20.218%)  route 3.208ns (79.782%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 18.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.377    -0.573    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.194 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/Q
                         net (fo=3, routed)           0.710     0.516    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[1]
    SLICE_X68Y96         LUT2 (Prop_lut2_I1_O)        0.105     0.621 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.478     1.099    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.105     1.204 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.113     1.317    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.105     1.422 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=30, routed)          1.417     2.839    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X70Y94         LUT5 (Prop_lut5_I3_O)        0.119     2.958 r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.490     3.448    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[6]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264    18.976    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/C
                         clock pessimism              0.423    19.399    
                         clock uncertainty           -0.102    19.297    
    SLICE_X67Y92         FDRE (Setup_fdre_C_CE)      -0.331    18.966    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.577ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.643ns (17.024%)  route 3.134ns (82.976%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X66Y84         LUT2 (Prop_lut2_I0_O)        0.105     2.532 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.668     3.200    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.299    19.012    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.344    19.356    
                         clock uncertainty           -0.102    19.253    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    18.777    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                 15.577    

Slack (MET) :             15.664ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.643ns (17.014%)  route 3.136ns (82.986%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X66Y84         LUT2 (Prop_lut2_I0_O)        0.105     2.532 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.670     3.202    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.299    19.012    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.344    19.356    
                         clock uncertainty           -0.102    19.253    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.866    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 15.664    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/timer_sw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/drv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.799ns (19.277%)  route 3.346ns (80.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 18.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.368    -0.582    rs485_dfs_inst/clk_out3
    SLICE_X71Y82         FDRE                                         r  rs485_dfs_inst/timer_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.379    -0.203 r  rs485_dfs_inst/timer_sw_reg[7]/Q
                         net (fo=2, routed)           0.893     0.689    rs485_dfs_inst/timer_sw_reg[7]
    SLICE_X66Y81         LUT4 (Prop_lut4_I0_O)        0.105     0.794 r  rs485_dfs_inst/timer_sw[0]_i_5/O
                         net (fo=1, routed)           0.793     1.587    rs485_dfs_inst/timer_sw[0]_i_5_n_0
    SLICE_X70Y82         LUT6 (Prop_lut6_I0_O)        0.105     1.692 f  rs485_dfs_inst/timer_sw[0]_i_3/O
                         net (fo=1, routed)           0.632     2.325    rs485_dfs_inst/timer_sw[0]_i_3_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I1_O)        0.105     2.430 f  rs485_dfs_inst/timer_sw[0]_i_1/O
                         net (fo=17, routed)          1.028     3.458    rs485_dfs_inst/uart_tx_dfs/drv_reg_0
    SLICE_X67Y81         LUT3 (Prop_lut3_I1_O)        0.105     3.563 r  rs485_dfs_inst/uart_tx_dfs/drv_i_1/O
                         net (fo=1, routed)           0.000     3.563    rs485_dfs_inst/uart_tx_dfs_n_6
    SLICE_X67Y81         FDRE                                         r  rs485_dfs_inst/drv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.256    18.968    rs485_dfs_inst/clk_out3
    SLICE_X67Y81         FDRE                                         r  rs485_dfs_inst/drv_reg/C
                         clock pessimism              0.404    19.372    
                         clock uncertainty           -0.102    19.270    
    SLICE_X67Y81         FDRE (Setup_fdre_C_D)        0.030    19.300    rs485_dfs_inst/drv_reg
  -------------------------------------------------------------------
                         required time                         19.300    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.869ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.820ns (22.535%)  route 2.819ns (77.465%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.377    -0.573    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.194 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/Q
                         net (fo=3, routed)           0.710     0.516    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[1]
    SLICE_X68Y96         LUT2 (Prop_lut2_I1_O)        0.105     0.621 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.478     1.099    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.105     1.204 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.113     1.317    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.105     1.422 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=30, routed)          1.032     2.454    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X70Y93         LUT5 (Prop_lut5_I0_O)        0.126     2.580 r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.486     3.066    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[7]_i_1_n_0
    SLICE_X68Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.267    18.979    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/C
                         clock pessimism              0.404    19.383    
                         clock uncertainty           -0.102    19.281    
    SLICE_X68Y92         FDRE (Setup_fdre_C_CE)      -0.346    18.935    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 15.869    

Slack (MET) :             15.897ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.165ns (28.811%)  route 2.879ns (71.189%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.377    -0.573    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X65Y96         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.194 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/Q
                         net (fo=3, routed)           0.666     0.472    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg_n_0_[8]
    SLICE_X67Y96         LUT4 (Prop_lut4_I1_O)        0.119     0.591 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.363     0.954    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X68Y96         LUT6 (Prop_lut6_I5_O)        0.267     1.221 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.674     1.895    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X70Y95         LUT2 (Prop_lut2_I1_O)        0.119     2.014 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[1]_i_2/O
                         net (fo=14, routed)          1.175     3.189    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[1]_i_2_n_0
    SLICE_X70Y95         LUT4 (Prop_lut4_I0_O)        0.281     3.470 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     3.470    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[1]_i_1_n_0
    SLICE_X70Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.267    18.979    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X70Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[1]/C
                         clock pessimism              0.404    19.383    
                         clock uncertainty           -0.102    19.281    
    SLICE_X70Y95         FDRE (Setup_fdre_C_D)        0.087    19.368    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         19.368    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 15.897    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.665ns (18.524%)  route 2.925ns (81.476%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 18.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/wr_en
    SLICE_X66Y84         LUT4 (Prop_lut4_I1_O)        0.127     2.554 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/O
                         net (fo=2, routed)           0.459     3.013    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1_n_0
    SLICE_X67Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.257    18.969    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.344    19.313    
                         clock uncertainty           -0.102    19.211    
    SLICE_X67Y82         FDRE (Setup_fdre_C_D)       -0.226    18.985    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             15.987ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.643ns (17.702%)  route 2.989ns (82.298%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 18.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X66Y84         LUT2 (Prop_lut2_I0_O)        0.105     2.532 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.523     3.055    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X65Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.257    18.969    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.344    19.313    
                         clock uncertainty           -0.102    19.211    
    SLICE_X65Y82         FDRE (Setup_fdre_C_CE)      -0.168    19.043    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 15.987    

Slack (MET) :             15.987ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.643ns (17.702%)  route 2.989ns (82.298%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 18.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.373    -0.577    rs485_dfs_inst/uart_tx_dfs/clk_out3
    SLICE_X12Y72         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.144 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          1.877     1.733    rs485_dfs_inst/uart_rx_dfs/dfs_zero_reg[0]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.105     1.838 r  rs485_dfs_inst/uart_rx_dfs/fifo_rx_i_1/O
                         net (fo=2, routed)           0.589     2.427    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X66Y84         LUT2 (Prop_lut2_I0_O)        0.105     2.532 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.523     3.055    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X64Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.257    18.969    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y82         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.344    19.313    
                         clock uncertainty           -0.102    19.211    
    SLICE_X64Y82         FDRE (Setup_fdre_C_CE)      -0.168    19.043    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 15.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.566    -0.570    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X70Y93         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/Q
                         net (fo=1, routed)           0.318    -0.088    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.873    -0.771    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.496    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.200    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.568    -0.568    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.371    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.837    -0.807    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.078    -0.490    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.568    -0.568    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.371    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.837    -0.807    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.076    -0.492    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.566    -0.570    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y68          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.373    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y68          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.835    -0.809    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y68          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.075    -0.495    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.561    -0.575    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.378    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.830    -0.814    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.075    -0.500    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.569    -0.567    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y64          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.370    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y64          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.839    -0.805    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y64          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.075    -0.492    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.569    -0.567    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.370    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838    -0.806    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.567    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.075    -0.492    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.597    -0.539    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.342    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.866    -0.778    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.539    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.075    -0.464    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.561    -0.575    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.378    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.830    -0.814    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.071    -0.504    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.354%)  route 0.356ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.565    -0.571    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/Q
                         net (fo=1, routed)           0.356    -0.073    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.873    -0.771    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y34         RAMB18E1                                     r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.496    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.200    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y27     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X1Y34     rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    pll_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y67      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y67      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y65      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y65      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y64      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y66      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y67      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y67      rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y8    pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.799ns (22.961%)  route 2.681ns (77.039%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 8.409 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.536     8.159    mac_inst/eth_rx_alg_state__0
    SLICE_X33Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.271     8.409    mac_inst/eth_rx_clk
    SLICE_X33Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.635    
                         clock uncertainty           -0.035     8.600    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.164     8.436    mac_inst/eth_rx_alg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.799ns (23.755%)  route 2.565ns (76.245%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 8.409 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.420     8.043    mac_inst/eth_rx_alg_state__0
    SLICE_X32Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.271     8.409    mac_inst/eth_rx_clk
    SLICE_X32Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.635    
                         clock uncertainty           -0.035     8.600    
    SLICE_X32Y88         FDRE (Setup_fdre_C_CE)      -0.164     8.436    mac_inst/eth_rx_alg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.799ns (23.643%)  route 2.580ns (76.357%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 8.408 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.436     8.059    mac_inst/eth_rx_alg_state__0
    SLICE_X34Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.270     8.408    mac_inst/eth_rx_clk
    SLICE_X34Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X34Y88         FDRE (Setup_fdre_C_CE)      -0.132     8.467    mac_inst/eth_rx_alg_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.799ns (24.616%)  route 2.447ns (75.384%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 8.409 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.302     7.925    mac_inst/eth_rx_alg_state__0
    SLICE_X32Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.271     8.409    mac_inst/eth_rx_clk
    SLICE_X32Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.635    
                         clock uncertainty           -0.035     8.600    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.164     8.436    mac_inst/eth_rx_alg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.799ns (24.688%)  route 2.437ns (75.312%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 8.408 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.292     7.916    mac_inst/eth_rx_alg_state__0
    SLICE_X35Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.270     8.408    mac_inst/eth_rx_clk
    SLICE_X35Y88         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X35Y88         FDRE (Setup_fdre_C_CE)      -0.164     8.435    mac_inst/eth_rx_alg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.799ns (24.574%)  route 2.452ns (75.426%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 8.408 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.308     7.931    mac_inst/eth_rx_alg_state__0
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.270     8.408    mac_inst/eth_rx_clk
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X34Y87         FDRE (Setup_fdre_C_CE)      -0.132     8.467    mac_inst/eth_rx_alg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.799ns (24.574%)  route 2.452ns (75.426%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 8.408 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.308     7.931    mac_inst/eth_rx_alg_state__0
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.270     8.408    mac_inst/eth_rx_clk
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X34Y87         FDRE (Setup_fdre_C_CE)      -0.132     8.467    mac_inst/eth_rx_alg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 sync_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_rx_alg_state_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.799ns (24.574%)  route 2.452ns (75.426%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 8.408 - 4.000 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     4.679    PHY_RXC_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  sync_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.379     5.058 r  sync_rxd_reg[0]/Q
                         net (fo=35, routed)          1.121     6.179    mac_inst/eth_rxd[0]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.105     6.284 f  mac_inst/FSM_sequential_eth_rx_state[1]_i_3/O
                         net (fo=3, routed)           0.361     6.645    mac_inst/FSM_sequential_eth_rx_state[1]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     6.750 r  mac_inst/eth_rx_alg_state[7]_i_10/O
                         net (fo=1, routed)           0.346     7.096    mac_inst/eth_rx_alg_state[7]_i_10_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.201 r  mac_inst/eth_rx_alg_state[7]_i_7/O
                         net (fo=1, routed)           0.317     7.518    mac_inst/eth_rx_alg_state[7]_i_7_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.623 r  mac_inst/eth_rx_alg_state[7]_i_1/O
                         net (fo=8, routed)           0.308     7.931    mac_inst/eth_rx_alg_state__0
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.270     8.408    mac_inst/eth_rx_clk
    SLICE_X34Y87         FDRE                                         r  mac_inst/eth_rx_alg_state_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.035     8.599    
    SLICE_X34Y87         FDRE (Setup_fdre_C_CE)      -0.132     8.467    mac_inst/eth_rx_alg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_384_447_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.208ns  (logic 0.384ns (11.969%)  route 2.824ns (88.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 8.672 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.375     8.672    mac_inst/eth_rx_clk
    SLICE_X33Y81         FDRE                                         r  mac_inst/varu_wr_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.384     9.056 r  mac_inst/varu_wr_addr_reg[4]/Q
                         net (fo=259, routed)         2.824    11.881    ram_varu/ram_reg_384_447_0_2/ADDRD4
    SLICE_X38Y71         RAMD64E                                      r  ram_varu/ram_reg_384_447_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.259    12.397    ram_varu/ram_reg_384_447_0_2/WCLK
    SLICE_X38Y71         RAMD64E                                      r  ram_varu/ram_reg_384_447_0_2/RAMA/CLK
                         clock pessimism              0.226    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X38Y71         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    12.490    ram_varu/ram_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_384_447_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.208ns  (logic 0.384ns (11.969%)  route 2.824ns (88.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 8.672 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.375     8.672    mac_inst/eth_rx_clk
    SLICE_X33Y81         FDRE                                         r  mac_inst/varu_wr_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.384     9.056 r  mac_inst/varu_wr_addr_reg[4]/Q
                         net (fo=259, routed)         2.824    11.881    ram_varu/ram_reg_384_447_0_2/ADDRD4
    SLICE_X38Y71         RAMD64E                                      r  ram_varu/ram_reg_384_447_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.259    12.397    ram_varu/ram_reg_384_447_0_2/WCLK
    SLICE_X38Y71         RAMD64E                                      r  ram_varu/ram_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.226    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X38Y71         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    12.490    ram_varu/ram_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.047%)  route 0.251ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.574     1.579    <hidden>
    SLICE_X10Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.148     1.727 r  <hidden>
                         net (fo=1, routed)           0.251     1.979    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.884     2.136    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.480     1.656    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242     1.898    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.826%)  route 0.254ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.574     1.579    <hidden>
    SLICE_X10Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.148     1.727 r  <hidden>
                         net (fo=1, routed)           0.254     1.981    <hidden>
    RAMB18_X0Y22         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.883     2.135    <hidden>
    RAMB18_X0Y22         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.480     1.655    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.898    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.770%)  route 0.255ns (63.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.574     1.579    <hidden>
    SLICE_X10Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.148     1.727 r  <hidden>
                         net (fo=1, routed)           0.255     1.982    <hidden>
    RAMB18_X0Y22         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.883     2.135    <hidden>
    RAMB18_X0Y22         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.480     1.655    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.773%)  route 0.152ns (40.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.639     1.645    <hidden>
    SLICE_X32Y49         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.128     1.773 f  <hidden>
                         net (fo=1, routed)           0.152     1.925    <hidden>
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.098     2.023 r  <hidden>
                         net (fo=1, routed)           0.000     2.023    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     2.095    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.251     1.843    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091     1.934    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.625%)  route 0.267ns (64.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.574     1.579    <hidden>
    SLICE_X10Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.148     1.727 r  <hidden>
                         net (fo=1, routed)           0.267     1.995    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.884     2.136    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.480     1.656    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.899    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.457%)  route 0.122ns (45.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 6.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.577ns = ( 5.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.572     5.577    mac_inst/eth_rx_clk
    SLICE_X31Y97         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.146     5.723 r  mac_inst/fifo_eth_apo_din_reg[0]/Q
                         net (fo=4, routed)           0.122     5.845    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIA
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     6.095    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.593    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.151     5.744    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -5.744    
                         arrival time                           5.845    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.034%)  route 0.119ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 6.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.577ns = ( 5.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.572     5.577    mac_inst/eth_rx_clk
    SLICE_X31Y97         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.146     5.723 r  mac_inst/fifo_eth_apo_din_reg[2]/Q
                         net (fo=4, routed)           0.119     5.843    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIC
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     6.095    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.593    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.148     5.741    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -5.741    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.457%)  route 0.122ns (45.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 6.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.577ns = ( 5.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.572     5.577    mac_inst/eth_rx_clk
    SLICE_X31Y97         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.146     5.723 r  mac_inst/fifo_eth_apo_din_reg[1]/Q
                         net (fo=4, routed)           0.122     5.845    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIB
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     6.095    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X30Y98         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.593    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.150     5.743    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -5.743    
                         arrival time                           5.845    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.575%)  route 0.137ns (48.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 6.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.577ns = ( 5.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.572     5.577    mac_inst/eth_rx_clk
    SLICE_X31Y97         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.146     5.723 r  mac_inst/fifo_eth_apo_din_reg[0]/Q
                         net (fo=4, routed)           0.137     5.860    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/DIA
    SLICE_X30Y99         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     6.095    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y99         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.593    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.151     5.744    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -5.744    
                         arrival time                           5.860    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.575%)  route 0.137ns (48.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 6.095 - 4.000 ) 
    Source Clock Delay      (SCD):    1.577ns = ( 5.577 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.572     5.577    mac_inst/eth_rx_clk
    SLICE_X31Y97         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.146     5.723 r  mac_inst/fifo_eth_apo_din_reg[1]/Q
                         net (fo=4, routed)           0.137     5.860    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/DIB
    SLICE_X30Y99         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.843     6.095    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y99         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.593    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.150     5.743    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -5.743    
                         arrival time                           5.860    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_PHY_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PHY_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y27    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y28    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y22    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y10    <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  PHY_RXC_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y83    mac_inst/eth_ARP_IP_dst_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y83    mac_inst/eth_ARP_IP_dst_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y83    mac_inst/eth_ARP_IP_dst_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y83    mac_inst/eth_ARP_IP_dst_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y83    mac_inst/eth_ARP_IP_dst_reg[14]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y98    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y98    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y98    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y98    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y77    ram_varu/ram_reg_448_511_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y77    ram_varu/ram_reg_448_511_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y74    ram_varu/ram_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y74    ram_varu/ram_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y74    ram_varu/ram_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X30Y99    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y74    ram_varu/ram_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y71    ram_varu/ram_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y71    ram_varu/ram_reg_192_255_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 adc_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 1.249ns (17.506%)  route 5.886ns (82.494%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.354     1.354    clk_125Mhz
    SLICE_X37Y120        FDRE                                         r  adc_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.379     1.733 r  adc_ch_reg[1]/Q
                         net (fo=147, routed)         4.725     6.458    adc_ch__0[1]
    SLICE_X33Y136        LUT6 (Prop_lut6_I2_O)        0.105     6.563 r  adc_data[5]_i_73/O
                         net (fo=1, routed)           0.000     6.563    adc_data[5]_i_73_n_0
    SLICE_X33Y136        MUXF7 (Prop_muxf7_I1_O)      0.206     6.769 r  adc_data_reg[5]_i_60/O
                         net (fo=1, routed)           0.000     6.769    adc_data_reg[5]_i_60_n_0
    SLICE_X33Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     6.854 r  adc_data_reg[5]_i_30/O
                         net (fo=1, routed)           0.474     7.329    adc_data_reg[5]_i_30_n_0
    SLICE_X35Y137        LUT6 (Prop_lut6_I3_O)        0.264     7.593 r  adc_data[5]_i_12/O
                         net (fo=1, routed)           0.314     7.907    adc_data[5]_i_12_n_0
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.105     8.012 r  adc_data[5]_i_4/O
                         net (fo=1, routed)           0.372     8.384    ram_bins/adc_data_reg[5]_1
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.105     8.489 r  ram_bins/adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.489    ram_bins_n_5
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254     9.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.066     9.320    
                         clock uncertainty           -0.082     9.238    
    SLICE_X35Y137        FDRE (Setup_fdre_C_D)        0.032     9.270    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 adc_ch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.189ns (17.263%)  route 5.699ns (82.737%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 9.238 - 8.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.354     1.354    clk_125Mhz
    SLICE_X37Y120        FDRE                                         r  adc_ch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.379     1.733 r  adc_ch_reg[2]/Q
                         net (fo=165, routed)         4.530     6.263    adc_ch__0[2]
    SLICE_X50Y139        MUXF7 (Prop_muxf7_S_O)       0.259     6.522 r  adc_data_reg[3]_i_62/O
                         net (fo=1, routed)           0.000     6.522    adc_data_reg[3]_i_62_n_0
    SLICE_X50Y139        MUXF8 (Prop_muxf8_I0_O)      0.082     6.604 r  adc_data_reg[3]_i_31/O
                         net (fo=1, routed)           0.492     7.096    adc_data_reg[3]_i_31_n_0
    SLICE_X51Y134        LUT6 (Prop_lut6_I5_O)        0.259     7.355 r  adc_data[3]_i_12/O
                         net (fo=1, routed)           0.234     7.589    adc_data[3]_i_12_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I5_O)        0.105     7.694 r  adc_data[3]_i_4/O
                         net (fo=1, routed)           0.443     8.137    ram_bins/adc_data_reg[3]_1
    SLICE_X52Y133        LUT6 (Prop_lut6_I5_O)        0.105     8.242 r  ram_bins/adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.242    ram_bins_n_3
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.238     9.238    clk_125Mhz
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.007     9.245    
                         clock uncertainty           -0.082     9.163    
    SLICE_X52Y133        FDRE (Setup_fdre_C_D)        0.030     9.193    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 adc_ch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.397ns (20.216%)  route 5.513ns (79.784%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.354     1.354    clk_125Mhz
    SLICE_X37Y120        FDRE                                         r  adc_ch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.379     1.733 r  adc_ch_reg[2]/Q
                         net (fo=165, routed)         4.347     6.080    adc_ch__0[2]
    SLICE_X43Y136        MUXF7 (Prop_muxf7_S_O)       0.227     6.307 r  adc_data_reg[2]_i_58/O
                         net (fo=1, routed)           0.481     6.788    adc_data_reg[2]_i_58_n_0
    SLICE_X39Y138        LUT6 (Prop_lut6_I3_O)        0.252     7.040 f  adc_data[2]_i_31/O
                         net (fo=1, routed)           0.000     7.040    adc_data[2]_i_31_n_0
    SLICE_X39Y138        MUXF7 (Prop_muxf7_I1_O)      0.182     7.222 f  adc_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.240     7.462    adc_data_reg[2]_i_12_n_0
    SLICE_X35Y138        LUT6 (Prop_lut6_I5_O)        0.252     7.714 f  adc_data[2]_i_4/O
                         net (fo=1, routed)           0.445     8.160    ram_bins/adc_data_reg[2]_1
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.105     8.265 r  ram_bins/adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000     8.265    ram_bins_n_2
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254     9.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.066     9.320    
                         clock uncertainty           -0.082     9.238    
    SLICE_X35Y137        FDRE (Setup_fdre_C_D)        0.033     9.271    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 cnt_get_pkt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.010ns (16.273%)  route 5.197ns (83.727%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 9.238 - 8.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.364     1.364    clk_125Mhz
    SLICE_X39Y108        FDRE                                         r  cnt_get_pkt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.348     1.712 r  cnt_get_pkt_reg[24]/Q
                         net (fo=3, routed)           0.785     2.498    cnt_get_pkt_reg_n_0_[24]
    SLICE_X41Y107        LUT4 (Prop_lut4_I0_O)        0.242     2.740 r  adc_state[2]_i_11/O
                         net (fo=1, routed)           0.479     3.219    adc_state[2]_i_11_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.105     3.324 r  adc_state[2]_i_4/O
                         net (fo=4, routed)           0.824     4.148    adc_state[2]_i_4_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.105     4.253 f  adc_state[2]_i_2/O
                         net (fo=15, routed)          0.179     4.432    adc_state[2]_i_2_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.105     4.537 r  byte_cnt[31]_i_4/O
                         net (fo=10, routed)          1.046     5.582    byte_cnt[31]_i_4_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.687 r  adc_data[7]_i_1/O
                         net (fo=8, routed)           1.884     7.571    adc_data[7]_i_1_n_0
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.238     9.238    clk_125Mhz
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.007     9.245    
                         clock uncertainty           -0.082     9.163    
    SLICE_X52Y133        FDRE (Setup_fdre_C_R)       -0.352     8.811    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.004ns (16.914%)  route 4.932ns (83.086%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 9.289 - 8.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.363     1.363    mac_inst/eth_tx_clk
    SLICE_X48Y103        FDRE                                         r  mac_inst/eth_tx_j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.379     1.742 r  mac_inst/eth_tx_j_reg[5]/Q
                         net (fo=28, routed)          1.544     3.286    mac_inst/ram_adc/ram_reg_i_13_3
    SLICE_X43Y99         LUT5 (Prop_lut5_I1_O)        0.119     3.405 r  mac_inst/ram_adc/adc_rd_addr[1]_i_6/O
                         net (fo=1, routed)           0.762     4.167    mac_inst/ram_adc/adc_rd_addr[1]_i_6_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.275     4.442 f  mac_inst/ram_adc/adc_rd_addr[1]_i_3/O
                         net (fo=25, routed)          0.955     5.397    mac_inst/ram_adc/eth_tx_j_reg[11]
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.105     5.502 r  mac_inst/ram_adc/adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          0.783     6.284    mac_inst/ram_adc/eth_tx_pre_reg[1]
    SLICE_X51Y103        LUT5 (Prop_lut5_I3_O)        0.126     6.410 r  mac_inst/ram_adc/ram_reg_i_4/O
                         net (fo=1, routed)           0.889     7.299    mac_inst/ram_adc/ram_reg_i_4_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.289     9.289    mac_inst/ram_adc/eth_tx_clk
    RAMB36_X1Y21         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.007     9.296    
                         clock uncertainty           -0.082     9.214    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.652     8.562    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 adc_ch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.068ns (16.210%)  route 5.521ns (83.790%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 9.244 - 8.000 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.354     1.354    clk_125Mhz
    SLICE_X37Y120        FDRE                                         r  adc_ch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.379     1.733 r  adc_ch_reg[2]/Q
                         net (fo=165, routed)         4.451     6.184    adc_ch__0[2]
    SLICE_X49Y130        MUXF7 (Prop_muxf7_S_O)       0.227     6.411 r  adc_data_reg[6]_i_21/O
                         net (fo=1, routed)           0.241     6.652    adc_data_reg[6]_i_21_n_0
    SLICE_X45Y130        LUT5 (Prop_lut5_I1_O)        0.252     6.904 f  adc_data[6]_i_8/O
                         net (fo=1, routed)           0.516     7.421    adc_data[6]_i_8_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I2_O)        0.105     7.526 r  adc_data[6]_i_3/O
                         net (fo=1, routed)           0.312     7.838    ram_bins/adc_data_reg[6]_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I2_O)        0.105     7.943 r  ram_bins/adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000     7.943    ram_bins_n_6
    SLICE_X43Y129        FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.244     9.244    clk_125Mhz
    SLICE_X43Y129        FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.066     9.310    
                         clock uncertainty           -0.082     9.228    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.033     9.261    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 mac_inst/eth_tx_j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/ram_adc/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.983ns (16.363%)  route 5.024ns (83.637%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 9.289 - 8.000 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.363     1.363    mac_inst/eth_tx_clk
    SLICE_X48Y103        FDRE                                         r  mac_inst/eth_tx_j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.379     1.742 r  mac_inst/eth_tx_j_reg[5]/Q
                         net (fo=28, routed)          1.544     3.286    mac_inst/ram_adc/ram_reg_i_13_3
    SLICE_X43Y99         LUT5 (Prop_lut5_I1_O)        0.119     3.405 r  mac_inst/ram_adc/adc_rd_addr[1]_i_6/O
                         net (fo=1, routed)           0.762     4.167    mac_inst/ram_adc/adc_rd_addr[1]_i_6_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.275     4.442 f  mac_inst/ram_adc/adc_rd_addr[1]_i_3/O
                         net (fo=25, routed)          0.955     5.397    mac_inst/ram_adc/eth_tx_j_reg[11]
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.105     5.502 r  mac_inst/ram_adc/adc_rd_addr[1]_i_1/O
                         net (fo=37, routed)          0.783     6.284    mac_inst/ram_adc/eth_tx_pre_reg[1]
    SLICE_X51Y103        LUT5 (Prop_lut5_I3_O)        0.105     6.389 r  mac_inst/ram_adc/ram_reg_i_1/O
                         net (fo=1, routed)           0.981     7.371    mac_inst/ram_adc/ram_reg_i_1_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.289     9.289    mac_inst/ram_adc/eth_tx_clk
    RAMB36_X1Y21         RAMB36E1                                     r  mac_inst/ram_adc/ram_reg/CLKBWRCLK
                         clock pessimism              0.007     9.296    
                         clock uncertainty           -0.082     9.214    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.490     8.724    mac_inst/ram_adc/ram_reg
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 cnt_get_pkt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.029ns (16.726%)  route 5.123ns (83.274%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.364     1.364    clk_125Mhz
    SLICE_X39Y108        FDRE                                         r  cnt_get_pkt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.348     1.712 r  cnt_get_pkt_reg[24]/Q
                         net (fo=3, routed)           0.785     2.498    cnt_get_pkt_reg_n_0_[24]
    SLICE_X41Y107        LUT4 (Prop_lut4_I0_O)        0.242     2.740 r  adc_state[2]_i_11/O
                         net (fo=1, routed)           0.479     3.219    adc_state[2]_i_11_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.105     3.324 r  adc_state[2]_i_4/O
                         net (fo=4, routed)           0.824     4.148    adc_state[2]_i_4_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.105     4.253 f  adc_state[2]_i_2/O
                         net (fo=15, routed)          0.179     4.432    adc_state[2]_i_2_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.105     4.537 r  byte_cnt[31]_i_4/O
                         net (fo=10, routed)          1.046     5.582    byte_cnt[31]_i_4_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.706 r  adc_data[7]_i_2/O
                         net (fo=8, routed)           1.810     7.516    adc_data[7]_i_2_n_0
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254     9.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.066     9.320    
                         clock uncertainty           -0.082     9.238    
    SLICE_X35Y137        FDRE (Setup_fdre_C_CE)      -0.330     8.908    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 cnt_get_pkt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.029ns (16.726%)  route 5.123ns (83.274%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.364     1.364    clk_125Mhz
    SLICE_X39Y108        FDRE                                         r  cnt_get_pkt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.348     1.712 r  cnt_get_pkt_reg[24]/Q
                         net (fo=3, routed)           0.785     2.498    cnt_get_pkt_reg_n_0_[24]
    SLICE_X41Y107        LUT4 (Prop_lut4_I0_O)        0.242     2.740 r  adc_state[2]_i_11/O
                         net (fo=1, routed)           0.479     3.219    adc_state[2]_i_11_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.105     3.324 r  adc_state[2]_i_4/O
                         net (fo=4, routed)           0.824     4.148    adc_state[2]_i_4_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.105     4.253 f  adc_state[2]_i_2/O
                         net (fo=15, routed)          0.179     4.432    adc_state[2]_i_2_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.105     4.537 r  byte_cnt[31]_i_4/O
                         net (fo=10, routed)          1.046     5.582    byte_cnt[31]_i_4_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.706 r  adc_data[7]_i_2/O
                         net (fo=8, routed)           1.810     7.516    adc_data[7]_i_2_n_0
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254     9.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.066     9.320    
                         clock uncertainty           -0.082     9.238    
    SLICE_X35Y137        FDRE (Setup_fdre_C_CE)      -0.330     8.908    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 cnt_get_pkt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.010ns (16.508%)  route 5.108ns (83.492%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.364     1.364    clk_125Mhz
    SLICE_X39Y108        FDRE                                         r  cnt_get_pkt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.348     1.712 r  cnt_get_pkt_reg[24]/Q
                         net (fo=3, routed)           0.785     2.498    cnt_get_pkt_reg_n_0_[24]
    SLICE_X41Y107        LUT4 (Prop_lut4_I0_O)        0.242     2.740 r  adc_state[2]_i_11/O
                         net (fo=1, routed)           0.479     3.219    adc_state[2]_i_11_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.105     3.324 r  adc_state[2]_i_4/O
                         net (fo=4, routed)           0.824     4.148    adc_state[2]_i_4_n_0
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.105     4.253 f  adc_state[2]_i_2/O
                         net (fo=15, routed)          0.179     4.432    adc_state[2]_i_2_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.105     4.537 r  byte_cnt[31]_i_4/O
                         net (fo=10, routed)          1.046     5.582    byte_cnt[31]_i_4_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I1_O)        0.105     5.687 r  adc_data[7]_i_1/O
                         net (fo=8, routed)           1.795     7.483    adc_data[7]_i_1_n_0
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254     9.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.066     9.320    
                         clock uncertainty           -0.082     9.238    
    SLICE_X35Y137        FDRE (Setup_fdre_C_R)       -0.352     8.886    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.638%)  route 0.181ns (49.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.631     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     0.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/Q
                         net (fo=3, routed)           0.181     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[12]
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state[14]_i_1/O
                         net (fo=1, routed)           0.000     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_23
    SLICE_X58Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.120     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.556     0.556    <hidden>
    SLICE_X63Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.152     0.849    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.863     0.863    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.255     0.608    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.556     0.556    <hidden>
    SLICE_X63Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.152     0.849    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.863     0.863    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.255     0.608    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.557     0.557    <hidden>
    SLICE_X63Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=1, routed)           0.152     0.850    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.863     0.863    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.255     0.608    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.792%)  route 0.154ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.556     0.556    <hidden>
    SLICE_X63Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.154     0.851    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.863     0.863    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.255     0.608    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.558     0.558    <hidden>
    SLICE_X62Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  <hidden>
                         net (fo=1, routed)           0.103     0.824    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.863     0.863    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.255     0.608    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     0.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.855%)  route 0.248ns (57.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.559     0.559    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  <hidden>
                         net (fo=29, routed)          0.248     0.948    <hidden>
    SLICE_X52Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  <hidden>
                         net (fo=1, routed)           0.000     0.993    <hidden>
    SLICE_X52Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.820     0.820    <hidden>
    SLICE_X52Y71         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.815    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.091     0.906    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mac_inst/eth_adc_crc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.561%)  route 0.262ns (58.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.565     0.565    mac_inst/eth_tx_clk
    SLICE_X47Y99         FDRE                                         r  mac_inst/eth_adc_crc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  mac_inst/eth_adc_crc_reg[11]/Q
                         net (fo=2, routed)           0.262     0.967    mac_inst/eth_adc_crc_reg_n_0_[11]
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.012 r  mac_inst/eth_tx_adc_data[32][3]_i_1/O
                         net (fo=1, routed)           0.000     1.012    mac_inst/eth_tx_adc_data[32][3]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/eth_tx_clk
    SLICE_X47Y100        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[32][3]/C
                         clock pessimism              0.000     0.833    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     0.924    mac_inst/eth_tx_adc_data_reg[32][3]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.271ns (59.350%)  route 0.186ns (40.650%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.562     0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X50Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/Q
                         net (fo=17, routed)          0.186     0.911    <hidden>
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.956 r  <hidden>
                         net (fo=1, routed)           0.000     0.956    <hidden>
    SLICE_X52Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.018 r  <hidden>
                         net (fo=1, routed)           0.000     1.018    <hidden>
    SLICE_X52Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.830     0.830    <hidden>
    SLICE_X52Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.105     0.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.621%)  route 0.266ns (65.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.560     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=4, routed)           0.266     0.967    <hidden>
    SLICE_X50Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.823     0.823    <hidden>
    SLICE_X50Y69         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.060     0.878    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y15   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y15   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y21   mac_inst/ram_adc/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y22   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y10   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y21   mac_inst/ram_adc/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y36   mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y36   mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y28   rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y36   mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X60Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y110  ram_bins/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y109  ram_bins/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y109  ram_bins/ram_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk160

Setup :           81  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation       -6.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[11][3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.259ns (21.223%)  route 4.673ns (78.777%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 7.498 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.979     5.120    fd_tim[31]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.288     5.408 f  data_adc[5][15]_i_2/O
                         net (fo=3, routed)           0.373     5.782    data_adc[5][15]_i_2_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.264     6.046 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.270     7.315    data_adc[5][15]_i_1_n_0
    SLICE_X49Y139        FDRE                                         r  data_adc_reg[11][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.248     7.498    clk_160Mhz
    SLICE_X49Y139        FDRE                                         r  data_adc_reg[11][3]/C
                         clock pessimism              0.000     7.498    
                         clock uncertainty           -0.079     7.419    
    SLICE_X49Y139        FDRE (Setup_fdre_C_CE)      -0.327     7.092    data_adc_reg[11][3]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.259ns (21.223%)  route 4.673ns (78.777%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 7.498 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.979     5.120    fd_tim[31]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.288     5.408 f  data_adc[5][15]_i_2/O
                         net (fo=3, routed)           0.373     5.782    data_adc[5][15]_i_2_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.264     6.046 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.270     7.315    data_adc[5][15]_i_1_n_0
    SLICE_X49Y139        FDRE                                         r  data_adc_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.248     7.498    clk_160Mhz
    SLICE_X49Y139        FDRE                                         r  data_adc_reg[5][3]/C
                         clock pessimism              0.000     7.498    
                         clock uncertainty           -0.079     7.419    
    SLICE_X49Y139        FDRE (Setup_fdre_C_CE)      -0.327     7.092    data_adc_reg[5][3]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[37][11]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.253ns (20.513%)  route 4.855ns (79.487%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 7.489 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.800     4.942    fd_tim[31]_i_5_n_0
    SLICE_X36Y113        LUT3 (Prop_lut3_I1_O)        0.271     5.213 f  data_adc[0][15]_i_3/O
                         net (fo=25, routed)          0.720     5.932    data_adc[0][15]_i_3_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I4_O)        0.275     6.207 r  data_adc[37][15]_i_1/O
                         net (fo=32, routed)          1.284     7.491    data_adc[37][15]_i_1_n_0
    SLICE_X54Y135        FDRE                                         r  data_adc_reg[37][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.239     7.489    clk_160Mhz
    SLICE_X54Y135        FDRE                                         r  data_adc_reg[37][11]/C
                         clock pessimism              0.000     7.489    
                         clock uncertainty           -0.079     7.410    
    SLICE_X54Y135        FDRE (Setup_fdre_C_CE)      -0.136     7.274    data_adc_reg[37][11]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[43][11]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.253ns (20.513%)  route 4.855ns (79.487%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 7.489 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.800     4.942    fd_tim[31]_i_5_n_0
    SLICE_X36Y113        LUT3 (Prop_lut3_I1_O)        0.271     5.213 f  data_adc[0][15]_i_3/O
                         net (fo=25, routed)          0.720     5.932    data_adc[0][15]_i_3_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I4_O)        0.275     6.207 r  data_adc[37][15]_i_1/O
                         net (fo=32, routed)          1.284     7.491    data_adc[37][15]_i_1_n_0
    SLICE_X54Y135        FDRE                                         r  data_adc_reg[43][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.239     7.489    clk_160Mhz
    SLICE_X54Y135        FDRE                                         r  data_adc_reg[43][11]/C
                         clock pessimism              0.000     7.489    
                         clock uncertainty           -0.079     7.410    
    SLICE_X54Y135        FDRE (Setup_fdre_C_CE)      -0.136     7.274    data_adc_reg[43][11]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[5][10]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.259ns (21.262%)  route 4.662ns (78.738%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 7.503 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.979     5.120    fd_tim[31]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.288     5.408 f  data_adc[5][15]_i_2/O
                         net (fo=3, routed)           0.373     5.782    data_adc[5][15]_i_2_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.264     6.046 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.259     7.304    data_adc[5][15]_i_1_n_0
    SLICE_X45Y141        FDRE                                         r  data_adc_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.253     7.503    clk_160Mhz
    SLICE_X45Y141        FDRE                                         r  data_adc_reg[5][10]/C
                         clock pessimism              0.000     7.503    
                         clock uncertainty           -0.079     7.424    
    SLICE_X45Y141        FDRE (Setup_fdre_C_CE)      -0.327     7.097    data_adc_reg[5][10]
  -------------------------------------------------------------------
                         required time                          7.097    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[11][5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.259ns (21.320%)  route 4.646ns (78.680%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 7.506 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.979     5.120    fd_tim[31]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.288     5.408 f  data_adc[5][15]_i_2/O
                         net (fo=3, routed)           0.373     5.782    data_adc[5][15]_i_2_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.264     6.046 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.243     7.288    data_adc[5][15]_i_1_n_0
    SLICE_X33Y139        FDRE                                         r  data_adc_reg[11][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.256     7.506    clk_160Mhz
    SLICE_X33Y139        FDRE                                         r  data_adc_reg[11][5]/C
                         clock pessimism              0.000     7.506    
                         clock uncertainty           -0.079     7.427    
    SLICE_X33Y139        FDRE (Setup_fdre_C_CE)      -0.327     7.100    data_adc_reg[11][5]
  -------------------------------------------------------------------
                         required time                          7.100    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[5][5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.259ns (21.320%)  route 4.646ns (78.680%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 7.506 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.979     5.120    fd_tim[31]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.288     5.408 f  data_adc[5][15]_i_2/O
                         net (fo=3, routed)           0.373     5.782    data_adc[5][15]_i_2_n_0
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.264     6.046 r  data_adc[5][15]_i_1/O
                         net (fo=32, routed)          1.243     7.288    data_adc[5][15]_i_1_n_0
    SLICE_X33Y139        FDRE                                         r  data_adc_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.256     7.506    clk_160Mhz
    SLICE_X33Y139        FDRE                                         r  data_adc_reg[5][5]/C
                         clock pessimism              0.000     7.506    
                         clock uncertainty           -0.079     7.427    
    SLICE_X33Y139        FDRE (Setup_fdre_C_CE)      -0.327     7.100    data_adc_reg[5][5]
  -------------------------------------------------------------------
                         required time                          7.100    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[35][11]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.253ns (20.760%)  route 4.783ns (79.240%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 7.490 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.800     4.942    fd_tim[31]_i_5_n_0
    SLICE_X36Y113        LUT3 (Prop_lut3_I1_O)        0.271     5.213 f  data_adc[0][15]_i_3/O
                         net (fo=25, routed)          0.495     5.708    data_adc[0][15]_i_3_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I3_O)        0.275     5.983 r  data_adc[29][15]_i_1/O
                         net (fo=32, routed)          1.436     7.419    data_adc[29][15]_i_1_n_0
    SLICE_X53Y136        FDRE                                         r  data_adc_reg[35][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.240     7.490    clk_160Mhz
    SLICE_X53Y136        FDRE                                         r  data_adc_reg[35][11]/C
                         clock pessimism              0.000     7.490    
                         clock uncertainty           -0.079     7.411    
    SLICE_X53Y136        FDRE (Setup_fdre_C_CE)      -0.168     7.243    data_adc_reg[35][11]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[39][10]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.253ns (20.783%)  route 4.776ns (79.217%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.800     4.942    fd_tim[31]_i_5_n_0
    SLICE_X36Y113        LUT3 (Prop_lut3_I1_O)        0.271     5.213 f  data_adc[0][15]_i_3/O
                         net (fo=25, routed)          0.716     5.928    data_adc[0][15]_i_3_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I0_O)        0.275     6.203 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          1.208     7.412    data_adc[39][15]_i_1_n_0
    SLICE_X44Y136        FDRE                                         r  data_adc_reg[39][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.250     7.500    clk_160Mhz
    SLICE_X44Y136        FDRE                                         r  data_adc_reg[39][10]/C
                         clock pessimism              0.000     7.500    
                         clock uncertainty           -0.079     7.421    
    SLICE_X44Y136        FDRE (Setup_fdre_C_CE)      -0.168     7.253    data_adc_reg[39][10]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[39][2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 1.253ns (20.700%)  route 4.800ns (79.300%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 7.501 - 6.250 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.383     1.383    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.379     1.762 f  fd_tim_reg[27]/Q
                         net (fo=2, routed)           1.147     2.908    fd_tim[27]
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.105     3.013 f  fd_i_7/O
                         net (fo=1, routed)           0.230     3.243    fd_i_7_n_0
    SLICE_X32Y111        LUT4 (Prop_lut4_I3_O)        0.105     3.348 f  fd_i_5/O
                         net (fo=2, routed)           0.675     4.024    fd_i_5_n_0
    SLICE_X32Y109        LUT5 (Prop_lut5_I0_O)        0.118     4.142 r  fd_tim[31]_i_5/O
                         net (fo=43, routed)          0.800     4.942    fd_tim[31]_i_5_n_0
    SLICE_X36Y113        LUT3 (Prop_lut3_I1_O)        0.271     5.213 f  data_adc[0][15]_i_3/O
                         net (fo=25, routed)          0.716     5.928    data_adc[0][15]_i_3_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I0_O)        0.275     6.203 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          1.232     7.436    data_adc[39][15]_i_1_n_0
    SLICE_X42Y137        FDRE                                         r  data_adc_reg[39][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.251     7.501    clk_160Mhz
    SLICE_X42Y137        FDRE                                         r  data_adc_reg[39][2]/C
                         clock pessimism              0.000     7.501    
                         clock uncertainty           -0.079     7.422    
    SLICE_X42Y137        FDRE (Setup_fdre_C_CE)      -0.136     7.286    data_adc_reg[39][2]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 -0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fd_tim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.865%)  route 0.212ns (53.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  fd_tim_reg[4]/Q
                         net (fo=81, routed)          0.212     0.921    fd_tim[4]
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.046     0.967 r  cs_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.967    cs_o[4]_i_1_n_0
    SLICE_X29Y104        FDSE                                         r  cs_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y104        FDSE                                         r  cs_o_reg[4]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X29Y104        FDSE (Hold_fdse_C_D)         0.107     0.691    cs_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 fd_tim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.732%)  route 0.212ns (53.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  fd_tim_reg[4]/Q
                         net (fo=81, routed)          0.212     0.921    fd_tim[4]
    SLICE_X29Y104        LUT2 (Prop_lut2_I1_O)        0.045     0.966 r  cs_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.966    cs_o[5]_i_1_n_0
    SLICE_X29Y104        FDRE                                         r  cs_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y104        FDRE                                         r  cs_o_reg[5]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.092     0.676    cs_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 fd_tim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.732%)  route 0.212ns (53.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fd_tim_reg[4]/Q
                         net (fo=81, routed)          0.212     0.921    fd_tim[4]
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.045     0.966 r  cs_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.966    cs_o[3]_i_1_n_0
    SLICE_X29Y104        FDSE                                         r  cs_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y104        FDSE                                         r  cs_o_reg[3]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X29Y104        FDSE (Hold_fdse_C_D)         0.091     0.675    cs_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 fd_tim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            clk_adc_o_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y104        FDRE                                         r  fd_tim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  fd_tim_reg[1]/Q
                         net (fo=16, routed)          0.295     1.004    fd_tim[1]
    SLICE_X29Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.049 r  clk_adc_o_i_2/O
                         net (fo=1, routed)           0.000     1.049    clk_adc_o_i_2_n_0
    SLICE_X29Y108        FDRE                                         r  clk_adc_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.836     0.836    clk_160Mhz
    SLICE_X29Y108        FDRE                                         r  clk_adc_o_reg/C
                         clock pessimism             -0.254     0.583    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.091     0.674    clk_adc_o_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fd_tim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.151%)  route 0.329ns (63.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fd_tim_reg[4]/Q
                         net (fo=81, routed)          0.329     1.037    fd_tim[4]
    SLICE_X33Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.082 r  cs_o[2]_i_2/O
                         net (fo=5, routed)           0.000     1.082    cs_o[2]_i_2_n_0
    SLICE_X33Y108        FDSE                                         r  cs_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.836     0.836    clk_160Mhz
    SLICE_X33Y108        FDSE                                         r  cs_o_reg[2]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X33Y108        FDSE (Hold_fdse_C_D)         0.091     0.694    cs_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 fd_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.354%)  route 0.299ns (61.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.566     0.566    clk_160Mhz
    SLICE_X32Y108        FDRE                                         r  fd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  fd_reg/Q
                         net (fo=2, routed)           0.299     1.006    conv_o_OBUF
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.051 r  fd_i_1_comp/O
                         net (fo=1, routed)           0.000     1.051    fd_i_1_n_0
    SLICE_X32Y108        FDRE                                         r  fd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.836     0.836    clk_160Mhz
    SLICE_X32Y108        FDRE                                         r  fd_reg/C
                         clock pessimism             -0.271     0.566    
    SLICE_X32Y108        FDRE (Hold_fdre_C_D)         0.092     0.658    fd_reg
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.432%)  route 0.311ns (62.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.311     1.015    data_adc_ok_reg_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  data_adc_ok_i_1/O
                         net (fo=1, routed)           0.000     1.060    data_adc_ok_i_1_n_0
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.832     0.832    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
                         clock pessimism             -0.270     0.563    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.091     0.654    data_adc_ok_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 fd_tim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.571%)  route 0.443ns (70.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y104        FDRE                                         r  fd_tim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fd_tim_reg[6]/Q
                         net (fo=77, routed)          0.268     0.977    fd_tim[6]
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.022 r  cs_o[0]_i_1/O
                         net (fo=1, routed)           0.174     1.197    cs_o[0]_i_1_n_0
    SLICE_X31Y103        FDSE                                         r  cs_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X31Y103        FDSE                                         r  cs_o_reg[0]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X31Y103        FDSE (Hold_fdse_C_S)        -0.018     0.586    cs_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 fd_tim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.220%)  route 0.523ns (73.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y104        FDRE                                         r  fd_tim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fd_tim_reg[6]/Q
                         net (fo=77, routed)          0.282     0.991    fd_tim[6]
    SLICE_X34Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.036 r  fd_tim[2]_i_1/O
                         net (fo=1, routed)           0.241     1.277    fd_tim[2]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[2]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.047     0.631    fd_tim_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 fd_tim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.005%)  route 0.529ns (73.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.568     0.568    clk_160Mhz
    SLICE_X28Y104        FDRE                                         r  fd_tim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fd_tim_reg[6]/Q
                         net (fo=77, routed)          0.280     0.989    fd_tim[6]
    SLICE_X34Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.034 r  fd_tim[4]_i_1/O
                         net (fo=1, routed)           0.249     1.283    fd_tim[4]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[4]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.047     0.631    fd_tim_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.652    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X56Y135  data_adc_reg[44][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X39Y118  data_adc_reg[44][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y135  data_adc_reg[44][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X43Y130  data_adc_reg[44][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X36Y123  data_adc_reg[44][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X36Y123  data_adc_reg[44][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y135  data_adc_reg[44][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X51Y136  data_adc_reg[44][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X49Y116  data_adc_reg[44][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y135  data_adc_reg[44][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y127  data_adc_reg[45][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y127  data_adc_reg[50][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y127  data_adc_reg[56][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y122  data_adc_reg[13][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X36Y122  data_adc_reg[75][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y127  data_adc_reg[78][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y127  data_adc_reg[84][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y127  data_adc_reg[84][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y122  data_adc_reg[9][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y122  data_adc_reg[33][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y135  data_adc_reg[44][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y135  data_adc_reg[44][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y135  data_adc_reg[44][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X30Y130  data_adc_reg[44][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X29Y112  data_adc_reg[44][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X42Y137  data_adc_reg[45][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y116  data_adc_reg[45][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X32Y135  data_adc_reg[45][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X42Y129  data_adc_reg[45][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X31Y99   fd_tim_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.836ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.960ns  (logic 0.398ns (41.453%)  route 0.562ns (58.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y56         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.562     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)       -0.204     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.897ns  (logic 0.398ns (44.348%)  route 0.499ns (55.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y56         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.499     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y56         FDCE (Setup_fdce_C_D)       -0.200     7.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.932ns  (logic 0.433ns (46.479%)  route 0.499ns (53.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y56         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.499     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y56         FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.921ns  (logic 0.433ns (47.031%)  route 0.488ns (52.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.488     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X59Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X59Y58         FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.882ns  (logic 0.433ns (49.068%)  route 0.449ns (50.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y56         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.449     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y56         FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.751ns  (logic 0.398ns (53.011%)  route 0.353ns (46.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X56Y58         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.353     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X56Y57         FDCE (Setup_fdce_C_D)       -0.163     7.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.433ns (53.659%)  route 0.374ns (46.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y58         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y58         FDCE (Setup_fdce_C_D)       -0.033     7.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.411%)  route 0.378ns (46.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.378     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X58Y58         FDCE (Setup_fdce_C_D)       -0.029     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  7.160    





---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.488ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.296ns  (logic 0.348ns (26.846%)  route 0.948ns (73.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.948     1.296    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)       -0.216     7.784    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.962ns  (logic 0.398ns (41.387%)  route 0.564ns (58.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.564     0.962    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y64          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.160     7.840    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.641%)  route 0.488ns (58.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.488     0.836    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.897%)  route 0.463ns (57.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.811    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y67          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)       -0.166     7.834    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.733ns  (logic 0.348ns (47.508%)  route 0.385ns (52.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.385     0.733    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y68          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)       -0.212     7.788    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.195%)  route 0.460ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.460     0.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y65          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.819ns  (logic 0.433ns (52.852%)  route 0.386ns (47.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65                                      0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.386     0.819    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y64          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.770ns  (logic 0.379ns (49.208%)  route 0.391ns (50.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.391     0.770    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.716ns  (logic 0.379ns (52.902%)  route 0.337ns (47.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.337     0.716    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y66          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.072     7.928    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.382%)  route 0.373ns (49.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.373     0.752    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X8Y67          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)       -0.031     7.969    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  7.217    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.962ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.828ns  (logic 0.348ns (42.052%)  route 0.480ns (57.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.480     0.828    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X68Y84         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.882ns  (logic 0.379ns (42.959%)  route 0.503ns (57.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.503     0.882    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X68Y86         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y86         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.348ns (46.741%)  route 0.397ns (53.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.397     0.745    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.088%)  route 0.481ns (55.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.481     0.860    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X63Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.907%)  route 0.364ns (51.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.364     0.712    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X68Y85         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y85         FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.751ns  (logic 0.398ns (52.963%)  route 0.353ns (47.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.751    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y83         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)       -0.162     7.838    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.374%)  route 0.378ns (46.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.378     0.811    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y84         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.739ns  (logic 0.379ns (51.278%)  route 0.360ns (48.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.360     0.739    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X68Y84         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.622%)  route 0.355ns (48.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.355     0.734    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X68Y86         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y86         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  7.193    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.792%)  route 0.353ns (48.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.353     0.732    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X68Y85         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y85         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.193    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser1_rx
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.994ns  (logic 1.632ns (32.684%)  route 3.361ns (67.310%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.397  2503.819    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y95         LUT3 (Prop_lut3_I0_O)        0.105  2503.924 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=14, routed)          0.964  2504.888    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I5_O)        0.105  2504.993 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[11]_i_1/O
                         net (fo=1, routed)           0.000  2504.993    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[11]_i_1_n_0
    SLICE_X67Y97         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_D)        0.030  2518.739    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                       2518.739    
                         arrival time                       -2504.993    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.996ns  (logic 1.632ns (32.671%)  route 3.363ns (67.323%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.397  2503.819    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y95         LUT3 (Prop_lut3_I0_O)        0.105  2503.924 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=14, routed)          0.966  2504.890    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I5_O)        0.105  2504.995 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000  2504.995    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[6]_i_1_n_0
    SLICE_X67Y97         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_D)        0.032  2518.741    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                       2518.741    
                         arrival time                       -2504.996    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.994ns  (logic 1.632ns (32.684%)  route 3.361ns (67.310%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.397  2503.819    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y95         LUT3 (Prop_lut3_I0_O)        0.105  2503.924 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=14, routed)          0.964  2504.888    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105  2504.993 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000  2504.993    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[7]_i_1_n_0
    SLICE_X65Y96         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X65Y96         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)        0.030  2518.739    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                       2518.739    
                         arrival time                       -2504.993    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.747ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.994ns  (logic 1.632ns (32.684%)  route 3.361ns (67.310%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.397  2503.819    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y95         LUT3 (Prop_lut3_I0_O)        0.105  2503.924 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=14, routed)          0.964  2504.888    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.105  2504.993 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[8]_i_1/O
                         net (fo=1, routed)           0.000  2504.993    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[8]_i_1_n_0
    SLICE_X65Y96         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X65Y96         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)        0.032  2518.741    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                       2518.741    
                         arrival time                       -2504.993    
  -------------------------------------------------------------------
                         slack                                 13.747    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.990ns  (logic 1.632ns (32.707%)  route 3.358ns (67.288%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.397  2503.819    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y95         LUT3 (Prop_lut3_I0_O)        0.105  2503.924 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3/O
                         net (fo=14, routed)          0.961  2504.885    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_3_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I5_O)        0.105  2504.990 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[9]_i_1/O
                         net (fo=1, routed)           0.000  2504.990    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[9]_i_1_n_0
    SLICE_X67Y97         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_D)        0.033  2518.742    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2518.742    
                         arrival time                       -2504.990    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.776ns  (logic 1.632ns (34.170%)  route 3.144ns (65.824%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.137  2503.560    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y95         LUT6 (Prop_lut6_I3_O)        0.105  2503.665 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.353  2504.018    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I5_O)        0.105  2504.123 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.653  2504.776    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_CE)      -0.168  2518.541    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                       2518.541    
                         arrival time                       -2504.776    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.776ns  (logic 1.632ns (34.170%)  route 3.144ns (65.824%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.137  2503.560    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y95         LUT6 (Prop_lut6_I3_O)        0.105  2503.665 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.353  2504.018    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I5_O)        0.105  2504.123 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.653  2504.776    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_CE)      -0.168  2518.541    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]
  -------------------------------------------------------------------
                         required time                       2518.541    
                         arrival time                       -2504.776    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.776ns  (logic 1.632ns (34.170%)  route 3.144ns (65.824%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.137  2503.560    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y95         LUT6 (Prop_lut6_I3_O)        0.105  2503.665 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.353  2504.018    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I5_O)        0.105  2504.123 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.653  2504.776    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_CE)      -0.168  2518.541    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                       2518.541    
                         arrival time                       -2504.776    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.776ns  (logic 1.632ns (34.170%)  route 3.144ns (65.824%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.137  2503.560    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y95         LUT6 (Prop_lut6_I3_O)        0.105  2503.665 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.353  2504.018    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I5_O)        0.105  2504.123 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.653  2504.776    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y97         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y97         FDRE (Setup_fdre_C_CE)      -0.168  2518.541    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2518.541    
                         arrival time                       -2504.776    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.774ns  (logic 1.632ns (34.190%)  route 3.141ns (65.802%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2518.976 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.137  2503.560    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y95         LUT6 (Prop_lut6_I3_O)        0.105  2503.665 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.353  2504.018    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I5_O)        0.105  2504.123 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.650  2504.773    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X67Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.264  2518.977    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y95         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2518.977    
                         clock uncertainty           -0.267  2518.709    
    SLICE_X67Y95         FDRE (Setup_fdre_C_CE)      -0.168  2518.541    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2518.541    
                         arrival time                       -2504.774    
  -------------------------------------------------------------------
                         slack                                 13.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.066ns  (logic 0.304ns (28.493%)  route 0.763ns (71.523%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2499.194 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.763  2501.021    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.045  2501.066 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000  2501.066    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1_n_0
    SLICE_X70Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838  2499.194    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X70Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000  2499.194    
                         clock uncertainty            0.267  2499.461    
    SLICE_X70Y94         FDRE (Hold_fdre_C_D)         0.120  2499.581    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.581    
                         arrival time                        2501.066    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.047ns  (logic 0.259ns (24.716%)  route 0.789ns (75.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2499.194 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.789  2501.047    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y94         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838  2499.194    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[1]/C
                         clock pessimism              0.000  2499.194    
                         clock uncertainty            0.267  2499.461    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.070  2499.531    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                      -2499.531    
                         arrival time                        2501.047    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.259ns (24.576%)  route 0.794ns (75.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.794     1.053    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y93         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838    -0.806    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X70Y93         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.267    -0.539    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.059    -0.480    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.105ns  (logic 0.259ns (23.424%)  route 0.846ns (76.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 2499.193 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.846  2501.105    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X71Y92         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.837  2499.193    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X71Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[2]/C
                         clock pessimism              0.000  2499.193    
                         clock uncertainty            0.267  2499.460    
    SLICE_X71Y92         FDRE (Hold_fdre_C_D)         0.070  2499.530    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.530    
                         arrival time                        2501.105    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.131ns  (logic 0.259ns (22.878%)  route 0.873ns (77.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2499.194 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.873  2501.132    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X67Y93         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838  2499.194    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y93         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/C
                         clock pessimism              0.000  2499.194    
                         clock uncertainty            0.267  2499.461    
    SLICE_X67Y93         FDRE (Hold_fdre_C_D)         0.070  2499.531    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                      -2499.531    
                         arrival time                        2501.131    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.183ns  (logic 0.259ns (21.876%)  route 0.925ns (78.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 2499.193 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.925  2501.183    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X67Y92         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.837  2499.193    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]/C
                         clock pessimism              0.000  2499.193    
                         clock uncertainty            0.267  2499.460    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.070  2499.530    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                      -2499.530    
                         arrival time                        2501.183    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.192ns  (logic 0.259ns (21.709%)  route 0.934ns (78.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2499.194 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.934  2501.192    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X67Y94         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838  2499.194    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X67Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/C
                         clock pessimism              0.000  2499.194    
                         clock uncertainty            0.267  2499.461    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.070  2499.531    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.531    
                         arrival time                        2501.192    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.194ns  (logic 0.259ns (21.680%)  route 0.935ns (78.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 2499.193 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          0.935  2501.194    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y92         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.837  2499.193    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y92         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/C
                         clock pessimism              0.000  2499.193    
                         clock uncertainty            0.267  2499.460    
    SLICE_X68Y92         FDRE (Hold_fdre_C_D)         0.070  2499.530    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                      -2499.530    
                         arrival time                        2501.194    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.391ns  (logic 0.259ns (18.608%)  route 1.132ns (81.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2499.194 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.132  2501.391    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y93         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838  2499.194    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y93         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/C
                         clock pessimism              0.000  2499.194    
                         clock uncertainty            0.267  2499.461    
    SLICE_X68Y93         FDRE (Hold_fdre_C_D)         0.070  2499.531    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                      -2499.531    
                         arrival time                        2501.391    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.304ns (19.652%)  route 1.242ns (80.348%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.242     1.501    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X70Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.546 r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1/O
                         net (fo=1, routed)           0.000     1.546    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1_n_0
    SLICE_X70Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.838    -0.806    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X70Y94         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.267    -0.539    
    SLICE_X70Y94         FDRE (Hold_fdre_C_D)         0.121    -0.418    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  1.964    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack       18.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.927ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.516%)  route 0.476ns (54.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.476     0.874    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X11Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.199    19.801    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.801    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 18.927    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.797ns  (logic 0.398ns (49.922%)  route 0.399ns (50.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.399     0.797    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X11Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.201    19.799    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.799    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.033ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.174%)  route 0.505ns (53.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.505     0.938    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X10Y67         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                 19.033    

Slack (MET) :             19.039ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.763ns  (logic 0.398ns (52.147%)  route 0.365ns (47.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.365     0.763    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y67         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.198    19.802    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.802    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 19.039    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.748ns  (logic 0.348ns (46.518%)  route 0.400ns (53.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.400     0.748    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)       -0.161    19.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 19.091    

Slack (MET) :             19.115ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.269%)  route 0.477ns (55.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.477     0.856    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X10Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 19.115    

Slack (MET) :             19.116ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.173%)  route 0.374ns (51.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)       -0.162    19.838    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.838    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 19.116    

Slack (MET) :             19.137ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.794ns  (logic 0.433ns (54.521%)  route 0.361ns (45.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.361     0.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X11Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.069    19.931    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.931    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                 19.137    

Slack (MET) :             19.189ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.107%)  route 0.353ns (44.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.353     0.786    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X10Y67         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)       -0.025    19.975    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 19.189    

Slack (MET) :             19.241ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.794%)  route 0.353ns (48.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.732    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y66         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)       -0.027    19.973    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 19.241    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.493ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.477ns  (logic 0.379ns (25.664%)  route 1.098ns (74.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.098     1.477    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y99         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)       -0.030     7.970    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.901ns  (logic 0.348ns (38.634%)  route 0.553ns (61.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.553     0.901    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y101        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y101        FDRE (Setup_fdre_C_D)       -0.170     7.830    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.882ns  (logic 0.348ns (39.461%)  route 0.534ns (60.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.534     0.882    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y100        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)       -0.170     7.830    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.505%)  route 0.490ns (58.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.490     0.838    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X35Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)       -0.205     7.795    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.831ns  (logic 0.348ns (41.869%)  route 0.483ns (58.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.483     0.831    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X35Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)       -0.204     7.796    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.979ns  (logic 0.379ns (38.698%)  route 0.600ns (61.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.600     0.979    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y100        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y100        FDRE (Setup_fdre_C_D)       -0.029     7.971    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.839%)  route 0.506ns (57.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.071     7.929    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.738ns  (logic 0.348ns (47.158%)  route 0.390ns (52.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.390     0.738    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y69         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y69         FDRE (Setup_fdre_C_D)       -0.205     7.795    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.382     0.730    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y99         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)       -0.210     7.790    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.623%)  route 0.383ns (52.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.383     0.731    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X36Y72         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.206     7.794    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  7.063    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack       31.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.916ns  (logic 0.348ns (37.988%)  route 0.568ns (62.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.568     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)       -0.167    32.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.833    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             32.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.617%)  route 0.469ns (57.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.469     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)       -0.164    32.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.836    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 32.019    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.904ns  (logic 0.433ns (47.922%)  route 0.471ns (52.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y58         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.906ns  (logic 0.379ns (41.846%)  route 0.527ns (58.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.527     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.758ns  (logic 0.398ns (52.534%)  route 0.360ns (47.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.360     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y58         FDCE (Setup_fdce_C_D)       -0.160    32.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 32.082    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.812ns  (logic 0.379ns (46.697%)  route 0.433ns (53.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.433     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                 32.155    

Slack (MET) :             32.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.336     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 32.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.096ns  (logic 0.748ns (14.677%)  route 4.348ns (85.323%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.266 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.878    22.506    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.611 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.564    23.176    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.281 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.240    24.520    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X68Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.266    25.266    mac_inst/eth_tx_clk
    SLICE_X68Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[0]/C
                         clock pessimism              0.000    25.266    
                         clock uncertainty           -0.222    25.043    
    SLICE_X68Y90         FDRE (Setup_fdre_C_R)       -0.352    24.691    mac_inst/dfs_26010_timeout_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.520    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.093ns  (logic 0.748ns (14.688%)  route 4.345ns (85.312%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.266 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.878    22.506    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.611 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.564    23.176    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.281 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.236    24.517    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.266    25.266    mac_inst/eth_tx_clk
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[1]/C
                         clock pessimism              0.000    25.266    
                         clock uncertainty           -0.222    25.043    
    SLICE_X69Y90         FDRE (Setup_fdre_C_R)       -0.352    24.691    mac_inst/dfs_26010_timeout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.517    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.093ns  (logic 0.748ns (14.688%)  route 4.345ns (85.312%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.266 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.878    22.506    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.611 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.564    23.176    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.281 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.236    24.517    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.266    25.266    mac_inst/eth_tx_clk
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[2]/C
                         clock pessimism              0.000    25.266    
                         clock uncertainty           -0.222    25.043    
    SLICE_X69Y90         FDRE (Setup_fdre_C_R)       -0.352    24.691    mac_inst/dfs_26010_timeout_reg[2]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.517    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.093ns  (logic 0.748ns (14.688%)  route 4.345ns (85.312%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.266 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.878    22.506    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.611 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.564    23.176    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.281 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.236    24.517    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.266    25.266    mac_inst/eth_tx_clk
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[3]/C
                         clock pessimism              0.000    25.266    
                         clock uncertainty           -0.222    25.043    
    SLICE_X69Y90         FDRE (Setup_fdre_C_R)       -0.352    24.691    mac_inst/dfs_26010_timeout_reg[3]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.517    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.093ns  (logic 0.748ns (14.688%)  route 4.345ns (85.312%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 25.266 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.878    22.506    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.611 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.564    23.176    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.281 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.236    24.517    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.266    25.266    mac_inst/eth_tx_clk
    SLICE_X69Y90         FDRE                                         r  mac_inst/dfs_26010_timeout_reg[4]/C
                         clock pessimism              0.000    25.266    
                         clock uncertainty           -0.222    25.043    
    SLICE_X69Y90         FDRE (Setup_fdre_C_R)       -0.352    24.691    mac_inst/dfs_26010_timeout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.517    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        5.222ns  (logic 0.853ns (16.333%)  route 4.369ns (83.667%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.264 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.563    22.192    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.105    22.297 r  mac_inst/dfs_26100_timeout[25]_i_4/O
                         net (fo=2, routed)           0.652    22.949    mac_inst/dfs_26100_timeout[25]_i_4_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I2_O)        0.105    23.054 r  mac_inst/FSM_sequential_eth_prepare[4]_i_3/O
                         net (fo=1, routed)           0.603    23.657    mac_inst/FSM_sequential_eth_prepare[4]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.105    23.762 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.885    24.646    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.264    25.264    mac_inst/eth_tx_clk
    SLICE_X63Y94         FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[3]/C
                         clock pessimism              0.000    25.264    
                         clock uncertainty           -0.222    25.041    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.168    24.873    mac_inst/FSM_sequential_eth_prepare_reg[3]
  -------------------------------------------------------------------
                         required time                         24.873    
                         arrival time                         -24.646    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26010_st_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        4.937ns  (logic 0.748ns (15.151%)  route 4.189ns (84.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 25.260 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           1.218    22.847    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.105    22.952 r  mac_inst/fifo_26010_st[6]_i_2/O
                         net (fo=9, routed)           0.438    23.391    mac_inst/fifo_26010_st[6]_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.105    23.496 r  mac_inst/fifo_26010_st[6]_i_1/O
                         net (fo=6, routed)           0.865    24.361    mac_inst/fifo_26010_st[6]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.260    25.260    mac_inst/eth_tx_clk
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[5]/C
                         clock pessimism              0.000    25.260    
                         clock uncertainty           -0.222    25.037    
    SLICE_X60Y91         FDRE (Setup_fdre_C_R)       -0.423    24.614    mac_inst/fifo_26010_st_reg[5]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                         -24.361    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26010_st_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        4.937ns  (logic 0.748ns (15.151%)  route 4.189ns (84.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 25.260 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           1.218    22.847    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.105    22.952 r  mac_inst/fifo_26010_st[6]_i_2/O
                         net (fo=9, routed)           0.438    23.391    mac_inst/fifo_26010_st[6]_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.105    23.496 r  mac_inst/fifo_26010_st[6]_i_1/O
                         net (fo=6, routed)           0.865    24.361    mac_inst/fifo_26010_st[6]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.260    25.260    mac_inst/eth_tx_clk
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[6]/C
                         clock pessimism              0.000    25.260    
                         clock uncertainty           -0.222    25.037    
    SLICE_X60Y91         FDRE (Setup_fdre_C_R)       -0.423    24.614    mac_inst/fifo_26010_st_reg[6]
  -------------------------------------------------------------------
                         required time                         24.614    
                         arrival time                         -24.361    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26100_timeout_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        4.940ns  (logic 0.748ns (15.141%)  route 4.192ns (84.859%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.264 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.563    22.192    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.105    22.297 r  mac_inst/dfs_26100_timeout[25]_i_4/O
                         net (fo=2, routed)           0.733    23.030    mac_inst/dfs_26100_timeout[25]_i_4_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.105    23.135 r  mac_inst/dfs_26100_timeout[25]_i_1/O
                         net (fo=26, routed)          1.229    24.364    mac_inst/dfs_26100_timeout[25]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  mac_inst/dfs_26100_timeout_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.264    25.264    mac_inst/eth_tx_clk
    SLICE_X62Y92         FDRE                                         r  mac_inst/dfs_26100_timeout_reg[21]/C
                         clock pessimism              0.000    25.264    
                         clock uncertainty           -0.222    25.041    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.423    24.618    mac_inst/dfs_26100_timeout_reg[21]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26100_timeout_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        4.940ns  (logic 0.748ns (15.141%)  route 4.192ns (84.859%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 25.264 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 19.424 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         1.374    19.424    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.433    19.857 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.667    21.524    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.105    21.629 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.563    22.192    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.105    22.297 r  mac_inst/dfs_26100_timeout[25]_i_4/O
                         net (fo=2, routed)           0.733    23.030    mac_inst/dfs_26100_timeout[25]_i_4_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.105    23.135 r  mac_inst/dfs_26100_timeout[25]_i_1/O
                         net (fo=26, routed)          1.229    24.364    mac_inst/dfs_26100_timeout[25]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  mac_inst/dfs_26100_timeout_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.264    25.264    mac_inst/eth_tx_clk
    SLICE_X62Y92         FDRE                                         r  mac_inst/dfs_26100_timeout_reg[22]/C
                         clock pessimism              0.000    25.264    
                         clock uncertainty           -0.222    25.041    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.423    24.618    mac_inst/dfs_26100_timeout_reg[22]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_rx_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.254ns (12.079%)  route 1.849ns (87.921%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           1.056     1.486    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.531 r  mac_inst/dfs_rx_rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.531    mac_inst/dfs_rx_rd_en_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  mac_inst/dfs_rx_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    mac_inst/eth_tx_clk
    SLICE_X63Y92         FDRE                                         r  mac_inst/dfs_rx_rd_en_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.222     1.058    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.091     1.149    mac_inst/dfs_rx_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26010_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.299ns (14.005%)  route 1.836ns (85.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.643     1.074    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.119 r  mac_inst/fifo_26010_st[6]_i_2/O
                         net (fo=9, routed)           0.400     1.518    mac_inst/fifo_26010_st[6]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.563 r  mac_inst/fifo_26010_st[0]_i_1/O
                         net (fo=1, routed)           0.000     1.563    mac_inst/fifo_26010_st[0]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  mac_inst/fifo_26010_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.835     0.835    mac_inst/eth_tx_clk
    SLICE_X60Y93         FDRE                                         r  mac_inst/fifo_26010_st_reg[0]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.222     1.057    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.121     1.178    mac_inst/fifo_26010_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.299ns (13.802%)  route 1.867ns (86.198%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 f  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.802     1.232    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  mac_inst/FSM_sequential_eth_prepare[1]_i_4/O
                         net (fo=1, routed)           0.273     1.550    mac_inst/FSM_sequential_eth_prepare[1]_i_4_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.595 r  mac_inst/FSM_sequential_eth_prepare[1]_i_1/O
                         net (fo=1, routed)           0.000     1.595    mac_inst/eth_prepare__1[1]
    SLICE_X62Y94         FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X62Y94         FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.120     1.179    mac_inst/FSM_sequential_eth_prepare_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.254ns (12.349%)  route 1.803ns (87.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.440     1.485    mac_inst/dfs_zero
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.254ns (12.349%)  route 1.803ns (87.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.440     1.485    mac_inst/dfs_zero
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[4]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.254ns (12.349%)  route 1.803ns (87.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.440     1.485    mac_inst/dfs_zero
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.254ns (12.349%)  route 1.803ns (87.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.440     1.485    mac_inst/dfs_zero
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y90         FDRE                                         r  mac_inst/dfs_zero_reg[6]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.254ns (12.305%)  route 1.810ns (87.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.448     1.492    mac_inst/dfs_zero
    SLICE_X66Y92         FDRE                                         r  mac_inst/dfs_zero_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y92         FDRE                                         r  mac_inst/dfs_zero_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_zero_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.254ns (12.305%)  route 1.810ns (87.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.570     1.000    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.045 r  mac_inst/dfs_zero[6]_i_2/O
                         net (fo=9, routed)           0.448     1.492    mac_inst/dfs_zero
    SLICE_X66Y92         FDRE                                         r  mac_inst/dfs_zero_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.837     0.837    mac_inst/eth_tx_clk
    SLICE_X66Y92         FDRE                                         r  mac_inst/dfs_zero_reg[2]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.222     1.059    
    SLICE_X66Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.043    mac_inst/dfs_zero_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26010_st_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.254ns (12.160%)  route 1.835ns (87.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=257, routed)         0.564    -0.572    rs485_dfs_inst/clk_out3
    SLICE_X66Y89         FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.793     0.385    mac_inst/dfs_rx_eop
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  mac_inst/dfs_rx_rd_en_i_2/O
                         net (fo=7, routed)           0.643     1.074    mac_inst/dfs_rx_rd_en_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.119 r  mac_inst/fifo_26010_st[6]_i_2/O
                         net (fo=9, routed)           0.399     1.517    mac_inst/fifo_26010_st[6]_i_2_n_0
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.834     0.834    mac_inst/eth_tx_clk
    SLICE_X60Y91         FDRE                                         r  mac_inst/fifo_26010_st_reg[5]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.222     1.056    
    SLICE_X60Y91         FDRE (Hold_fdre_C_CE)       -0.016     1.040    mac_inst/fifo_26010_st_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_clk125

Setup :          152  Failing Endpoints,  Worst Slack       -1.979ns,  Total Violation      -96.098ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[32]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.350ns  (logic 0.804ns (34.215%)  route 1.546ns (65.785%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 8.683 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.386     8.683    mac_inst/eth_rx_clk
    SLICE_X31Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[32]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.384     9.067 r  mac_inst/eth_ARP_MAC_src_reg[32]/Q
                         net (fo=4, routed)           0.368     9.435    mac_inst/data1[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.105     9.540 r  mac_inst/fifo_eth_arp_din[0]_i_10/O
                         net (fo=1, routed)           0.321     9.861    mac_inst/fifo_eth_arp_din[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.105     9.966 r  mac_inst/fifo_eth_arp_din[0]_i_6/O
                         net (fo=1, routed)           0.515    10.481    mac_inst/fifo_eth_arp_din[0]_i_6_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.586 r  mac_inst/fifo_eth_arp_din[0]_i_2/O
                         net (fo=1, routed)           0.343    10.928    mac_inst/fifo_eth_arp_din[0]_i_2_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.033 r  mac_inst/fifo_eth_arp_din[0]_i_1/O
                         net (fo=1, routed)           0.000    11.033    mac_inst/fifo_eth_arp_din__0[0]
    SLICE_X33Y92         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X33Y92         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[0]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.030     9.055    mac_inst/fifo_eth_arp_din_reg[0]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.329ns  (logic 0.699ns (30.016%)  route 1.630ns (69.984%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.681ns = ( 8.681 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.384     8.681    mac_inst/eth_rx_clk
    SLICE_X33Y90         FDRE                                         r  mac_inst/eth_type_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.384     9.065 r  mac_inst/eth_type_reg[5]/Q
                         net (fo=1, routed)           0.470     9.535    mac_inst/eth_type_reg_n_0_[5]
    SLICE_X31Y91         LUT6 (Prop_lut6_I2_O)        0.105     9.640 r  mac_inst/fifo_eth_arp_din[5]_i_7/O
                         net (fo=1, routed)           0.474    10.114    mac_inst/fifo_eth_arp_din[5]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.219 r  mac_inst/fifo_eth_arp_din[5]_i_2/O
                         net (fo=1, routed)           0.686    10.905    mac_inst/fifo_eth_arp_din[5]_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.105    11.010 r  mac_inst/fifo_eth_arp_din[5]_i_1/O
                         net (fo=1, routed)           0.000    11.010    mac_inst/fifo_eth_arp_din__0[5]
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[5]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)        0.032     9.057    mac_inst/fifo_eth_arp_din_reg[5]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.150ns  (logic 0.699ns (32.511%)  route 1.451ns (67.489%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X35Y91         FDRE                                         r  mac_inst/eth_type_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/eth_type_reg[14]/Q
                         net (fo=3, routed)           0.480     9.543    mac_inst/data12[6]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.105     9.648 r  mac_inst/fifo_eth_arp_din[6]_i_11/O
                         net (fo=1, routed)           0.512    10.160    mac_inst/fifo_eth_arp_din[6]_i_11_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.105    10.265 r  mac_inst/fifo_eth_arp_din[6]_i_6/O
                         net (fo=1, routed)           0.459    10.724    mac_inst/fifo_eth_arp_din[6]_i_6_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    10.829 r  mac_inst/fifo_eth_arp_din[6]_i_1/O
                         net (fo=1, routed)           0.000    10.829    mac_inst/fifo_eth_arp_din__0[6]
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[6]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)        0.032     9.057    mac_inst/fifo_eth_arp_din_reg[6]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.099ns  (logic 0.699ns (33.301%)  route 1.400ns (66.699%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    4.684ns = ( 8.684 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.387     8.684    mac_inst/eth_rx_clk
    SLICE_X29Y93         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.384     9.068 r  mac_inst/eth_ARP_IP_src_reg[26]/Q
                         net (fo=1, routed)           0.540     9.609    mac_inst/data18[2]
    SLICE_X29Y93         LUT6 (Prop_lut6_I1_O)        0.105     9.714 r  mac_inst/fifo_eth_arp_din[2]_i_8/O
                         net (fo=1, routed)           0.503    10.217    mac_inst/fifo_eth_arp_din[2]_i_8_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.105    10.322 r  mac_inst/fifo_eth_arp_din[2]_i_2/O
                         net (fo=1, routed)           0.357    10.678    mac_inst/fifo_eth_arp_din[2]_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.105    10.783 r  mac_inst/fifo_eth_arp_din[2]_i_1/O
                         net (fo=1, routed)           0.000    10.783    mac_inst/fifo_eth_arp_din__0[2]
    SLICE_X32Y91         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.271     9.271    mac_inst/eth_tx_clk
    SLICE_X32Y91         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[2]/C
                         clock pessimism              0.000     9.271    
                         clock uncertainty           -0.247     9.024    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)        0.030     9.054    mac_inst/fifo_eth_arp_din_reg[2]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.634ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[39]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.008ns  (logic 0.805ns (40.094%)  route 1.203ns (59.906%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 8.683 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.386     8.683    mac_inst/eth_rx_clk
    SLICE_X31Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.353     9.036 r  mac_inst/eth_ARP_MAC_src_reg[39]/Q
                         net (fo=4, routed)           0.484     9.520    mac_inst/data1[7]
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.242     9.762 r  mac_inst/fifo_eth_arp_din[7]_i_12/O
                         net (fo=1, routed)           0.345    10.107    mac_inst/fifo_eth_arp_din[7]_i_12_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.105    10.212 r  mac_inst/fifo_eth_arp_din[7]_i_5/O
                         net (fo=1, routed)           0.375    10.586    mac_inst/fifo_eth_arp_din[7]_i_5_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I2_O)        0.105    10.691 r  mac_inst/fifo_eth_arp_din[7]_i_2/O
                         net (fo=1, routed)           0.000    10.691    mac_inst/fifo_eth_arp_din__0[7]
    SLICE_X31Y92         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X31Y92         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[7]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.032     9.057    mac_inst/fifo_eth_arp_din_reg[7]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 -1.634    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.890ns  (logic 0.594ns (31.436%)  route 1.296ns (68.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.681ns = ( 8.681 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.384     8.681    mac_inst/eth_rx_clk
    SLICE_X32Y90         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.384     9.065 r  mac_inst/eth_ARP_IP_src_reg[3]/Q
                         net (fo=1, routed)           0.754     9.819    mac_inst/eth_ARP_IP_src_reg_n_0_[3]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.924 r  mac_inst/fifo_eth_arp_din[3]_i_5/O
                         net (fo=1, routed)           0.541    10.466    mac_inst/fifo_eth_arp_din[3]_i_5_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I3_O)        0.105    10.571 r  mac_inst/fifo_eth_arp_din[3]_i_1/O
                         net (fo=1, routed)           0.000    10.571    mac_inst/fifo_eth_arp_din__0[3]
    SLICE_X33Y93         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X33Y93         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[3]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.032     9.057    mac_inst/fifo_eth_arp_din_reg[3]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.823ns  (logic 0.699ns (38.339%)  route 1.124ns (61.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    4.681ns = ( 8.681 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.384     8.681    mac_inst/eth_rx_clk
    SLICE_X33Y90         FDRE                                         r  mac_inst/eth_type_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.384     9.065 r  mac_inst/eth_type_reg[4]/Q
                         net (fo=1, routed)           0.458     9.523    mac_inst/eth_type_reg_n_0_[4]
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.105     9.628 r  mac_inst/fifo_eth_arp_din[4]_i_7/O
                         net (fo=1, routed)           0.325     9.952    mac_inst/fifo_eth_arp_din[4]_i_7_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.057 r  mac_inst/fifo_eth_arp_din[4]_i_2/O
                         net (fo=1, routed)           0.342    10.400    mac_inst/fifo_eth_arp_din[4]_i_2_n_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105    10.505 r  mac_inst/fifo_eth_arp_din[4]_i_1/O
                         net (fo=1, routed)           0.000    10.505    mac_inst/fifo_eth_arp_din__0[4]
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.272     9.272    mac_inst/eth_tx_clk
    SLICE_X32Y94         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[4]/C
                         clock pessimism              0.000     9.272    
                         clock uncertainty           -0.247     9.025    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)        0.030     9.055    mac_inst/fifo_eth_arp_din_reg[4]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 -1.450    

Slack (VIOLATED) :        -1.310ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.686ns  (logic 0.647ns (38.384%)  route 1.039ns (61.616%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 8.678 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.381     8.678    mac_inst/eth_rx_clk
    SLICE_X42Y93         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.437     9.115 r  mac_inst/eth_ARP_IP_src_reg[1]/Q
                         net (fo=1, routed)           0.499     9.614    mac_inst/eth_ARP_IP_src_reg_n_0_[1]
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.105     9.719 r  mac_inst/fifo_eth_arp_din[1]_i_5/O
                         net (fo=1, routed)           0.540    10.259    mac_inst/fifo_eth_arp_din[1]_i_5_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.105    10.364 r  mac_inst/fifo_eth_arp_din[1]_i_1/O
                         net (fo=1, routed)           0.000    10.364    mac_inst/fifo_eth_arp_din__0[1]
    SLICE_X37Y93         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.271     9.271    mac_inst/eth_tx_clk
    SLICE_X37Y93         FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[1]/C
                         clock pessimism              0.000     9.271    
                         clock uncertainty           -0.247     9.024    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.030     9.054    mac_inst/fifo_eth_arp_din_reg[1]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 -1.310    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.094ns  (logic 0.437ns (39.952%)  route 0.657ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 9.271 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X34Y91         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.437     9.116 r  mac_inst/eth_ARP_MAC_src_reg[17]/Q
                         net (fo=4, routed)           0.657     9.773    mac_inst/data3[1]
    SLICE_X37Y95         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.271     9.271    mac_inst/eth_tx_clk
    SLICE_X37Y95         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[11][1]/C
                         clock pessimism              0.000     9.271    
                         clock uncertainty           -0.247     9.024    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)       -0.073     8.951    mac_inst/eth_tx_adc_data_reg[11][1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26100_data_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.086ns  (logic 0.437ns (40.238%)  route 0.649ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 9.269 - 8.000 ) 
    Source Clock Delay      (SCD):    4.680ns = ( 8.680 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.383     8.680    mac_inst/eth_rx_clk
    SLICE_X34Y92         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.437     9.117 r  mac_inst/eth_ARP_MAC_src_reg[7]/Q
                         net (fo=4, routed)           0.649     9.766    mac_inst/eth_ARP_MAC_src_reg_n_0_[7]
    SLICE_X39Y95         FDRE                                         r  mac_inst/eth_tx_26100_data_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.269     9.269    mac_inst/eth_tx_clk
    SLICE_X39Y95         FDRE                                         r  mac_inst/eth_tx_26100_data_reg[13][7]/C
                         clock pessimism              0.000     9.269    
                         clock uncertainty           -0.247     9.022    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)       -0.039     8.983    mac_inst/eth_tx_26100_data_reg[13][7]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                 -0.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 mac_inst/event_arp/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_arp/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.718%)  route 0.203ns (55.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.568     1.573    mac_inst/event_arp/eth_rx_clk
    SLICE_X34Y89         FDRE                                         r  mac_inst/event_arp/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  mac_inst/event_arp/temp1_reg/Q
                         net (fo=1, routed)           0.203     1.940    mac_inst/event_arp/temp1
    SLICE_X30Y90         FDRE                                         r  mac_inst/event_arp/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.839     0.839    mac_inst/event_arp/eth_tx_clk
    SLICE_X30Y90         FDRE                                         r  mac_inst/event_arp/temp2_reg/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.247     1.086    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.060     1.146    mac_inst/event_arp/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 mac_inst/event_26010_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26010_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.525%)  route 0.231ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.565     1.570    mac_inst/event_26010_dfs/eth_rx_clk
    SLICE_X46Y91         FDRE                                         r  mac_inst/event_26010_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  mac_inst/event_26010_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.231     1.965    mac_inst/event_26010_dfs/temp1_reg_n_0
    SLICE_X53Y94         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.832     0.832    mac_inst/event_26010_dfs/eth_tx_clk
    SLICE_X53Y94         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.066     1.145    mac_inst/event_26010_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_bins/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_bins/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.566     1.571    mac_inst/event_26100_bins/eth_rx_clk
    SLICE_X39Y88         FDRE                                         r  mac_inst/event_26100_bins/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  mac_inst/event_26100_bins/temp1_reg/Q
                         net (fo=1, routed)           0.270     1.982    mac_inst/event_26100_bins/temp1_reg_n_0
    SLICE_X51Y90         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.832     0.832    mac_inst/event_26100_bins/eth_tx_clk
    SLICE_X51Y90         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.057     1.136    mac_inst/event_26100_bins/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             4.697ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[44]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.867%)  route 0.135ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.576ns = ( 5.576 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.571     5.576    mac_inst/eth_rx_clk
    SLICE_X31Y95         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[44]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.146     5.722 r  mac_inst/eth_ARP_MAC_src_reg[44]/Q
                         net (fo=4, routed)           0.135     5.858    mac_inst/data0[4]
    SLICE_X35Y95         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.839     0.839    mac_inst/eth_tx_clk
    SLICE_X35Y95         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[8][4]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.247     1.086    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.075     1.161    mac_inst/eth_tx_26010_data_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.700ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26100_data_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.639%)  route 0.131ns (47.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.573ns = ( 5.573 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.568     5.573    mac_inst/eth_rx_clk
    SLICE_X39Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.146     5.719 r  mac_inst/eth_ARP_MAC_src_reg[13]/Q
                         net (fo=4, routed)           0.131     5.851    mac_inst/data4[5]
    SLICE_X40Y95         FDRE                                         r  mac_inst/eth_tx_26100_data_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.838     0.838    mac_inst/eth_tx_clk
    SLICE_X40Y95         FDRE                                         r  mac_inst/eth_tx_26100_data_reg[12][5]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.247     1.085    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.066     1.151    mac_inst/eth_tx_26100_data_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           5.851    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.702ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.946%)  route 0.135ns (48.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.576ns = ( 5.576 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.571     5.576    mac_inst/eth_rx_clk
    SLICE_X33Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.146     5.722 r  mac_inst/eth_ARP_MAC_src_reg[27]/Q
                         net (fo=4, routed)           0.135     5.857    mac_inst/data2[3]
    SLICE_X35Y94         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.839     0.839    mac_inst/eth_tx_clk
    SLICE_X35Y94         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[10][3]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.247     1.086    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.070     1.156    mac_inst/eth_tx_26010_data_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           5.857    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.255%)  route 0.139ns (48.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.575ns = ( 5.575 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.570     5.575    mac_inst/eth_rx_clk
    SLICE_X36Y94         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.146     5.721 r  mac_inst/eth_ARP_MAC_src_reg[1]/Q
                         net (fo=4, routed)           0.139     5.860    mac_inst/eth_ARP_MAC_src_reg_n_0_[1]
    SLICE_X37Y95         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.839     0.839    mac_inst/eth_tx_clk
    SLICE_X37Y95         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[13][1]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.247     1.086    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.072     1.158    mac_inst/eth_tx_adc_data_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           5.860    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.706ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.854%)  route 0.136ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.576ns = ( 5.576 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.571     5.576    mac_inst/eth_rx_clk
    SLICE_X33Y95         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.146     5.722 r  mac_inst/eth_ARP_MAC_src_reg[19]/Q
                         net (fo=4, routed)           0.136     5.858    mac_inst/data3[3]
    SLICE_X35Y94         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.839     0.839    mac_inst/eth_tx_clk
    SLICE_X35Y94         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[11][3]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.247     1.086    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.066     1.152    mac_inst/eth_tx_26010_data_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.708ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.990%)  route 0.121ns (42.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.574ns = ( 5.574 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.569     5.574    mac_inst/eth_rx_clk
    SLICE_X34Y91         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.167     5.741 r  mac_inst/eth_ARP_MAC_src_reg[17]/Q
                         net (fo=4, routed)           0.121     5.862    mac_inst/data3[1]
    SLICE_X37Y90         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.838     0.838    mac_inst/eth_tx_clk
    SLICE_X37Y90         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[11][1]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.247     1.085    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.070     1.155    mac_inst/eth_tx_26010_data_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.709ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.433%)  route 0.143ns (49.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.576ns = ( 5.576 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.571     5.576    mac_inst/eth_rx_clk
    SLICE_X32Y95         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.146     5.722 r  mac_inst/eth_ARP_MAC_src_reg[31]/Q
                         net (fo=4, routed)           0.143     5.866    mac_inst/data2[7]
    SLICE_X32Y96         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.840     0.840    mac_inst/eth_tx_clk
    SLICE_X32Y96         FDRE                                         r  mac_inst/eth_tx_26010_data_reg[10][7]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.247     1.087    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.070     1.157    mac_inst/eth_tx_26010_data_reg[10][7]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           5.866    
  -------------------------------------------------------------------
                         slack                                  4.709    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk125

Setup :          108  Failing Endpoints,  Worst Slack       -3.528ns,  Total Violation     -231.210ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.528ns  (required time - arrival time)
  Source:                 data_adc_reg[44][12]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.496ns  (logic 1.471ns (42.077%)  route 2.025ns (57.923%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 145.243 - 144.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 145.105 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.355   145.105    clk_160Mhz
    SLICE_X39Y118        FDRE                                         r  data_adc_reg[44][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.379   145.484 r  data_adc_reg[44][12]/Q
                         net (fo=1, routed)           0.750   146.234    data_adc_reg_n_0_[44][12]
    SLICE_X44Y118        LUT6 (Prop_lut6_I5_O)        0.105   146.339 r  adc_data[4]_i_73/O
                         net (fo=1, routed)           0.000   146.339    adc_data[4]_i_73_n_0
    SLICE_X44Y118        MUXF7 (Prop_muxf7_I1_O)      0.182   146.521 r  adc_data_reg[4]_i_58/O
                         net (fo=1, routed)           0.685   147.206    adc_data_reg[4]_i_58_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I3_O)        0.252   147.458 f  adc_data[4]_i_31/O
                         net (fo=1, routed)           0.000   147.458    adc_data[4]_i_31_n_0
    SLICE_X46Y117        MUXF7 (Prop_muxf7_I1_O)      0.206   147.664 f  adc_data_reg[4]_i_12/O
                         net (fo=1, routed)           0.226   147.891    adc_data_reg[4]_i_12_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.242   148.133 f  adc_data[4]_i_4/O
                         net (fo=1, routed)           0.364   148.496    ram_bins/adc_data_reg[4]_1
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.105   148.601 r  ram_bins/adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000   148.601    ram_bins_n_4
    SLICE_X49Y117        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.243   145.243    clk_125Mhz
    SLICE_X49Y117        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000   145.243    
                         clock uncertainty           -0.202   145.041    
    SLICE_X49Y117        FDRE (Setup_fdre_C_D)        0.032   145.073    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                        145.073    
                         arrival time                        -148.601    
  -------------------------------------------------------------------
                         slack                                 -3.528    

Slack (VIOLATED) :        -3.464ns  (required time - arrival time)
  Source:                 data_adc_reg[10][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.475ns  (logic 1.522ns (43.802%)  route 1.953ns (56.198%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 145.252 - 144.000 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 145.113 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.363   145.113    clk_160Mhz
    SLICE_X34Y112        FDRE                                         r  data_adc_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y112        FDRE (Prop_fdre_C_Q)         0.433   145.546 r  data_adc_reg[10][8]/Q
                         net (fo=1, routed)           0.633   146.179    data_adc_reg[10][8]
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.105   146.284 r  adc_data[0]_i_66/O
                         net (fo=1, routed)           0.000   146.284    adc_data[0]_i_66_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.178   146.462 r  adc_data_reg[0]_i_55/O
                         net (fo=1, routed)           0.637   147.099    adc_data_reg[0]_i_55_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.252   147.351 f  adc_data[0]_i_30/O
                         net (fo=1, routed)           0.000   147.351    adc_data[0]_i_30_n_0
    SLICE_X32Y114        MUXF7 (Prop_muxf7_I0_O)      0.199   147.550 f  adc_data_reg[0]_i_12/O
                         net (fo=1, routed)           0.229   147.779    adc_data_reg[0]_i_12_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.250   148.029 f  adc_data[0]_i_4/O
                         net (fo=1, routed)           0.455   148.483    ram_bins/adc_data_reg[0]_4
    SLICE_X34Y114        LUT6 (Prop_lut6_I5_O)        0.105   148.588 r  ram_bins/adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000   148.588    ram_bins_n_0
    SLICE_X34Y114        FDRE                                         r  adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.252   145.252    clk_125Mhz
    SLICE_X34Y114        FDRE                                         r  adc_data_reg[0]/C
                         clock pessimism              0.000   145.252    
                         clock uncertainty           -0.202   145.050    
    SLICE_X34Y114        FDRE (Setup_fdre_C_D)        0.074   145.124    adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                        145.124    
                         arrival time                        -148.588    
  -------------------------------------------------------------------
                         slack                                 -3.464    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 data_adc_reg[58][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.422ns  (logic 1.215ns (35.506%)  route 2.207ns (64.494%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 145.238 - 144.000 ) 
    Source Clock Delay      (SCD):    1.356ns = ( 145.106 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.356   145.106    clk_160Mhz
    SLICE_X51Y137        FDRE                                         r  data_adc_reg[58][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.379   145.485 r  data_adc_reg[58][3]/Q
                         net (fo=1, routed)           0.784   146.269    data58[3]
    SLICE_X49Y137        LUT6 (Prop_lut6_I1_O)        0.105   146.374 r  adc_data[3]_i_66/O
                         net (fo=1, routed)           0.000   146.374    adc_data[3]_i_66_n_0
    SLICE_X49Y137        MUXF7 (Prop_muxf7_I0_O)      0.178   146.552 r  adc_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000   146.552    adc_data_reg[3]_i_57_n_0
    SLICE_X49Y137        MUXF8 (Prop_muxf8_I1_O)      0.079   146.631 r  adc_data_reg[3]_i_28/O
                         net (fo=1, routed)           0.746   147.377    adc_data_reg[3]_i_28_n_0
    SLICE_X51Y134        LUT6 (Prop_lut6_I0_O)        0.264   147.641 r  adc_data[3]_i_12/O
                         net (fo=1, routed)           0.234   147.875    adc_data[3]_i_12_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I5_O)        0.105   147.980 r  adc_data[3]_i_4/O
                         net (fo=1, routed)           0.443   148.423    ram_bins/adc_data_reg[3]_1
    SLICE_X52Y133        LUT6 (Prop_lut6_I5_O)        0.105   148.528 r  ram_bins/adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000   148.528    ram_bins_n_3
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.238   145.238    clk_125Mhz
    SLICE_X52Y133        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.000   145.238    
                         clock uncertainty           -0.202   145.036    
    SLICE_X52Y133        FDRE (Setup_fdre_C_D)        0.030   145.066    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                        145.066    
                         arrival time                        -148.528    
  -------------------------------------------------------------------
                         slack                                 -3.462    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 data_adc_reg[35][13]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.407ns  (logic 1.124ns (32.992%)  route 2.283ns (67.008%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 145.254 - 144.000 ) 
    Source Clock Delay      (SCD):    1.360ns = ( 145.110 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.360   145.110    clk_160Mhz
    SLICE_X31Y133        FDRE                                         r  data_adc_reg[35][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDRE (Prop_fdre_C_Q)         0.379   145.489 r  data_adc_reg[35][13]/Q
                         net (fo=1, routed)           0.631   146.120    data_adc_reg_n_0_[35][13]
    SLICE_X32Y135        LUT6 (Prop_lut6_I0_O)        0.105   146.225 r  adc_data[5]_i_36/O
                         net (fo=1, routed)           0.000   146.225    adc_data[5]_i_36_n_0
    SLICE_X32Y135        MUXF7 (Prop_muxf7_I0_O)      0.178   146.403 r  adc_data_reg[5]_i_17/O
                         net (fo=1, routed)           0.780   147.183    adc_data_reg[5]_i_17_n_0
    SLICE_X34Y136        LUT6 (Prop_lut6_I3_O)        0.252   147.435 r  adc_data[5]_i_6/O
                         net (fo=1, routed)           0.361   147.796    adc_data[5]_i_6_n_0
    SLICE_X34Y136        LUT6 (Prop_lut6_I0_O)        0.105   147.901 r  adc_data[5]_i_3/O
                         net (fo=1, routed)           0.511   148.412    ram_bins/adc_data_reg[5]_0
    SLICE_X35Y137        LUT6 (Prop_lut6_I2_O)        0.105   148.517 r  ram_bins/adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000   148.517    ram_bins_n_5
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254   145.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.000   145.254    
                         clock uncertainty           -0.202   145.052    
    SLICE_X35Y137        FDRE (Setup_fdre_C_D)        0.032   145.084    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                        145.084    
                         arrival time                        -148.517    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.385ns  (required time - arrival time)
  Source:                 data_adc_reg[29][2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.362ns  (logic 1.128ns (33.555%)  route 2.234ns (66.445%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 145.254 - 144.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 145.108 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.358   145.108    clk_160Mhz
    SLICE_X40Y134        FDRE                                         r  data_adc_reg[29][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.379   145.487 r  data_adc_reg[29][2]/Q
                         net (fo=1, routed)           0.638   146.126    data_adc_reg[29][2]
    SLICE_X40Y137        LUT6 (Prop_lut6_I3_O)        0.105   146.231 r  adc_data[2]_i_37/O
                         net (fo=1, routed)           0.000   146.231    adc_data[2]_i_37_n_0
    SLICE_X40Y137        MUXF7 (Prop_muxf7_I1_O)      0.182   146.413 r  adc_data_reg[2]_i_17/O
                         net (fo=1, routed)           0.923   147.336    adc_data_reg[2]_i_17_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.252   147.588 f  adc_data[2]_i_6/O
                         net (fo=1, routed)           0.346   147.933    adc_data[2]_i_6_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I0_O)        0.105   148.038 r  adc_data[2]_i_3/O
                         net (fo=1, routed)           0.327   148.365    ram_bins/adc_data_reg[2]_0
    SLICE_X35Y137        LUT6 (Prop_lut6_I2_O)        0.105   148.470 r  ram_bins/adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000   148.470    ram_bins_n_2
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.254   145.254    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000   145.254    
                         clock uncertainty           -0.202   145.052    
    SLICE_X35Y137        FDRE (Setup_fdre_C_D)        0.033   145.085    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                        145.085    
                         arrival time                        -148.470    
  -------------------------------------------------------------------
                         slack                                 -3.385    

Slack (VIOLATED) :        -3.347ns  (required time - arrival time)
  Source:                 data_adc_reg[37][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.321ns  (logic 1.457ns (43.867%)  route 1.864ns (56.133%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 145.243 - 144.000 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 145.098 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.348   145.098    clk_160Mhz
    SLICE_X37Y125        FDRE                                         r  data_adc_reg[37][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDRE (Prop_fdre_C_Q)         0.379   145.477 r  data_adc_reg[37][7]/Q
                         net (fo=1, routed)           0.820   146.297    data37[7]
    SLICE_X29Y125        LUT6 (Prop_lut6_I3_O)        0.105   146.402 r  adc_data[7]_i_84/O
                         net (fo=1, routed)           0.000   146.402    adc_data[7]_i_84_n_0
    SLICE_X29Y125        MUXF7 (Prop_muxf7_I1_O)      0.182   146.584 r  adc_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.444   147.028    adc_data_reg[7]_i_52_n_0
    SLICE_X33Y126        LUT6 (Prop_lut6_I5_O)        0.252   147.280 f  adc_data[7]_i_32/O
                         net (fo=1, routed)           0.000   147.280    adc_data[7]_i_32_n_0
    SLICE_X33Y126        MUXF7 (Prop_muxf7_I1_O)      0.182   147.462 f  adc_data_reg[7]_i_17/O
                         net (fo=1, routed)           0.234   147.696    adc_data_reg[7]_i_17_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I5_O)        0.252   147.948 f  adc_data[7]_i_7/O
                         net (fo=1, routed)           0.367   148.315    ram_bins/adc_data_reg[7]_2
    SLICE_X33Y125        LUT6 (Prop_lut6_I5_O)        0.105   148.420 r  ram_bins/adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000   148.420    ram_bins_n_7
    SLICE_X33Y125        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.243   145.243    clk_125Mhz
    SLICE_X33Y125        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000   145.243    
                         clock uncertainty           -0.202   145.041    
    SLICE_X33Y125        FDRE (Setup_fdre_C_D)        0.032   145.073    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                        145.073    
                         arrival time                        -148.420    
  -------------------------------------------------------------------
                         slack                                 -3.347    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 data_adc_reg[56][1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.246ns  (logic 1.215ns (37.434%)  route 2.031ns (62.566%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 145.243 - 144.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 145.097 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.347   145.097    clk_160Mhz
    SLICE_X44Y126        FDRE                                         r  data_adc_reg[56][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.379   145.476 r  data_adc_reg[56][1]/Q
                         net (fo=1, routed)           0.781   146.258    data56[1]
    SLICE_X41Y125        LUT6 (Prop_lut6_I5_O)        0.105   146.363 r  adc_data[1]_i_66/O
                         net (fo=1, routed)           0.000   146.363    adc_data[1]_i_66_n_0
    SLICE_X41Y125        MUXF7 (Prop_muxf7_I0_O)      0.178   146.541 r  adc_data_reg[1]_i_57/O
                         net (fo=1, routed)           0.000   146.541    adc_data_reg[1]_i_57_n_0
    SLICE_X41Y125        MUXF8 (Prop_muxf8_I1_O)      0.079   146.620 r  adc_data_reg[1]_i_28/O
                         net (fo=1, routed)           0.538   147.157    adc_data_reg[1]_i_28_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.264   147.421 r  adc_data[1]_i_12/O
                         net (fo=1, routed)           0.222   147.643    adc_data[1]_i_12_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105   147.748 r  adc_data[1]_i_4/O
                         net (fo=1, routed)           0.490   148.238    ram_bins/adc_data_reg[1]_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I5_O)        0.105   148.343 r  ram_bins/adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000   148.343    ram_bins_n_1
    SLICE_X39Y122        FDRE                                         r  adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.243   145.243    clk_125Mhz
    SLICE_X39Y122        FDRE                                         r  adc_data_reg[1]/C
                         clock pessimism              0.000   145.243    
                         clock uncertainty           -0.202   145.041    
    SLICE_X39Y122        FDRE (Setup_fdre_C_D)        0.030   145.071    adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                        145.071    
                         arrival time                        -148.343    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 data_adc_reg[47][6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.104ns  (logic 1.367ns (44.043%)  route 1.737ns (55.957%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 145.244 - 144.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 145.103 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.353   145.103    clk_160Mhz
    SLICE_X42Y130        FDRE                                         r  data_adc_reg[47][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDRE (Prop_fdre_C_Q)         0.398   145.501 r  data_adc_reg[47][6]/Q
                         net (fo=1, routed)           0.563   146.065    data47[6]
    SLICE_X43Y128        LUT6 (Prop_lut6_I0_O)        0.234   146.299 r  adc_data[6]_i_71/O
                         net (fo=1, routed)           0.000   146.299    adc_data[6]_i_71_n_0
    SLICE_X43Y128        MUXF7 (Prop_muxf7_I1_O)      0.182   146.481 r  adc_data_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   146.481    adc_data_reg[6]_i_59_n_0
    SLICE_X43Y128        MUXF8 (Prop_muxf8_I1_O)      0.079   146.560 r  adc_data_reg[6]_i_29/O
                         net (fo=1, routed)           0.574   147.134    adc_data_reg[6]_i_29_n_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I1_O)        0.264   147.398 r  adc_data[6]_i_12/O
                         net (fo=1, routed)           0.122   147.519    adc_data[6]_i_12_n_0
    SLICE_X44Y129        LUT6 (Prop_lut6_I5_O)        0.105   147.624 r  adc_data[6]_i_4/O
                         net (fo=1, routed)           0.478   148.102    ram_bins/adc_data_reg[6]_1
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.105   148.207 r  ram_bins/adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000   148.207    ram_bins_n_6
    SLICE_X43Y129        FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.244   145.244    clk_125Mhz
    SLICE_X43Y129        FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.000   145.244    
                         clock uncertainty           -0.202   145.042    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.033   145.075    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                        145.075    
                         arrival time                        -148.207    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.184ns  (logic 0.694ns (31.770%)  route 1.490ns (68.230%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 145.250 - 144.000 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 145.113 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.363   145.113    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.379   145.492 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.354   145.846    data_adc_ok_reg_n_0
    SLICE_X43Y107        LUT4 (Prop_lut4_I3_O)        0.105   145.951 f  packet_cnt[31]_i_7/O
                         net (fo=1, routed)           0.341   146.292    packet_cnt[31]_i_7_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I5_O)        0.105   146.397 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.231   146.628    packet_cnt[31]_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.105   146.733 r  packet_cnt[31]_i_2/O
                         net (fo=32, routed)          0.565   147.298    packet_cnt[31]_i_2_n_0
    SLICE_X48Y107        FDRE                                         r  packet_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.250   145.250    clk_125Mhz
    SLICE_X48Y107        FDRE                                         r  packet_cnt_reg[10]/C
                         clock pessimism              0.000   145.250    
                         clock uncertainty           -0.202   145.048    
    SLICE_X48Y107        FDRE (Setup_fdre_C_CE)      -0.168   144.880    packet_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        144.880    
                         arrival time                        -147.298    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.184ns  (logic 0.694ns (31.770%)  route 1.490ns (68.230%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 145.250 - 144.000 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 145.113 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.363   145.113    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.379   145.492 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.354   145.846    data_adc_ok_reg_n_0
    SLICE_X43Y107        LUT4 (Prop_lut4_I3_O)        0.105   145.951 f  packet_cnt[31]_i_7/O
                         net (fo=1, routed)           0.341   146.292    packet_cnt[31]_i_7_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I5_O)        0.105   146.397 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.231   146.628    packet_cnt[31]_i_5_n_0
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.105   146.733 r  packet_cnt[31]_i_2/O
                         net (fo=32, routed)          0.565   147.298    packet_cnt[31]_i_2_n_0
    SLICE_X48Y107        FDRE                                         r  packet_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.250   145.250    clk_125Mhz
    SLICE_X48Y107        FDRE                                         r  packet_cnt_reg[18]/C
                         clock pessimism              0.000   145.250    
                         clock uncertainty           -0.202   145.048    
    SLICE_X48Y107        FDRE (Setup_fdre_C_CE)      -0.168   144.880    packet_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        144.880    
                         arrival time                        -147.298    
  -------------------------------------------------------------------
                         slack                                 -2.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.123%)  route 0.500ns (72.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.500     1.203    data_adc_ok_reg_n_0
    SLICE_X45Y107        LUT5 (Prop_lut5_I1_O)        0.045     1.248 r  packet_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.248    packet_cnt[3]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  packet_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.832     0.832    clk_125Mhz
    SLICE_X45Y107        FDRE                                         r  packet_cnt_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.035    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     1.127    packet_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.995%)  route 0.530ns (74.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.530     1.233    data_adc_ok_reg_n_0
    SLICE_X46Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.278 r  packet_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.278    packet_cnt[6]_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  packet_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.831     0.831    clk_125Mhz
    SLICE_X46Y108        FDRE                                         r  packet_cnt_reg[6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.034    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.121     1.155    packet_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 data_adc_reg[84][5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.614%)  route 0.456ns (66.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y138        FDRE                                         r  data_adc_reg[84][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  data_adc_reg[84][5]/Q
                         net (fo=1, routed)           0.303     1.008    data84[5]
    SLICE_X35Y137        LUT6 (Prop_lut6_I1_O)        0.045     1.053 r  adc_data[5]_i_4/O
                         net (fo=1, routed)           0.153     1.206    ram_bins/adc_data_reg[5]_1
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.045     1.251 r  ram_bins/adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.251    ram_bins_n_5
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.202     1.035    
    SLICE_X35Y137        FDRE (Hold_fdre_C_D)         0.092     1.127    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 data_adc_reg[84][10]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.231ns (33.556%)  route 0.457ns (66.444%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y138        FDRE                                         r  data_adc_reg[84][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  data_adc_reg[84][10]/Q
                         net (fo=1, routed)           0.266     0.971    data_adc_reg_n_0_[84][10]
    SLICE_X35Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.016 f  adc_data[2]_i_4/O
                         net (fo=1, routed)           0.191     1.207    ram_bins/adc_data_reg[2]_1
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.045     1.252 r  ram_bins/adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.252    ram_bins_n_2
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    clk_125Mhz
    SLICE_X35Y137        FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.202     1.035    
    SLICE_X35Y137        FDRE (Hold_fdre_C_D)         0.092     1.127    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.734%)  route 0.537ns (74.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.537     1.240    data_adc_ok_reg_n_0
    SLICE_X46Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.285 r  packet_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     1.285    packet_cnt[23]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  packet_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.832     0.832    clk_125Mhz
    SLICE_X46Y106        FDRE                                         r  packet_cnt_reg[23]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.035    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.121     1.156    packet_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.770%)  route 0.509ns (73.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.509     1.213    data_adc_ok_reg_n_0
    SLICE_X45Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.258 r  packet_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     1.258    packet_cnt[30]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  packet_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.832     0.832    clk_125Mhz
    SLICE_X45Y108        FDRE                                         r  packet_cnt_reg[30]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.035    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.091     1.126    packet_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 data_adc_reg[84][12]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.845%)  route 0.472ns (67.155%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.554     0.554    clk_160Mhz
    SLICE_X49Y119        FDRE                                         r  data_adc_reg[84][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  data_adc_reg[84][12]/Q
                         net (fo=1, routed)           0.312     1.006    data_adc_reg_n_0_[84][12]
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.045     1.051 f  adc_data[4]_i_4/O
                         net (fo=1, routed)           0.161     1.212    ram_bins/adc_data_reg[4]_1
    SLICE_X49Y117        LUT6 (Prop_lut6_I5_O)        0.045     1.257 r  ram_bins/adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.257    ram_bins_n_4
    SLICE_X49Y117        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.824     0.824    clk_125Mhz
    SLICE_X49Y117        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.202     1.027    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.092     1.119    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 data_adc_reg[84][1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.231ns (32.560%)  route 0.478ns (67.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.552     0.552    clk_160Mhz
    SLICE_X40Y123        FDRE                                         r  data_adc_reg[84][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  data_adc_reg[84][1]/Q
                         net (fo=1, routed)           0.267     0.959    data84[1]
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.045     1.004 r  adc_data[1]_i_4/O
                         net (fo=1, routed)           0.212     1.216    ram_bins/adc_data_reg[1]_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  ram_bins/adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.261    ram_bins_n_1
    SLICE_X39Y122        FDRE                                         r  adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.822     0.822    clk_125Mhz
    SLICE_X39Y122        FDRE                                         r  adc_data_reg[1]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.025    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.091     1.116    adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.107%)  route 0.555ns (74.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.555     1.259    data_adc_ok_reg_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I1_O)        0.045     1.304 r  packet_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.304    packet_cnt[14]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  packet_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.831     0.831    clk_125Mhz
    SLICE_X46Y107        FDRE                                         r  packet_cnt_reg[14]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.034    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121     1.155    packet_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.039%)  route 0.557ns (74.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X43Y109        FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.557     1.261    data_adc_ok_reg_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I1_O)        0.045     1.306 r  packet_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.306    packet_cnt[13]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  packet_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.831     0.831    clk_125Mhz
    SLICE_X46Y107        FDRE                                         r  packet_cnt_reg[13]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.034    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.120     1.154    packet_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser2_rx
  To Clock:  ts_clk125

Setup :            4  Failing Endpoints,  Worst Slack       -0.349ns,  Total Violation       -0.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.425ns  (logic 1.643ns (30.288%)  route 3.782ns (69.712%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          1.485  2505.320    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.105  2505.425 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000  2505.425    rs485_bins_inst/uart_rx_inst/r_Clock_Count[5]_i_1__0_n_0
    SLICE_X66Y112        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y112        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)        0.076  2505.076    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                       2505.076    
                         arrival time                       -2505.425    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.191ns  (logic 1.643ns (31.653%)  route 3.548ns (68.350%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 2505.248 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          1.251  2505.086    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X66Y110        LUT6 (Prop_lut6_I0_O)        0.105  2505.191 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[8]_i_1__0/O
                         net (fo=1, routed)           0.000  2505.191    rs485_bins_inst/uart_rx_inst/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X66Y110        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.248  2505.248    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y110        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000  2505.248    
                         clock uncertainty           -0.247  2505.001    
    SLICE_X66Y110        FDRE (Setup_fdre_C_D)        0.074  2505.075    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                       2505.075    
                         arrival time                       -2505.191    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.116ns  (logic 1.643ns (32.116%)  route 3.473ns (67.886%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 2505.246 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          1.176  2505.011    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X67Y113        LUT4 (Prop_lut4_I0_O)        0.105  2505.116 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[1]_i_1__0/O
                         net (fo=1, routed)           0.000  2505.116    rs485_bins_inst/uart_rx_inst/r_Clock_Count[1]_i_1__0_n_0
    SLICE_X67Y113        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.246  2505.246    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y113        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2505.246    
                         clock uncertainty           -0.247  2504.999    
    SLICE_X67Y113        FDRE (Setup_fdre_C_D)        0.030  2505.029    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2505.029    
                         arrival time                       -2505.116    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.135ns  (logic 1.662ns (32.368%)  route 3.473ns (67.637%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 2505.246 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          1.176  2505.011    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X67Y113        LUT5 (Prop_lut5_I0_O)        0.124  2505.135 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[2]_i_1__0/O
                         net (fo=1, routed)           0.000  2505.135    rs485_bins_inst/uart_rx_inst/r_Clock_Count[2]_i_1__0_n_0
    SLICE_X67Y113        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.246  2505.246    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y113        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000  2505.246    
                         clock uncertainty           -0.247  2504.999    
    SLICE_X67Y113        FDRE (Setup_fdre_C_D)        0.069  2505.068    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                       2505.068    
                         arrival time                       -2505.135    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.989ns  (logic 1.643ns (32.929%)  route 3.347ns (67.074%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          1.050  2504.885    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X67Y112        LUT6 (Prop_lut6_I0_O)        0.105  2504.990 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000  2504.990    rs485_bins_inst/uart_rx_inst/r_Clock_Count[3]_i_1__0_n_0
    SLICE_X67Y112        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y112        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X67Y112        FDRE (Setup_fdre_C_D)        0.030  2505.030    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2505.030    
                         arrival time                       -2504.990    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.905ns  (logic 1.643ns (33.494%)  route 3.262ns (66.505%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.966  2504.801    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X66Y111        LUT5 (Prop_lut5_I0_O)        0.105  2504.906 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_2/O
                         net (fo=1, routed)           0.000  2504.906    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_2_n_0
    SLICE_X66Y111        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y111        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X66Y111        FDRE (Setup_fdre_C_D)        0.072  2505.072    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                       2505.072    
                         arrival time                       -2504.905    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.925ns  (logic 1.663ns (33.764%)  route 3.262ns (66.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.966  2504.801    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X66Y111        LUT4 (Prop_lut4_I0_O)        0.125  2504.926 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[9]_i_1__0/O
                         net (fo=1, routed)           0.000  2504.926    rs485_bins_inst/uart_rx_inst/r_Clock_Count[9]_i_1__0_n_0
    SLICE_X66Y111        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y111        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X66Y111        FDRE (Setup_fdre_C_D)        0.106  2505.106    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2505.106    
                         arrival time                       -2504.925    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.878ns  (logic 1.643ns (33.683%)  route 3.235ns (66.319%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.297  2503.730    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y108        LUT3 (Prop_lut3_I0_O)        0.105  2503.835 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0/O
                         net (fo=12, routed)          0.938  2504.773    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[0]_i_2__0_n_0
    SLICE_X66Y111        LUT3 (Prop_lut3_I2_O)        0.105  2504.878 f  rs485_bins_inst/uart_rx_inst/r_Clock_Count[0]_i_1__1/O
                         net (fo=1, routed)           0.000  2504.878    rs485_bins_inst/uart_rx_inst/r_Clock_Count[0]_i_1__1_n_0
    SLICE_X66Y111        FDRE                                         f  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y111        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X66Y111        FDRE (Setup_fdre_C_D)        0.076  2505.076    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                       2505.076    
                         arrival time                       -2504.878    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.620ns  (logic 1.643ns (35.566%)  route 2.977ns (64.439%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 2505.247 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.186  2503.619    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y107        LUT6 (Prop_lut6_I5_O)        0.105  2503.724 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.232  2503.955    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X66Y108        LUT5 (Prop_lut5_I2_O)        0.105  2504.060 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1__0/O
                         net (fo=11, routed)          0.559  2504.620    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X67Y112        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.247  2505.247    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y112        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2505.247    
                         clock uncertainty           -0.247  2505.000    
    SLICE_X67Y112        FDRE (Setup_fdre_C_CE)      -0.168  2504.832    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2504.832    
                         arrival time                       -2504.619    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        4.618ns  (logic 1.643ns (35.582%)  route 2.975ns (64.422%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 2505.246 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          2.186  2503.619    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y107        LUT6 (Prop_lut6_I5_O)        0.105  2503.724 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.232  2503.955    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X66Y108        LUT5 (Prop_lut5_I2_O)        0.105  2504.060 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1__0/O
                         net (fo=11, routed)          0.557  2504.618    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X67Y113        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.246  2505.246    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y113        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2505.246    
                         clock uncertainty           -0.247  2504.999    
    SLICE_X67Y113        FDRE (Setup_fdre_C_CE)      -0.168  2504.831    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2504.831    
                         arrival time                       -2504.617    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.270ns (19.451%)  route 1.117ns (80.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.117     1.386    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X67Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X67Y105        FDRE (Hold_fdre_C_D)         0.070     1.153    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.270ns (19.374%)  route 1.122ns (80.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.122     1.392    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X68Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X68Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X68Y105        FDRE (Hold_fdre_C_D)         0.070     1.153    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.270ns (18.652%)  route 1.176ns (81.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.176     1.446    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X67Y104        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X67Y104        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.070     1.153    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.270ns (18.723%)  route 1.170ns (81.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.170     1.440    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y104        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y104        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.059     1.142    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.270ns (18.661%)  route 1.175ns (81.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.175     1.445    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.059     1.142    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.270ns (18.524%)  route 1.186ns (81.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.186     1.456    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y106        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y106        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.059     1.142    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.270ns (17.875%)  route 1.239ns (82.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.239     1.508    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X65Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X65Y105        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.070     1.153    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.270ns (17.281%)  route 1.291ns (82.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.291     1.560    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X65Y106        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.836     0.836    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X65Y106        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[2]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.247     1.083    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.070     1.153    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.316ns (18.626%)  route 1.379ns (81.374%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.379     1.649    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X66Y107        LUT4 (Prop_lut4_I1_O)        0.046     1.695 r  rs485_bins_inst/uart_rx_inst/r_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    rs485_bins_inst/uart_rx_inst/r_sync[0]_i_1_n_0
    SLICE_X66Y107        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.835     0.835    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X66Y107        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_sync_reg[0]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X66Y107        FDRE (Hold_fdre_C_D)         0.133     1.215    rs485_bins_inst/uart_rx_inst/r_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.315ns (18.602%)  route 1.377ns (81.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=15, routed)          1.377     1.646    rs485_bins_inst/uart_rx_inst/ser2_rx_IBUF
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.691 r  rs485_bins_inst/uart_rx_inst/r_RX_DV_i_1__0/O
                         net (fo=1, routed)           0.000     1.691    rs485_bins_inst/uart_rx_inst/r_RX_DV_i_1__0_n_0
    SLICE_X65Y107        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.835     0.835    rs485_bins_inst/uart_rx_inst/clk_out2
    SLICE_X65Y107        FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_DV_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.247     1.082    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.092     1.174    rs485_bins_inst/uart_rx_inst/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk160

Setup :           49  Failing Endpoints,  Worst Slack       -1.992ns,  Total Violation      -83.500ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.973ns  (logic 0.484ns (24.531%)  route 1.489ns (75.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 57.501 - 56.250 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 57.350 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.350    57.350    clk_125Mhz
    SLICE_X45Y121        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.379    57.729 f  cordic_en_reg/Q
                         net (fo=17, routed)          1.489    59.218    cordic_en
    SLICE_X37Y133        LUT2 (Prop_lut2_I1_O)        0.105    59.323 r  data_adc[79][2]_i_1/O
                         net (fo=1, routed)           0.000    59.323    data_adc[79][2]_i_1_n_0
    SLICE_X37Y133        FDRE                                         r  data_adc_reg[79][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.251    57.501    clk_160Mhz
    SLICE_X37Y133        FDRE                                         r  data_adc_reg[79][2]/C
                         clock pessimism              0.000    57.501    
                         clock uncertainty           -0.202    57.299    
    SLICE_X37Y133        FDRE (Setup_fdre_C_D)        0.032    57.331    data_adc_reg[79][2]
  -------------------------------------------------------------------
                         required time                         57.331    
                         arrival time                         -59.323    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[19]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[19]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[21]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[21]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[25]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[25]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[27]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[27]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[28]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[28]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[29]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[29]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[30]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[30]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.556ns  (logic 0.484ns (31.112%)  route 1.072ns (68.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 57.522 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.696    58.923    fd_tim[31]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.272    57.522    clk_160Mhz
    SLICE_X31Y99         FDRE                                         r  fd_tim_reg[31]/C
                         clock pessimism              0.000    57.522    
                         clock uncertainty           -0.202    57.320    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.352    56.968    fd_tim_reg[31]
  -------------------------------------------------------------------
                         required time                         56.968    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.404ns  (logic 0.484ns (34.462%)  route 0.920ns (65.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 57.509 - 56.250 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 57.367 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.367    57.367    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    57.746 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.376    58.122    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.105    58.227 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.544    58.772    fd_tim[31]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.259    57.509    clk_160Mhz
    SLICE_X28Y103        FDRE                                         r  fd_tim_reg[0]/C
                         clock pessimism              0.000    57.509    
                         clock uncertainty           -0.202    57.307    
    SLICE_X28Y103        FDRE (Setup_fdre_C_R)       -0.352    56.955    fd_tim_reg[0]
  -------------------------------------------------------------------
                         required time                         56.955    
                         arrival time                         -58.772    
  -------------------------------------------------------------------
                         slack                                 -1.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.216%)  route 0.451ns (70.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.565     0.565    clk_125Mhz
    SLICE_X35Y108        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.451     1.156    r_rst2_repN
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.201 r  fd_i_1_comp/O
                         net (fo=1, routed)           0.000     1.201    fd_i_1_n_0
    SLICE_X32Y108        FDRE                                         r  fd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.836     0.836    clk_160Mhz
    SLICE_X32Y108        FDRE                                         r  fd_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.039    
    SLICE_X32Y108        FDRE (Hold_fdre_C_D)         0.092     1.131    fd_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[16]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[17]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[18]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[20]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[22]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[23]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[24]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.567     0.567    clk_125Mhz
    SLICE_X35Y102        FDRE                                         r  r_rst2_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  r_rst2_reg_replica_1/Q
                         net (fo=1, routed)           0.154     0.862    r_rst2_repN_1
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  fd_tim[31]_i_1/O
                         net (fo=41, routed)          0.200     1.107    fd_tim[31]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.838     0.838    clk_160Mhz
    SLICE_X31Y101        FDRE                                         r  fd_tim_reg[26]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.041    
    SLICE_X31Y101        FDRE (Hold_fdre_C_R)        -0.018     1.023    fd_tim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.244%)  route 0.473ns (71.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.554     0.554    clk_125Mhz
    SLICE_X45Y121        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141     0.695 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.473     1.167    cordic_en
    SLICE_X47Y133        LUT2 (Prop_lut2_I1_O)        0.045     1.212 r  data_adc[79][3]_i_1/O
                         net (fo=1, routed)           0.000     1.212    data_adc[79][3]_i_1_n_0
    SLICE_X47Y133        FDRE                                         r  data_adc_reg[79][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.826     0.826    clk_160Mhz
    SLICE_X47Y133        FDRE                                         r  data_adc_reg[79][3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.202     1.028    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.091     1.119    data_adc_reg[79][3]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.915ns (31.974%)  route 1.947ns (68.026%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                 29.521    

Slack (MET) :             29.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.915ns (31.974%)  route 1.947ns (68.026%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                 29.521    

Slack (MET) :             29.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.915ns (31.974%)  route 1.947ns (68.026%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                 29.521    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.915ns (33.445%)  route 1.821ns (66.555%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 35.817 - 33.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.720     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.525     3.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.398     3.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.120     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.242     5.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.266     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.275     5.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.435     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.472    34.472    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.268    35.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.258    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 29.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.583%)  route 0.352ns (71.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.352     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y56         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.139     1.664    
    SLICE_X56Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.583%)  route 0.352ns (71.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.352     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X56Y56         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.139     1.664    
    SLICE_X56Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.343     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X55Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.139     1.661    
    SLICE_X55Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.343     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X55Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.139     1.661    
    SLICE_X55Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.374%)  route 0.118ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.390     1.418    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.578ns  (logic 0.433ns (27.447%)  route 1.145ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 17.821 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.145    11.910    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.009    17.821    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.416    18.238    
                         clock uncertainty           -0.035    18.202    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    17.871    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.871    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.253ns  (logic 0.398ns (31.754%)  route 0.855ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 17.779 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.398    10.731 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.855    11.586    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2
    SLICE_X12Y98         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.967    17.779    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X12Y98         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.416    18.195    
                         clock uncertainty           -0.035    18.160    
    SLICE_X12Y98         FDPE (Recov_fdpe_C_PRE)     -0.419    17.741    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.253ns  (logic 0.398ns (31.754%)  route 0.855ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 17.779 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.398    10.731 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.855    11.586    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2
    SLICE_X12Y98         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.967    17.779    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X12Y98         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.416    18.195    
                         clock uncertainty           -0.035    18.160    
    SLICE_X12Y98         FDPE (Recov_fdpe_C_PRE)     -0.419    17.741    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.433ns (32.487%)  route 0.900ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 17.840 - 12.000 ) 
    Source Clock Delay      (SCD):    6.333ns = ( 10.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.772     9.070    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.105     9.175 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.158    10.333    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.433    10.766 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.900    11.665    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y99         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.590    16.728    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.084    16.812 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          1.028    17.840    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y99         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.389    18.229    
                         clock uncertainty           -0.035    18.194    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.331    17.863    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.863    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.565%)  route 0.213ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 7.140 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.213     6.739    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y101        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.803     7.140    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y101        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.625     6.515    
    SLICE_X12Y101        FDCE (Remov_fdce_C_CLR)     -0.121     6.394    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.394    
                         arrival time                           6.739    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.121     6.291    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.291    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.121     6.291    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.291    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.121     6.291    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.291    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.259%)  route 0.397ns (70.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 7.086 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.164     6.563 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.397     6.959    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y98         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.749     7.086    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y98         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.562     6.524    
    SLICE_X14Y98         FDCE (Remov_fdce_C_CLR)     -0.067     6.457    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           6.959    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.259%)  route 0.397ns (70.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 7.086 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDPE (Prop_fdpe_C_Q)         0.164     6.563 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.397     6.959    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y98         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.749     7.086    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y98         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.562     6.524    
    SLICE_X14Y98         FDCE (Remov_fdce_C_CLR)     -0.067     6.457    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           6.959    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDPE (Remov_fdpe_C_PRE)     -0.125     6.287    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDPE (Remov_fdpe_C_PRE)     -0.125     6.287    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDPE (Remov_fdpe_C_PRE)     -0.125     6.287    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.474%)  route 0.266ns (67.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 6.399 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         0.724     5.730    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.045     5.775 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.624     6.399    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDPE (Prop_fdpe_C_Q)         0.128     6.527 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.266     6.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y100        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=924, routed)         1.029     6.281    mac_inst/eth_rx_clk
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.056     6.337 r  mac_inst/bins_tx_wr_clk_INST_0/O
                         net (fo=97, routed)          0.710     7.047    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y100        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.635     6.412    
    SLICE_X12Y100        FDPE (Remov_fdpe_C_PRE)     -0.125     6.287    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.379ns (11.790%)  route 2.836ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.836     4.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.261     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.006     9.267    
                         clock uncertainty           -0.082     9.185    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.379ns (11.790%)  route 2.836ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.836     4.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.261     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.006     9.267    
                         clock uncertainty           -0.082     9.185    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.379ns (11.790%)  route 2.836ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.836     4.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.261     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.006     9.267    
                         clock uncertainty           -0.082     9.185    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.379ns (12.723%)  route 2.600ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.600     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.379ns (12.723%)  route 2.600ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.600     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.379ns (12.723%)  route 2.600ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.600     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.379ns (12.723%)  route 2.600ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.600     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.379ns (12.723%)  route 2.600ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.600     4.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.379ns (13.347%)  route 2.461ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.461     4.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X59Y48         FDPE (Recov_fdpe_C_PRE)     -0.292     9.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.379ns (13.347%)  route 2.461ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 9.398 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.379     1.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.461     4.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        1.398     9.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.006     9.404    
                         clock uncertainty           -0.082     9.322    
    SLICE_X58Y48         FDCE (Recov_fdce_C_CLR)     -0.258     9.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[10]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.583%)  route 0.196ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.196     0.923    mac_inst/crc_inst/rst
    SLICE_X53Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[10]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[13]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.583%)  route 0.196ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.196     0.923    mac_inst/crc_inst/rst
    SLICE_X53Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[13]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[29]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.583%)  route 0.196ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.196     0.923    mac_inst/crc_inst/rst
    SLICE_X53Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[29]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[2]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.583%)  route 0.196ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.196     0.923    mac_inst/crc_inst/rst
    SLICE_X53Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[2]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[15]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.249     0.976    mac_inst/crc_inst/rst
    SLICE_X53Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[15]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[3]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.249     0.976    mac_inst/crc_inst/rst
    SLICE_X53Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[3]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[5]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.249     0.976    mac_inst/crc_inst/rst
    SLICE_X53Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[5]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[7]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.249     0.976    mac_inst/crc_inst/rst
    SLICE_X53Y97         FDPE                                         f  mac_inst/crc_inst/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X53Y97         FDPE                                         r  mac_inst/crc_inst/Crc_reg[7]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     0.733    mac_inst/crc_inst/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[19]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.759%)  route 0.308ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.308     1.035    mac_inst/crc_inst/rst
    SLICE_X54Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X54Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[19]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X54Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     0.757    mac_inst/crc_inst/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[1]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.759%)  route 0.308ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.564     0.564    mac_inst/eth_tx_clk
    SLICE_X50Y98         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.308     1.035    mac_inst/crc_inst/rst
    SLICE_X54Y98         FDPE                                         f  mac_inst/crc_inst/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=4803, routed)        0.833     0.833    mac_inst/crc_inst/clk
    SLICE_X54Y98         FDPE                                         r  mac_inst/crc_inst/Crc_reg[1]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X54Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     0.757    mac_inst/crc_inst/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.279    





