# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/tgemici/GitHub/archozu/Logic Design/RTL/top.vh" "/home/tgemici/GitHub/archozu/Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" --include "../../../../../Logic Design/RTL" --include "../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells" --include "../../../../../Logic Design/RTL/bus/protocols/UART_UVM" \
"../../../../../Logic Design/RTL/bus/protocols/GPIO.v" \
"../../../../../Logic Design/RTL/bus/protocols/I2C_master.v" \
"../../../../../Logic Design/RTL/bus/protocols/QSPI_master.v" \
"../../../../../Logic Design/RTL/bus/bus.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_clock_gate.v" \
"../../../../../Logic Design/RTL/bus/memories/data_mem.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v" \
"../../../../../Logic Design/RTL/bus/memories/instr_mem.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v" \
"../../../../../Logic Design/RTL/bus/memories/perip_mem.v" \
"../../../../../Logic Design/RTL/bus/memories/rom.v" \
"../../../../../Logic Design/RTL/bus/memories/s25fl128s/s25fl128s.v" \
"../../../../../Logic Design/RTL/bus/protocols/timer.v" \

sv xil_defaultlib "/home/tgemici/GitHub/archozu/Logic Design/RTL/top.vh" "/home/tgemici/GitHub/archozu/Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" --include "../../../../../Logic Design/RTL" --include "../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells" --include "../../../../../Logic Design/RTL/bus/protocols/UART_UVM" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv" \
"../../../../../Logic Design/RTL/bus/clk_gen.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_aligner.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/include/cv32e40p_pkg.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_alu.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_alu_div.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/include/cv32e40p_apu_core_pkg.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_apu_disp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_compressed_decoder.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_controller.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_core.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_cs_registers.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/include/cv32e40p_fpu_pkg.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_decoder.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_ex_stage.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_ff_one.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_fifo.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_hwloop_regs.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_if_stage.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_int_controller.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_load_store_unit.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_mult.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_obi_interface.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_popcnt.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_prefetch_buffer.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_prefetch_controller.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_register_file_ff.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_sleep_unit.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/cv32e40p_top.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_top.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/lzc.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" \
"../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv" \

verilog xil_defaultlib "/home/tgemici/GitHub/archozu/Logic Design/RTL/top.vh" "/home/tgemici/GitHub/archozu/Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" --include "../../../../../Logic Design/RTL" --include "../../../../../Logic Design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells" --include "../../../../../Logic Design/RTL/bus/protocols/UART_UVM" \
"../../../../../Logic Design/RTL/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
