// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1500\sampleModel1500_3_sub\Mysubsystem_16.v
// Created: 2024-07-01 03:19:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_16
// Source Path: sampleModel1500_3_sub/Subsystem/Mysubsystem_16
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_16
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk146_out1;  // uint8
  wire cfblk9_out1;
  wire [7:0] cfblk178_out1;  // uint8


  assign cfblk146_out1 = 8'b00000000;



  cfblk9 u_cfblk9 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk146_out1),  // uint8
                   .Y(cfblk9_out1)
                   );

  assign cfblk178_out1 = {7'b0, cfblk9_out1};



  assign Out1 = cfblk178_out1;

  assign Out2 = cfblk146_out1;

endmodule  // Mysubsystem_16

