/**************************************************************************************************/
/*  Series 2xx Event Generator Modular Register Map                                               */
/*                                                                                                */
/*  Note: The "Uxx_" tag at the beginning of each of definitions below should not be included     */
/*        whe the defined offset is passed to one of the I/O access macros.  The macros will      */
/*        append the appropriate suffix to the offset name based on the number of bits to be      */
/*        read or written.  The purpose of this method is to produce a compiler error if you      */
/*        attempt to use a macro that does not match the size of the register.                    */
/**************************************************************************************************/

//=====================
// Status Registers
//
#define  U32_Status             0x0000  // Status Register (full)
#define  U8_DBusRxValue         0x0000  //   Distributed Data Bus Received Values
#define  U8_DBusTxValue         0x0001  //   Distributed Data Bus Transmitted Values

//=====================
// General Control Register
//
#define  U32_Control            0x0004  // Control Register

//=====================
// Interrupt Control Registers
//
#define  U32_InterruptFlag      0x0008  // Interrupt Flag Register
#define  U32_InterruptEnable    0x000C  // Interrupt Enable Register

//=====================
// AC Trigger Control Registers
//
#define  U8_AcTriggerControl    0x0011  // AC Trigger Input Control Register
#define  U8_AcTriggerDivide     0x0012  // AC Trigger Input Divider
#define  U8_AcTriggerPhase      0x0013  // AC Trigger Input Phase Delay
#define  U8_AcTriggerEvent      0x0017  // AC Trigger Input To Trigger Event Mapping

//=====================
// Software Event Control Registers
//
#define  U8_SwEventControl      0x001A  // Software Event Control Register
#define  U8_SwEventCode         0x001B  // Software Event Code Register

//=====================
// Data Buffer and Distributed Data Bus Control
//
#define  U8_DataBuffControl     0x0021  // Data Buffer Control Register
#define  U16_DataBuffSize       0x0022  // Data Buffer Transfer Size In Bytes
                                        //   (must be multiple of four)
#define  U32_DBusMap            0x0024  // Distributed Data Bus Mapping Register

//=====================
// FPGA Firmware Version
//
#define  U32_FPGAVersion        0x002C  // FPGA Firmware Version

//=====================
// Event Clock Control
//
#define  U32_uSecDiv            0x004C  // Event Clock Frequency Rounded to Nearest 1 MHz
#define  U8_ClockSource         0x0050  // Event Clock Source (Internal or RF Input)
#define  U8_RfDiv               0x0051  // RF Input Divider
#define  U16_ClockStatus        0x0052  // Event Clock Status

//=====================
// Event Analyzer Registers
//
#define  U32_EvAnControl        0x0060  // Event Analyser Control/Status Register
#define  U16_EvAnEvent          0x0066  // Event Code & Data Buffer Byte
#define  U32_EvAnTimeHigh       0x0068  // High-Order 32 Bits of Time Stamp Counter
#define  U32_EvAnTimeLow        0x006C  // Low-Order 32 Bits of Time Stamp Counter

//=====================
// Sequence RAM Control Registers
//
#define  U32_Seq1Control        0x0070  // Sequencer 1 Control Register
#define  U32_Seq2Control        0x0074  // Sequencer 2 Control Register

#define  U32_SeqControl_base    0x0070  // Sequencer Control Register Array Base Offset

#define  U32_SeqControl(n)  \
             (U32_SeqControl_base + (4*(n))

//=====================
// Fractional Synthesizer Control Word
//
#define  U32_FracSynthWord      0x0080  // RF Reference Clock Pattern (Micrel SY87739L)

//=====================
// RF Recovery
//
#define  U32_RxInitPS           0x0088  // Initial Value For RF Recovery DCM Phase

//=====================
// Trigger Event Control Registers
//
#define  U32_TrigEventCtrl_base 0x0100  // Trigger Event Control Register Array Base Offset

#define  U32_TrigEventCtrl(n) \
             (U32_TrigEventCtrl_base + (4*(n)))

//=====================
// Multiplexed Counter Control Register Arrays
//
#define  U32_MuxControl_base    0x0180  // Mux Counter Control Register Base Offset
#define  U32_MuxPrescaler_base  0x0184  // Mux Counter Prescaler Register Base Offset

#define  U32_MuxControl(n)    \
             (U32_MuxControl_base + (8*(n)))

#define  U32_MuxPrescaler(n)  \
             (U32_MuxPrescaler_base + (8*(n)))

//=====================
// Front Panel Output Mapping Register Array
//
#define  U16_FPOutMap_base      0x0400  // FP Output Port Mapping Register Offset

#define  U16_FPOutMap(n)      \
             (U16_FPOutMap_base + (2*(n)))

//=====================
// Front Panel Universal Output Mapping Register Array
//
#define  U16_UnivOutMap_base    0x0440  // FP Univ Output Port Mapping Register Array Base Offset

#define  U16_UnivOutMap(n)    \
             (U16_UnivOutMap_base + (2*(n)))

//=====================
// Front Panel Input Mapping Registers
//
#define  U32_FPInMap_base       0x0500  // FP Input Port Mapping Register Array Base Offset

#define  U32_FPInMap(n)       \
             (U32_FPInMap_base + (4*(n)))

//=====================
// Front Panel Universal Input Mapping Registers
//
#define  U32_UnivInMap_base     0x0540  // FP Univ Input Port Mapping Register Array Base Offset

#define  U32_UnivInMap(n)     \
             (U32_UnivInMap_base + (4*(n)))

//=====================
// Transition Board (TB) Input Mapping Registers
//
#define  U32_TBInMap_base       0x0600  // TB Input Port Mapping Register Array Base Offset

#define  U32_TBInMap(n)       \
             (U32_TBInMap_base + (4*(n)))

//=====================
// Data Buffer Area
//
#define  U32_DataBuffer_base    0x0800  // Data Buffer Array Base Offset

#define  U32_DataBuffer(n)    \
             (U32_DataBuffer_base + (4*(n)))

//=====================
// Sequence RAMs
//
#define  U32_SeqRamTS_base      0x8000  // Sequence Ram Timestamp Array Base Offset
#define  U32_SeqRamEvent_base   0x8004  // Sequence Ram Event Code Array Base Offset

#define  U32_SeqRamTS(n,m)    \
             (U32_SeqRamTS_base + (0x4000*(n)) + (8*(m)))

#define  U32_SeqRamEvent(n,m) \
             (U32_SeqRamEvent_base + (0x4000*(n)) + (8*(m)))

//=====================
// Size of Event Generator Register Space
//
#define  EVG_REGMAP_SIZE        0x10000  // Register map size is 64K


/**************************************************************************************************/
/*  Status Register (0x0000) Bit Assignments                                                      */
/**************************************************************************************************/

/**************************************************************************************************/
/*  Interrupt Flag Register (0x0008) and Interrupt Enable Register (0x000c) Bit Assignments       */
/**************************************************************************************************/

#define EVG_IRQ_ENABLE          0x80000000     // Master Interrupt Enable Bit
#define EVG_IRQ_STOP_RAM2       0x00002000     // Sequence RAM 2 Stop Interrupt Bit
#define EVG_IRQ_STOP_RAM1       0x00001000     // Sequence RAM 1 Stop Interrupt Bit
#define EVG_IRQ_START_RAM2      0x00000200     // Sequence RAM 2 Start Interrupt Bit
#define EVG_IRQ_START_RAM1      0x00000100     // Sequence RAM 1 Start Interrupt Bit
#define EVG_IRQ_DBUFF           0x00000020     // Data Buffer Interrupt Bit
#define EVG_IRQ_FIFO            0x00000002     // Event FIFO Full Interrupt Bit
#define EVG_IRQ_RXVIO           0x00000001     // Receiver Violation Bit

/**************************************************************************************************/
/*  Outgoing Event Link Clock Source Register (0x0050) Bit Assignments                            */
/**************************************************************************************************/

#define EVG_CLK_SRC_EXTRF             0x01     // External/Internal reference clock select

/**************************************************************************************************/
/*  Sequence RAM Control Register (0x0070, 0x0074) Bit Assignments                                */
/**************************************************************************************************/

#define EVG_SEQ_RAM_RUNNING     0x02000000     // Sequence RAM is Running (read only)
#define EVG_SEQ_RAM_ENABLED     0x01000000     // Sequence RAM is Enabled (read only)

#define EVG_SEQ_RAM_SW_TRIG     0x00200000     // Sequence RAM Software Trigger Bit
#define EVG_SEQ_RAM_RESET       0x00040000     // Sequence RAM Reset
#define EVG_SEQ_RAM_DISABLE     0x00020000     // Sequence RAM Disable
#define EVG_SEQ_RAM_ARM         0x00010000     // Sequence RAM Enable/Arm

#define EVG_SEQ_RAM_REPEAT_MASK 0x00180000     // Sequence RAM Repeat Mode Mask
#define EVG_SEQ_RAM_NORMAL      0x00000000       // Normal Mode: Repeat every trigger
#define EVG_SEQ_RAM_SINGLE      0x00100000       // Single-Shot Mode: Disable on completion
#define EVG_SEQ_RAM_CONTINUOUS  0x00080000       // Continuous Mode: Repeat on completion

#define EVG_SEQ_RAM_TRIG_MASK   0x000000ff     // Sequence RAM Trigger Select Mask
#define EVG_SEQ_RAM_TRIG_MXC0   0x00000000        // Trigger from Mux Counter 0
#define EVG_SEQ_RAM_TRIG_MXC1   0x00000001        // Trigger from Mux Counter 1
#define EVG_SEQ_RAM_TRIG_MXC2   0x00000002        // Trigger from Mux Counter 2
#define EVG_SEQ_RAM_TRIG_MXC3   0x00000003        // Trigger from Mux Counter 3
#define EVG_SEQ_RAM_TRIG_MXC4   0x00000004        // Trigger from Mux Counter 4
#define EVG_SEQ_RAM_TRIG_MXC5   0x00000005        // Trigger from Mux Counter 5
#define EVG_SEQ_RAM_TRIG_MXC6   0x00000006        // Trigger from Mux Counter 6
#define EVG_SEQ_RAM_TRIG_MXC7   0x00000007        // Trigger from Mux Counter 7
#define EVG_SEQ_RAM_TRIG_AC     0x00000010        // Trigger from AC Synchronization Logic
#define EVG_SEQ_RAM_TRIG_RAM1   0x00000011        // Trigger from Sequence RAM 1 Soft Trigger
#define EVG_SEQ_RAM_TRIG_RAM2   0x00000012        // Trigger from Sequence RAM 2 Soft Trigger

