#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 30 09:50:28 2020
# Process ID: 1756
# Current directory: C:/Users/46519/Desktop/pipe_line_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14032 C:\Users\46519\Desktop\pipe_line_2\project.xpr
# Log file: C:/Users/46519/Desktop/pipe_line_2/vivado.log
# Journal file: C:/Users/46519/Desktop/pipe_line_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/46519/Desktop/pipe_line_2/project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/46519/Desktop/UESTC-computer-composition-master/UESTC-computer-composition-master/project/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 806.094 ; gain = 70.656
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: pipeline
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 918.238 ; gain = 51.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4X32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX4X32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4X32' (1#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX4X32.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FFEC32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FFEC' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X1.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (2#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X1.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF.v:23]
INFO: [Synth 8-638] synthesizing module 'D_Latch' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_Latch.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_Latch' (3#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_Latch.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (4#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC' (5#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC32' (6#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32.v:23]
WARNING: [Synth 8-350] instance 'PC' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:48]
INFO: [Synth 8-638] synthesizing module 'ADDSUB_32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ADDSUB_32.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_32.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_4' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_4' (7#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_32' (8#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADDSUB_32' (9#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ADDSUB_32.v:23]
WARNING: [Synth 8-350] instance 'addsub0' of module 'ADDSUB_32' requires 5 connections, but only 4 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:49]
INFO: [Synth 8-638] synthesizing module 'INSTMEM_pipeline' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/INSTMEM_pipeline.v:23]
INFO: [Synth 8-256] done synthesizing module 'INSTMEM_pipeline' (10#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/INSTMEM_pipeline.v:23]
INFO: [Synth 8-638] synthesizing module 'IFID' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFID' (11#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-638] synthesizing module 'CONUNIT_pipeline' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONUNIT_pipeline.v:23]
INFO: [Synth 8-256] done synthesizing module 'CONUNIT_pipeline' (12#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONUNIT_pipeline.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2X5' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X5.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2X5' (13#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X5.v:23]
INFO: [Synth 8-638] synthesizing module 'REGFILE_down' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REGFILE_down.v:23]
INFO: [Synth 8-638] synthesizing module 'DEC5T32E' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DEC5T32E.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DEC5T32E.v:65]
INFO: [Synth 8-256] done synthesizing module 'DEC5T32E' (14#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DEC5T32E.v:23]
INFO: [Synth 8-638] synthesizing module 'REG32_down' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FFEC32_down' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32_down.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FFEC_down' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC_down.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FF_down' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF_down.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FF_down' (15#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF_down.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC_down' (16#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC_down.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC32_down' (17#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32_down.v:23]
WARNING: [Synth 8-350] instance 'q31' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:29]
WARNING: [Synth 8-350] instance 'q30' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:30]
WARNING: [Synth 8-350] instance 'q29' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:31]
WARNING: [Synth 8-350] instance 'q28' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:32]
WARNING: [Synth 8-350] instance 'q27' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:33]
WARNING: [Synth 8-350] instance 'q26' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:34]
WARNING: [Synth 8-350] instance 'q25' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:35]
WARNING: [Synth 8-350] instance 'q24' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:36]
WARNING: [Synth 8-350] instance 'q23' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:37]
WARNING: [Synth 8-350] instance 'q22' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:38]
WARNING: [Synth 8-350] instance 'q21' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:39]
WARNING: [Synth 8-350] instance 'q20' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:40]
WARNING: [Synth 8-350] instance 'q19' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:41]
WARNING: [Synth 8-350] instance 'q18' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:42]
WARNING: [Synth 8-350] instance 'q17' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:43]
WARNING: [Synth 8-350] instance 'q16' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:44]
WARNING: [Synth 8-350] instance 'q15' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:45]
WARNING: [Synth 8-350] instance 'q14' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:46]
WARNING: [Synth 8-350] instance 'q13' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:47]
WARNING: [Synth 8-350] instance 'q12' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:48]
WARNING: [Synth 8-350] instance 'q11' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:49]
WARNING: [Synth 8-350] instance 'q10' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:50]
WARNING: [Synth 8-350] instance 'q9' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:51]
WARNING: [Synth 8-350] instance 'q8' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:52]
WARNING: [Synth 8-350] instance 'q7' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:53]
WARNING: [Synth 8-350] instance 'q6' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:54]
WARNING: [Synth 8-350] instance 'q5' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:55]
WARNING: [Synth 8-350] instance 'q4' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:56]
WARNING: [Synth 8-350] instance 'q3' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:57]
WARNING: [Synth 8-350] instance 'q2' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:58]
WARNING: [Synth 8-350] instance 'q1' of module 'D_FFEC32_down' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:59]
INFO: [Synth 8-256] done synthesizing module 'REG32_down' (18#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX32X32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX32X32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX32X32' (19#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX32X32.v:23]
INFO: [Synth 8-256] done synthesizing module 'REGFILE_down' (20#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REGFILE_down.v:23]
INFO: [Synth 8-638] synthesizing module 'EXT16T32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXT16T32.v:23]
	Parameter z bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MUX2X32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2X32' (21#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X32.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXT16T32' (22#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXT16T32.v:23]
INFO: [Synth 8-638] synthesizing module 'SHIFTER32_L2' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER32_L2.v:23]
INFO: [Synth 8-256] done synthesizing module 'SHIFTER32_L2' (23#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER32_L2.v:23]
WARNING: [Synth 8-350] instance 'addsub2' of module 'ADDSUB_32' requires 5 connections, but only 4 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:72]
INFO: [Synth 8-638] synthesizing module 'CONNECT' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONNECT.v:23]
INFO: [Synth 8-256] done synthesizing module 'CONNECT' (24#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONNECT.v:23]
INFO: [Synth 8-638] synthesizing module 'IDEX' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-638] synthesizing module 'D_FFEC1' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC1.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC1' (25#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC1.v:23]
WARNING: [Synth 8-350] instance 'wreg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:37]
WARNING: [Synth 8-350] instance 'reg2reg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:38]
WARNING: [Synth 8-350] instance 'wmem' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:39]
WARNING: [Synth 8-350] instance 'aluqa' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:40]
WARNING: [Synth 8-350] instance 'aluqb' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:41]
INFO: [Synth 8-638] synthesizing module 'D_FFEC2' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC2.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC2' (26#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC2.v:23]
WARNING: [Synth 8-350] instance 'fwda' of module 'D_FFEC2' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:42]
WARNING: [Synth 8-350] instance 'fwdb' of module 'D_FFEC2' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:43]
INFO: [Synth 8-638] synthesizing module 'D_FFEC4' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC4.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC4' (27#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC4.v:23]
WARNING: [Synth 8-350] instance 'aluc' of module 'D_FFEC4' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:44]
INFO: [Synth 8-638] synthesizing module 'D_FFEC5' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC5.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC5' (28#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC5.v:23]
WARNING: [Synth 8-350] instance 'rd' of module 'D_FFEC5' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:45]
INFO: [Synth 8-638] synthesizing module 'D_FFEC6' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC6.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FFEC6' (29#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC6.v:23]
WARNING: [Synth 8-350] instance 'op' of module 'D_FFEC6' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:46]
WARNING: [Synth 8-350] instance 'sa' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:47]
WARNING: [Synth 8-350] instance 'pc_b' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:48]
WARNING: [Synth 8-350] instance 'qa' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:49]
WARNING: [Synth 8-350] instance 'qb' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:50]
WARNING: [Synth 8-350] instance 'im_ext' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:51]
INFO: [Synth 8-256] done synthesizing module 'IDEX' (30#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU4' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:23]
INFO: [Synth 8-638] synthesizing module 'SHIFTER_32' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER_32.v:23]
	Parameter z bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SHIFTER_32' (31#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU4' (32#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:23]
INFO: [Synth 8-638] synthesizing module 'EXMEM' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:23]
WARNING: [Synth 8-350] instance 'wreg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:30]
WARNING: [Synth 8-350] instance 'reg2reg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:31]
WARNING: [Synth 8-350] instance 'wmem' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:32]
WARNING: [Synth 8-350] instance 'rd' of module 'D_FFEC5' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:33]
WARNING: [Synth 8-350] instance 'r' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:34]
WARNING: [Synth 8-350] instance 'qb_fwd' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:35]
INFO: [Synth 8-256] done synthesizing module 'EXMEM' (33#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'DATAMEM' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'DATAMEM' (34#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'MEMWB' [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:23]
WARNING: [Synth 8-350] instance 'wreg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:30]
WARNING: [Synth 8-350] instance 'reg2reg' of module 'D_FFEC1' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:31]
WARNING: [Synth 8-350] instance 'rd' of module 'D_FFEC5' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:32]
WARNING: [Synth 8-350] instance 'r' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:33]
WARNING: [Synth 8-350] instance 'dout' of module 'D_FFEC32' requires 6 connections, but only 5 given [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:34]
INFO: [Synth 8-256] done synthesizing module 'MEMWB' (35#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (36#1) [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-3917] design pipeline has port sa[31] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[30] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[29] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[28] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[27] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[26] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[25] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[24] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[23] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[22] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[21] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[20] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[19] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[18] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[17] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[16] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[15] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[14] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[13] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[12] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[11] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[10] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[9] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[8] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[7] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[6] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port sa[5] driven by constant 0
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[31]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[30]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[29]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[28]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[27]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[26]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[25]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[24]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[23]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[22]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[21]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[20]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[19]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[18]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[17]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[15]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[14]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[13]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[12]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[11]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[10]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[9]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[8]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[7]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[1]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[0]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[31]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[30]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[29]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[28]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[27]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[26]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[25]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[24]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[23]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[22]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[21]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[20]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[19]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[18]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[17]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[16]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[15]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[14]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[13]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[12]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[11]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[10]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[9]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[8]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[7]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[6]
WARNING: [Synth 8-3331] design SHIFTER_32 has unconnected port Sa[5]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[27]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[26]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[25]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[24]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[23]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[22]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[21]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[20]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[19]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[18]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[17]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[16]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[15]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[14]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[13]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[12]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[11]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[10]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[9]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[8]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[7]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[6]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[5]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[4]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[3]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[2]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[1]
WARNING: [Synth 8-3331] design CONNECT has unconnected port X[0]
WARNING: [Synth 8-3331] design SHIFTER32_L2 has unconnected port X[31]
WARNING: [Synth 8-3331] design SHIFTER32_L2 has unconnected port X[30]
WARNING: [Synth 8-3331] design REG32_down has unconnected port En[0]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[31]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[30]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[29]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[28]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[27]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[26]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[25]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[24]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[23]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[22]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[21]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[20]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[19]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[18]
WARNING: [Synth 8-3331] design INSTMEM_pipeline has unconnected port Addr[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 971.016 ; gain = 104.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin shift1:Arith to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:35]
WARNING: [Synth 8-3295] tying undriven pin shift2:Arith to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:37]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[31] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[30] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[29] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[28] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[27] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[26] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[25] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[24] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[23] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[22] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[21] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[20] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[19] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[18] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[17] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[16] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[15] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[14] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[13] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[12] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[11] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[10] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[9] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[8] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[7] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[6] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[5] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[4] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[3] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[2] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[1] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux0:B[0] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:47]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[31] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[30] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[29] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[28] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[27] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[26] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[25] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[24] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[23] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[22] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[21] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[20] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[19] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[18] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[17] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[16] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[15] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[14] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[13] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[12] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[11] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[10] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[9] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[8] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[7] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[6] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[5] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[4] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[3] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[2] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[1] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux1:D[0] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:81]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[31] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[30] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[29] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[28] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[27] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[26] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[25] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[24] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[23] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[22] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[21] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[20] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[19] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[18] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[17] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[16] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[15] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[14] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[13] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[12] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[11] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[10] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[9] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[8] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[7] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[6] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[5] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[4] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[3] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[2] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[1] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
WARNING: [Synth 8-3295] tying undriven pin mux2:D[0] to constant 0 [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 971.016 ; gain = 104.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 63 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1598.480 ; gain = 731.938
79 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1598.480 ; gain = 731.938
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/46519/Desktop/pipe_line_2/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/46519/Desktop/pipe_line_2/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipeline_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol g0, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:28]
INFO: [VRFC 10-2458] undeclared symbol g1, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:29]
INFO: [VRFC 10-2458] undeclared symbol g2, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:30]
INFO: [VRFC 10-2458] undeclared symbol g3, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:31]
INFO: [VRFC 10-2458] undeclared symbol p0, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:32]
INFO: [VRFC 10-2458] undeclared symbol p1, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:33]
INFO: [VRFC 10-2458] undeclared symbol p2, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:34]
INFO: [VRFC 10-2458] undeclared symbol p3, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:35]
INFO: [VRFC 10-2458] undeclared symbol f0, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:36]
INFO: [VRFC 10-2458] undeclared symbol cout0, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:37]
INFO: [VRFC 10-2458] undeclared symbol f1, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:38]
INFO: [VRFC 10-2458] undeclared symbol cout1, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:39]
INFO: [VRFC 10-2458] undeclared symbol f2, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:40]
INFO: [VRFC 10-2458] undeclared symbol cout2, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:41]
INFO: [VRFC 10-2458] undeclared symbol f3, assumed default net type wire [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONNECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/CONUNIT_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC32_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FFEC_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_FF_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/INSTMEM_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REG32_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/REGFILE_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/SHIFTER_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.srcs/sim_1/new/pipeline_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46519/Desktop/pipe_line_2/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1628.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/46519/Desktop/pipe_line_2/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e7cfa176e3b943149f693948fd1b5b50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_test_behav xil_defaultlib.pipeline_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sub [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sub [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/pipeline.v:72]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Sa [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Right [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Arith [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Arith [C:/Users/46519/Desktop/pipe_line_2/project.srcs/sources_1/new/ALU4.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.ADDSUB_32
Compiling module xil_defaultlib.INSTMEM_pipeline
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.CONUNIT_pipeline
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_FF_down
Compiling module xil_defaultlib.D_FFEC_down
Compiling module xil_defaultlib.D_FFEC32_down
Compiling module xil_defaultlib.REG32_down
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.REGFILE_down
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.SHIFTER32_L2
Compiling module xil_defaultlib.CONNECT
Compiling module xil_defaultlib.D_FFEC1
Compiling module xil_defaultlib.D_FFEC2
Compiling module xil_defaultlib.D_FFEC4
Compiling module xil_defaultlib.D_FFEC5
Compiling module xil_defaultlib.D_FFEC6
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.SHIFTER_32
Compiling module xil_defaultlib.ALU4
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/46519/Desktop/pipe_line_2/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_test_behav -key {Behavioral:sim_1:Functional:pipeline_test} -tclbatch {pipeline_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source pipeline_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.871 ; gain = 84.711
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.871 ; gain = 84.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 30 13:12:17 2020...
