<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: XTrafGen_CRamCmd Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XTrafGen_CRamCmd Struct Reference</h1><!-- doxytag: class="XTrafGen_CRamCmd" -->
<p><code>#include &lt;xtrafgen.h&gt;</code></p>

<p><a href="struct_x_traf_gen___c_ram_cmd-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad593664c54d951cdf493d970ee05c1a9">Address</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a197e871656f2931f5c4c0e6c366ed7cb">ValidCmd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06ba1ead42b36ffa6ebe6fc633eae174">LastAddress</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad75b3da11809a372d10c208ce319bb8a">Prot</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a83ef855c076e95da9b8cffd52edc930b">Id</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1cf9795d88ebae2b9c9ca42c677c862b">Size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2cef29625ea5b8259694cbf00ba78138">Burst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#acbc42510a78b72e89c1eded94b99add8">Lock</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06f887cc537f2323df21f09da24cf279">Length</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a5c786c1362dc5fd6319567d4ec86d19e">MyDepend</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a044d212e3fbbfa62d31d66f0ca7b616c">OtherDepend</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1597162b77eff37a19cf257102acaba4">MasterRamIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a9023153ddde42968697f305dfbdc8553">Qos</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a36442682af25d8eb5da3e70eda92907f">User</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2ef554da2517166904062b7379a9cf71">Cache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a780132d2460e123ae375ef8c4969267f">ExpectedResp</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Command Ram word fields </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad593664c54d951cdf493d970ee05c1a9"></a><!-- doxytag: member="XTrafGen_CRamCmd::Address" ref="ad593664c54d951cdf493d970ee05c1a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad593664c54d951cdf493d970ee05c1a9">XTrafGen_CRamCmd::Address</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Driven to a*_addr line </p>

</div>
</div>
<a class="anchor" id="a2cef29625ea5b8259694cbf00ba78138"></a><!-- doxytag: member="XTrafGen_CRamCmd::Burst" ref="a2cef29625ea5b8259694cbf00ba78138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2cef29625ea5b8259694cbf00ba78138">XTrafGen_CRamCmd::Burst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_burst line </p>

</div>
</div>
<a class="anchor" id="a2ef554da2517166904062b7379a9cf71"></a><!-- doxytag: member="XTrafGen_CRamCmd::Cache" ref="a2ef554da2517166904062b7379a9cf71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a2ef554da2517166904062b7379a9cf71">XTrafGen_CRamCmd::Cache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_cache line </p>

</div>
</div>
<a class="anchor" id="a780132d2460e123ae375ef8c4969267f"></a><!-- doxytag: member="XTrafGen_CRamCmd::ExpectedResp" ref="a780132d2460e123ae375ef8c4969267f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a780132d2460e123ae375ef8c4969267f">XTrafGen_CRamCmd::ExpectedResp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected response </p>

</div>
</div>
<a class="anchor" id="a83ef855c076e95da9b8cffd52edc930b"></a><!-- doxytag: member="XTrafGen_CRamCmd::Id" ref="a83ef855c076e95da9b8cffd52edc930b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a83ef855c076e95da9b8cffd52edc930b">XTrafGen_CRamCmd::Id</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_id line </p>

</div>
</div>
<a class="anchor" id="a06ba1ead42b36ffa6ebe6fc633eae174"></a><!-- doxytag: member="XTrafGen_CRamCmd::LastAddress" ref="a06ba1ead42b36ffa6ebe6fc633eae174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06ba1ead42b36ffa6ebe6fc633eae174">XTrafGen_CRamCmd::LastAddress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last address </p>

</div>
</div>
<a class="anchor" id="a06f887cc537f2323df21f09da24cf279"></a><!-- doxytag: member="XTrafGen_CRamCmd::Length" ref="a06f887cc537f2323df21f09da24cf279" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a06f887cc537f2323df21f09da24cf279">XTrafGen_CRamCmd::Length</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_lock line Driven to a*_len line </p>

</div>
</div>
<a class="anchor" id="acbc42510a78b72e89c1eded94b99add8"></a><!-- doxytag: member="XTrafGen_CRamCmd::Lock" ref="acbc42510a78b72e89c1eded94b99add8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#acbc42510a78b72e89c1eded94b99add8">XTrafGen_CRamCmd::Lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1597162b77eff37a19cf257102acaba4"></a><!-- doxytag: member="XTrafGen_CRamCmd::MasterRamIndex" ref="a1597162b77eff37a19cf257102acaba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1597162b77eff37a19cf257102acaba4">XTrafGen_CRamCmd::MasterRamIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Ram Index </p>

</div>
</div>
<a class="anchor" id="a5c786c1362dc5fd6319567d4ec86d19e"></a><!-- doxytag: member="XTrafGen_CRamCmd::MyDepend" ref="a5c786c1362dc5fd6319567d4ec86d19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a5c786c1362dc5fd6319567d4ec86d19e">XTrafGen_CRamCmd::MyDepend</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>My depend command no </p>

</div>
</div>
<a class="anchor" id="a044d212e3fbbfa62d31d66f0ca7b616c"></a><!-- doxytag: member="XTrafGen_CRamCmd::OtherDepend" ref="a044d212e3fbbfa62d31d66f0ca7b616c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a044d212e3fbbfa62d31d66f0ca7b616c">XTrafGen_CRamCmd::OtherDepend</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Other depend Command no </p>

</div>
</div>
<a class="anchor" id="ad75b3da11809a372d10c208ce319bb8a"></a><!-- doxytag: member="XTrafGen_CRamCmd::Prot" ref="ad75b3da11809a372d10c208ce319bb8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#ad75b3da11809a372d10c208ce319bb8a">XTrafGen_CRamCmd::Prot</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_prot line </p>

</div>
</div>
<a class="anchor" id="a9023153ddde42968697f305dfbdc8553"></a><!-- doxytag: member="XTrafGen_CRamCmd::Qos" ref="a9023153ddde42968697f305dfbdc8553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a9023153ddde42968697f305dfbdc8553">XTrafGen_CRamCmd::Qos</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_qos line </p>

</div>
</div>
<a class="anchor" id="a1cf9795d88ebae2b9c9ca42c677c862b"></a><!-- doxytag: member="XTrafGen_CRamCmd::Size" ref="a1cf9795d88ebae2b9c9ca42c677c862b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a1cf9795d88ebae2b9c9ca42c677c862b">XTrafGen_CRamCmd::Size</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_size line </p>

</div>
</div>
<a class="anchor" id="a36442682af25d8eb5da3e70eda92907f"></a><!-- doxytag: member="XTrafGen_CRamCmd::User" ref="a36442682af25d8eb5da3e70eda92907f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a36442682af25d8eb5da3e70eda92907f">XTrafGen_CRamCmd::User</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_user line </p>

</div>
</div>
<a class="anchor" id="a197e871656f2931f5c4c0e6c366ed7cb"></a><!-- doxytag: member="XTrafGen_CRamCmd::ValidCmd" ref="a197e871656f2931f5c4c0e6c366ed7cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___c_ram_cmd.html#a197e871656f2931f5c4c0e6c366ed7cb">XTrafGen_CRamCmd::ValidCmd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid Command </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xtrafgen_8h.html">xtrafgen.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

