\begin{frame}[t]{}
	\Huge A Plan is Born
	\normalsize
	\begin{enumerate}
		\item Build a $Y$-gate standard cell library
			\begin{itemize}
				\item E.g. gates for $Y_1$, $Y_2$, $Y_3$
			\end{itemize}
		\item Use EPFL Majesty logic package to optimize
			\begin{itemize}
				\item Aggressive logic rewriting using SAT
			\end{itemize}
		\item Map optimized circuit using $Y$-gate library
	\end{enumerate}
	\begin{itemize}
		\item This all seems simple and efficient to him
		\item He feels pretty smart about this
		\item That will soon change...
	\end{itemize}
%	\begin{figure}[b]
%		\includegraphics[height=150pt]{thinking.jpg}
%	\end{figure}
\end{frame}

