// Seed: 3582619192
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output wor id_3
);
  logic id_5;
  wire  id_6;
  wire  id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri id_9
);
  assign id_8 = 1 ? 1 : id_5;
  nand primCall (id_9, id_1, id_7, id_5, id_6, id_0, id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9
  );
endmodule
