
*** Running vivado
    with args -log board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source board.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/utils_1/imports/synth_1/Cell.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/utils_1/imports/synth_1/Cell.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.547 ; gain = 441.969
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'n', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:62]
INFO: [Synth 8-11241] undeclared symbol 'e', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:63]
INFO: [Synth 8-11241] undeclared symbol 's', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:64]
INFO: [Synth 8-11241] undeclared symbol 'w', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:65]
INFO: [Synth 8-11241] undeclared symbol 'ne', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:66]
INFO: [Synth 8-11241] undeclared symbol 'nw', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:67]
INFO: [Synth 8-11241] undeclared symbol 'se', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:68]
INFO: [Synth 8-11241] undeclared symbol 'sw', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:69]
INFO: [Synth 8-11241] undeclared symbol 'current_state', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:74]
INFO: [Synth 8-6157] synthesizing module 'board' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board.v:31]
INFO: [Synth 8-6157] synthesizing module 'board_cell' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized0' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized0' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized1' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized1' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized2' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized2' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized3' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized3' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized4' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized4' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized5' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized5' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized6' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized6' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized7' [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 3 - type: integer 
	Parameter BOARD_HEIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized7' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board.v:31]
WARNING: [Synth 8-7137] Register state_reg in module board_cell has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized3 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized5 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized6 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7137] Register state_reg in module board_cell__parameterized7 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.srcs/sources_1/new/board_cell.v:83]
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1327.941 ; gain = 550.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1327.941 ; gain = 550.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1327.941 ; gain = 550.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1327.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/Uni/Modules/CS351_Proj/Resourses/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [M:/Uni/Modules/CS351_Proj/Resourses/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1404.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1404.387 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input    4 Bit       Adders := 9     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    18|
|3     |LUT3 |     9|
|4     |LUT5 |     5|
|5     |LUT6 |     9|
|6     |FDCE |     9|
|7     |FDPE |     9|
|8     |LDC  |     9|
|9     |IBUF |    11|
|10    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1404.387 ; gain = 550.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1404.387 ; gain = 626.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1404.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1404.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 7ea11ed
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1404.387 ; gain = 1039.738
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1404.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/Uni/Modules/CS351_Proj/cs351-code/cellular_automata/cellular_automata.runs/synth_1/board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_utilization_synth.rpt -pb board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 11:17:23 2024...
