#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 23:07:16 2023
# Process ID: 10291
# Current directory: /home/ubuntu/arm-cca/gitlab/fpga/aes_ctr/proj_axi_master/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: /home/ubuntu/arm-cca/gitlab/fpga/aes_ctr/proj_axi_master/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/arm-cca/gitlab/fpga/aes_ctr/proj_axi_master/solution1/sim/verilog/xsim.jou
# Running On: 192.33.93.235, OS: Linux, CPU Frequency: 1237.294 MHz, CPU Physical cores: 32, Host memory: 185557 MB
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
source example.tcl
