/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[141] ? celloutsig_1_2z[6] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_5z ? celloutsig_1_3z : celloutsig_1_5z);
  assign celloutsig_1_11z = !(celloutsig_1_10z[5] ? celloutsig_1_10z[7] : celloutsig_1_5z);
  assign celloutsig_1_1z = ~in_data[180];
  assign celloutsig_1_16z = ~celloutsig_1_9z;
  assign celloutsig_1_0z = in_data[164] | in_data[167];
  assign celloutsig_1_7z = celloutsig_1_2z[5] | celloutsig_1_6z[9];
  assign celloutsig_1_18z = celloutsig_1_10z[7:2] / { 1'h1, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_18z } && { in_data[148:142], celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[31:28] || { in_data[6:4], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z } || { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_2z = in_data[131:123] % { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[16:7] % { 1'h1, in_data[165:157] };
  assign celloutsig_1_15z = { celloutsig_1_2z[2:1], celloutsig_1_0z } * { celloutsig_1_10z[2:1], celloutsig_1_11z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } != in_data[107:96];
  assign celloutsig_0_0z = & in_data[62:59];
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[143:132], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[10]);
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
