{"vcs1":{"timestamp_begin":1731314942.933949068, "rt":2.10, "ut":0.92, "st":0.23}}
{"vcselab":{"timestamp_begin":1731314945.098906061, "rt":1.16, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1731314946.329976116, "rt":0.38, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731314942.237551707}
{"VCS_COMP_START_TIME": 1731314942.237551707}
{"VCS_COMP_END_TIME": 1731315000.875109116}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334052}}
{"stitch_vcselab": {"peak_mem": 231580}}
