/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp1p05v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffgnp1p05v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp1p05v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 65721.600000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.431015, 0.432810, 0.439897, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.431015, 0.432810, 0.439897, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.027710" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.031547" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.431015, 0.432810, 0.439897, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.431015, 0.432810, 0.439897, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.027710" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.031547" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.007278, 0.007278, 0.007278, 0.007278, 0.007278" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007278, 0.007278, 0.007278, 0.007278, 0.007278" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.249598, 0.261598, 0.274288, 0.298798, 0.345288",\
              "0.254098, 0.266098, 0.278788, 0.303298, 0.349788",\
              "0.256618, 0.268618, 0.281308, 0.305818, 0.352308",\
              "0.257158, 0.269158, 0.281848, 0.306358, 0.352848",\
              "0.257708, 0.269708, 0.282398, 0.306908, 0.353398"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.249598, 0.261598, 0.274288, 0.298798, 0.345288",\
              "0.254098, 0.266098, 0.278788, 0.303298, 0.349788",\
              "0.256618, 0.268618, 0.281308, 0.305818, 0.352308",\
              "0.257158, 0.269158, 0.281848, 0.306358, 0.352848",\
              "0.257708, 0.269708, 0.282398, 0.306908, 0.353398"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389",\
              "0.009508, 0.030557, 0.057083, 0.111201, 0.196389"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.306411, 0.319851, 0.332766, 0.357861, 0.409416",\
              "0.311766, 0.325206, 0.338121, 0.363216, 0.414771",\
              "0.314811, 0.328251, 0.341166, 0.366261, 0.417816",\
              "0.315756, 0.329196, 0.342111, 0.367206, 0.418761",\
              "0.315767, 0.329207, 0.342122, 0.367217, 0.418772"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.306411, 0.319851, 0.332766, 0.357861, 0.409416",\
              "0.311766, 0.325206, 0.338121, 0.363216, 0.414771",\
              "0.314811, 0.328251, 0.341166, 0.366261, 0.417816",\
              "0.315756, 0.329196, 0.342111, 0.367206, 0.418761",\
              "0.315767, 0.329207, 0.342122, 0.367217, 0.418772"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945",\
              "0.008497, 0.028481, 0.052082, 0.111364, 0.220945"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031848 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.089565, 0.095025, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.166782, 0.175077, 0.182007, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.478905, 0.480900, 0.488775, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.843544" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.119091" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.125301" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.121295" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.141661" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.121308" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.633481" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.121301" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.071312" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001594 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.038995" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.040504" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.117578, 0.124754, 0.132450, 0.145346, 0.168018",\
              "0.117266, 0.124442, 0.132138, 0.145034, 0.167706",\
              "0.116954, 0.124130, 0.131826, 0.144722, 0.167394",\
              "0.116226, 0.123402, 0.131098, 0.143994, 0.166666",\
              "0.115706, 0.122882, 0.130578, 0.143474, 0.166146"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.117578, 0.124754, 0.132450, 0.145346, 0.168018",\
              "0.117266, 0.124442, 0.132138, 0.145034, 0.167706",\
              "0.116954, 0.124130, 0.131826, 0.144722, 0.167394",\
              "0.116226, 0.123402, 0.131098, 0.143994, 0.166666",\
              "0.115706, 0.122882, 0.130578, 0.143474, 0.166146"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077900, 0.073900, 0.070800, 0.067400, 0.064800",\
              "0.085300, 0.081300, 0.078200, 0.074800, 0.072200",\
              "0.090600, 0.086600, 0.083500, 0.080100, 0.077500",\
              "0.097300, 0.093300, 0.090200, 0.086800, 0.084200",\
              "0.104500, 0.100500, 0.097400, 0.094000, 0.091400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077900, 0.073900, 0.070800, 0.067400, 0.064800",\
              "0.085300, 0.081300, 0.078200, 0.074800, 0.072200",\
              "0.090600, 0.086600, 0.083500, 0.080100, 0.077500",\
              "0.097300, 0.093300, 0.090200, 0.086800, 0.084200",\
              "0.104500, 0.100500, 0.097400, 0.094000, 0.091400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001365 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.027710" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031547" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096882, 0.103018, 0.109154, 0.117370, 0.127874",\
              "0.096570, 0.102706, 0.108842, 0.117058, 0.127562",\
              "0.096050, 0.102186, 0.108322, 0.116538, 0.127042",\
              "0.094906, 0.101042, 0.107178, 0.115394, 0.125898",\
              "0.095634, 0.101770, 0.107906, 0.116122, 0.126626"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096882, 0.103018, 0.109154, 0.117370, 0.127874",\
              "0.096570, 0.102706, 0.108842, 0.117058, 0.127562",\
              "0.096050, 0.102186, 0.108322, 0.116538, 0.127042",\
              "0.094906, 0.101042, 0.107178, 0.115394, 0.125898",\
              "0.095634, 0.101770, 0.107906, 0.116122, 0.126626"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081760, 0.077260, 0.073460, 0.068760, 0.063660",\
              "0.089160, 0.084660, 0.080860, 0.076160, 0.071060",\
              "0.093360, 0.088860, 0.085060, 0.080360, 0.075260",\
              "0.094660, 0.090160, 0.086360, 0.081660, 0.076560",\
              "0.086860, 0.082360, 0.078560, 0.073860, 0.068760"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081760, 0.077260, 0.073460, 0.068760, 0.063660",\
              "0.089160, 0.084660, 0.080860, 0.076160, 0.071060",\
              "0.093360, 0.088860, 0.085060, 0.080360, 0.075260",\
              "0.094660, 0.090160, 0.086360, 0.081660, 0.076560",\
              "0.086860, 0.082360, 0.078560, 0.073860, 0.068760"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001376 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011793" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011694" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083133, 0.089373, 0.096341, 0.108197, 0.126605",\
              "0.082821, 0.089061, 0.096029, 0.107885, 0.126293",\
              "0.082301, 0.088541, 0.095509, 0.107365, 0.125773",\
              "0.081261, 0.087501, 0.094469, 0.106325, 0.124733",\
              "0.082093, 0.088333, 0.095301, 0.107157, 0.125565"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083133, 0.089373, 0.096341, 0.108197, 0.126605",\
              "0.082821, 0.089061, 0.096029, 0.107885, 0.126293",\
              "0.082301, 0.088541, 0.095509, 0.107365, 0.125773",\
              "0.081261, 0.087501, 0.094469, 0.106325, 0.124733",\
              "0.082093, 0.088333, 0.095301, 0.107157, 0.125565"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093720, 0.090020, 0.087220, 0.084220, 0.082720",\
              "0.101220, 0.097520, 0.094720, 0.091720, 0.090220",\
              "0.105420, 0.101720, 0.098920, 0.095920, 0.094420",\
              "0.106920, 0.103220, 0.100420, 0.097420, 0.095920",\
              "0.099420, 0.095720, 0.092920, 0.089920, 0.088420"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093720, 0.090020, 0.087220, 0.084220, 0.082720",\
              "0.101220, 0.097520, 0.094720, 0.091720, 0.090220",\
              "0.105420, 0.101720, 0.098920, 0.095920, 0.094420",\
              "0.106920, 0.103220, 0.100420, 0.097420, 0.095920",\
              "0.099420, 0.095720, 0.092920, 0.089920, 0.088420"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000764 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005233" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005942" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052869, 0.058901, 0.064933, 0.073253, 0.084589",\
              "0.051309, 0.057341, 0.063373, 0.071693, 0.083029",\
              "0.055157, 0.061189, 0.067221, 0.075541, 0.086877",\
              "0.068989, 0.075021, 0.081053, 0.089373, 0.100709",\
              "0.106949, 0.112981, 0.119013, 0.127333, 0.138669"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052869, 0.058901, 0.064933, 0.073253, 0.084589",\
              "0.051309, 0.057341, 0.063373, 0.071693, 0.083029",\
              "0.055157, 0.061189, 0.067221, 0.075541, 0.086877",\
              "0.068989, 0.075021, 0.081053, 0.089373, 0.100709",\
              "0.106949, 0.112981, 0.119013, 0.127333, 0.138669"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.088200, 0.092700, 0.100500, 0.118200, 0.158400",\
              "0.100900, 0.105400, 0.113200, 0.130900, 0.171100",\
              "0.111800, 0.116300, 0.124100, 0.141800, 0.182000",\
              "0.125900, 0.130400, 0.138200, 0.155900, 0.196100",\
              "0.141900, 0.146400, 0.154200, 0.171900, 0.212100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088200, 0.092700, 0.100500, 0.118200, 0.158400",\
              "0.100900, 0.105400, 0.113200, 0.130900, 0.171100",\
              "0.111800, 0.116300, 0.124100, 0.141800, 0.182000",\
              "0.125900, 0.130400, 0.138200, 0.155900, 0.196100",\
              "0.141900, 0.146400, 0.154200, 0.171900, 0.212100"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000766 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005572" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006782" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052869, 0.058901, 0.064933, 0.073253, 0.084589",\
              "0.051309, 0.057341, 0.063373, 0.071693, 0.083029",\
              "0.055157, 0.061189, 0.067221, 0.075541, 0.086877",\
              "0.068989, 0.075021, 0.081053, 0.089373, 0.100709",\
              "0.106949, 0.112981, 0.119013, 0.127333, 0.138669"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052869, 0.058901, 0.064933, 0.073253, 0.084589",\
              "0.051309, 0.057341, 0.063373, 0.071693, 0.083029",\
              "0.055157, 0.061189, 0.067221, 0.075541, 0.086877",\
              "0.068989, 0.075021, 0.081053, 0.089373, 0.100709",\
              "0.106949, 0.112981, 0.119013, 0.127333, 0.138669"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.088100, 0.092600, 0.100400, 0.118100, 0.158300",\
              "0.100800, 0.105300, 0.113100, 0.130800, 0.171000",\
              "0.111700, 0.116200, 0.124000, 0.141700, 0.181900",\
              "0.125800, 0.130300, 0.138100, 0.155800, 0.196000",\
              "0.141800, 0.146300, 0.154100, 0.171800, 0.212000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088100, 0.092600, 0.100400, 0.118100, 0.158300",\
              "0.100800, 0.105300, 0.113100, 0.130800, 0.171000",\
              "0.111700, 0.116200, 0.124000, 0.141700, 0.181900",\
              "0.125800, 0.130300, 0.138100, 0.155800, 0.196000",\
              "0.141800, 0.146300, 0.154100, 0.171800, 0.212000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 432.739650 ;
    }
}
}
