// Seed: 2672801013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_2.id_0 = 0;
  assign id_4 = id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2,
    module_1
);
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_1 : -1  ==  1] id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input tri0 id_0
    , id_2
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
