digraph "CFG for '_Z24bcnn_op_cuda_tanh_kerneliPfS_' function" {
	label="CFG for '_Z24bcnn_op_cuda_tanh_kerneliPfS_' function";

	Node0x5ec5a00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = mul i32 %18, %5\l  %20 = add i32 %19, %4\l  %21 = mul i32 %20, %13\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %23, %0\l  br i1 %24, label %25, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5ec5a00:s0 -> Node0x5ec82e0;
	Node0x5ec5a00:s1 -> Node0x5ec8370;
	Node0x5ec82e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = sext i32 %23 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %29 = fmul contract float %28, 2.000000e+00\l  %30 = fmul float %29, 0x3FF7154760000000\l  %31 = tail call float @llvm.rint.f32(float %30)\l  %32 = fcmp ogt float %29, 0x40562E4300000000\l  %33 = fcmp olt float %29, 0xC059D1DA00000000\l  %34 = fneg float %30\l  %35 = tail call float @llvm.fma.f32(float %29, float 0x3FF7154760000000,\l... float %34)\l  %36 = tail call float @llvm.fma.f32(float %29, float 0x3E54AE0BE0000000,\l... float %35)\l  %37 = fsub float %30, %31\l  %38 = fadd float %36, %37\l  %39 = tail call float @llvm.exp2.f32(float %38)\l  %40 = fptosi float %31 to i32\l  %41 = tail call float @llvm.amdgcn.ldexp.f32(float %39, i32 %40)\l  %42 = select i1 %33, float 0.000000e+00, float %41\l  %43 = select i1 %32, float 0x7FF0000000000000, float %42\l  %44 = fadd contract float %43, -1.000000e+00\l  %45 = fadd contract float %43, 1.000000e+00\l  %46 = fdiv contract float %44, %45\l  %47 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  store float %46, float addrspace(1)* %47, align 4, !tbaa !16\l  br label %48\l}"];
	Node0x5ec82e0 -> Node0x5ec8370;
	Node0x5ec8370 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
