# 1-PORT-ROM
1 PORT ROM design using verilog
Project Overview

This project implements a 1-Port Read-Only Memory (ROM) in Verilog.
The ROM stores predefined values (0â€“15) and supports synchronous read with enable and reset functionality.
It is commonly used in digital systems for storing lookup tables, constants, or instruction sets.

 Features

16 x 8 ROM (16 locations, 8-bit width)

Synchronous read on clock edge

Enable control (read data only when enabled)

Reset support (clears output to 0)

Preloaded ROM contents (0â€“15)

ðŸ“‚ File Structure
â”œâ”€â”€ rom.v      # RTL design of 1-port ROM
â”œâ”€â”€ tb.v       # Testbench for simulation
â”œâ”€â”€ run.do     # ModelSim/Questa simulation script
â””â”€â”€ README.md  # Project documentation

 Design Description

Inputs

clk â†’ Clock input

rst â†’ Reset (active high)

enableâ†’ Enables ROM output

addr â†’ 4-bit address (0â€“15)

Output

outdata â†’ 8-bit ROM data

Operation

On reset â†’ Output = 0

On rising edge of clock, if enable=1 â†’ ROM returns mem[addr]

Simulation
Running with ModelSim/Questa
vlib work
vlog rom.v tb.v
vsim tb
add wave -r /*
run -all

ðŸ“· Waveform

<img width="1218" height="948" alt="Screenshot 2025-08-26 113758" src="https://github.com/user-attachments/assets/527fca55-01d4-4a08-9b8f-d42e39c9512e" />


ðŸ“– Future Improvements

Parameterized ROM depth and width

File-based initialization ($readmemh)

Dual-port ROM design
