Analysis & Synthesis report for CPU16bit
Fri May 31 16:47:17 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU16bit|tb:b2v_inst4|led_module:led_ct|led_reg
 11. State Machine - |CPU16bit|Contrlblock:b2v_inst|current_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Contrlblock:b2v_inst
 20. Source assignments for memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1
 21. Parameter Settings for User Entity Instance: memory_ram:b2v_inst18|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: tb:b2v_inst4
 23. Parameter Settings for User Entity Instance: tb:b2v_inst4|led_module:led_ct
 24. Parameter Settings for User Entity Instance: ALU:b2v_inst7
 25. Parameter Settings for User Entity Instance: shiftReg:b2v_inst8
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "tb:b2v_inst4|led_module:led_ct"
 29. Port Connectivity Checks: "addrReg:b2v_addrReg"
 30. SignalTap II Logic Analyzer Settings
 31. In-System Memory Content Editor Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 31 16:47:17 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU16bit                                    ;
; Top-level Entity Name              ; CPU16bit                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,648                                       ;
;     Total combinational functions  ; 1,955                                       ;
;     Dedicated logic registers      ; 2,303                                       ;
; Total registers                    ; 2303                                        ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 235,520                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; CPU16bit           ; CPU16bit           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; CPU16bit.v                                         ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v                                         ;         ;
; mux_div_reg.v                                      ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_div_reg.v                                      ;         ;
; mux_ans.v                                          ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v                                          ;         ;
; tb.v                                               ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v                                               ;         ;
; led.v                                              ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/led.v                                              ;         ;
; instrReg.v                                         ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/instrReg.v                                         ;         ;
; workReg.v                                          ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/workReg.v                                          ;         ;
; ALU.v                                              ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/ALU.v                                              ;         ;
; shiftReg.v                                         ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/shiftReg.v                                         ;         ;
; REG_AR7.v                                          ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/REG_AR7.v                                          ;         ;
; programReg.v                                       ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/programReg.v                                       ;         ;
; addrReg.v                                          ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/addrReg.v                                          ;         ;
; memory_ram.v                                       ; yes             ; User Wizard-Generated File             ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v                                       ;         ;
; buffer.v                                           ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/buffer.v                                           ;         ;
; DATA7X16.mif                                       ; yes             ; User Memory Initialization File        ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/DATA7X16.mif                                       ;         ;
; Contrlblock.v                                      ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v                                      ;         ;
; clkstep.v                                          ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v                                          ;         ;
; clkdiv.v                                           ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkdiv.v                                           ;         ;
; connection.v                                       ; yes             ; User Verilog HDL File                  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/connection.v                                       ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal131.inc                                     ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/aglobal131.inc                       ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_62j1.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf                             ;         ;
; db/altsyncram_va92.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_va92.tdf                             ;         ;
; sld_mod_ram_rom.vhd                                ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                  ;         ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;         ;
; sld_signaltap.vhd                                  ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap.vhd                    ;         ;
; sld_signaltap_impl.vhd                             ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap_impl.vhd               ;         ;
; sld_ela_control.vhd                                ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_ela_control.vhd                  ;         ;
; lpm_shiftreg.tdf                                   ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_shiftreg.tdf                     ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/dffeea.inc                           ;         ;
; sld_ela_trigger.tdf                                ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_ela_trigger.tdf                  ;         ;
; db/sld_ela_trigger_lmo.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_ela_trigger_lmo.tdf                         ;         ;
; db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v ; yes             ; Encrypted Auto-Generated Megafunction  ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v ;         ;
; lpm_compare.tdf                                    ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_compare.tdf                      ;         ;
; comptree.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/comptree.inc                         ;         ;
; altshift.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; db/cmpr_cmk.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_cmk.tdf                                    ;         ;
; db/cmpr_pkk.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_pkk.tdf                                    ;         ;
; db/cmpr_qkk.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_qkk.tdf                                    ;         ;
; sld_mbpmg.vhd                                      ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_mbpmg.vhd                        ;         ;
; sld_ela_trigger_flow_mgr.vhd                       ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd         ;         ;
; sld_buffer_manager.vhd                             ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_buffer_manager.vhd               ;         ;
; db/altsyncram_2424.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_2424.tdf                             ;         ;
; altdpram.tdf                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altdpram.tdf                         ;         ;
; memmodes.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/others/maxplus2/memmodes.inc                       ;         ;
; a_hdffe.inc                                        ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/a_hdffe.inc                          ;         ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/alt_le_rden_reg.inc                  ;         ;
; altsyncram.inc                                     ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.inc                       ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_mux.tdf                          ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/muxlut.inc                           ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; db/mux_rsc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/mux_rsc.tdf                                     ;         ;
; lpm_decode.tdf                                     ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_decode.tdf                       ;         ;
; declut.inc                                         ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/declut.inc                           ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; db/decode_dvf.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/decode_dvf.tdf                                  ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_counter.tdf                      ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/cmpconst.inc                         ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                           ; d:/quatusii/install/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;         ;
; db/cntr_1ii.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_1ii.tdf                                    ;         ;
; db/cmpr_tgc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_tgc.tdf                                    ;         ;
; db/cntr_g9j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_g9j.tdf                                    ;         ;
; db/cntr_ggi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_ggi.tdf                                    ;         ;
; db/cmpr_rgc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_rgc.tdf                                    ;         ;
; db/cntr_23j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_23j.tdf                                    ;         ;
; db/cmpr_ngc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_ngc.tdf                                    ;         ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd                          ;         ;
; sld_jtag_hub.vhd                                   ; yes             ; Encrypted Megafunction                 ; d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,648                    ;
;                                             ;                          ;
; Total combinational functions               ; 1955                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1097                     ;
;     -- 3 input functions                    ; 603                      ;
;     -- <=2 input functions                  ; 255                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1817                     ;
;     -- arithmetic mode                      ; 138                      ;
;                                             ;                          ;
; Total registers                             ; 2303                     ;
;     -- Dedicated logic registers            ; 2303                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 68                       ;
; Total memory bits                           ; 235520                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1218                     ;
; Total fan-out                               ; 17249                    ;
; Average fan-out                             ; 3.81                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU16bit                                                                                      ; 1955 (145)        ; 2303 (0)     ; 235520      ; 0            ; 0       ; 0         ; 68   ; 0            ; |CPU16bit                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |ALU:b2v_inst7|                                                                             ; 132 (132)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|ALU:b2v_inst7                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |Contrlblock:b2v_inst|                                                                      ; 96 (96)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|Contrlblock:b2v_inst                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |REG_AR7:b2v_inst11|                                                                        ; 63 (63)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|REG_AR7:b2v_inst11                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |addrReg:b2v_addrReg|                                                                       ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|addrReg:b2v_addrReg                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |buffer:b2v_buffer|                                                                         ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|buffer:b2v_buffer                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |clkdiv:b2v_inst1|                                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|clkdiv:b2v_inst1                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |clkstep:b2v_inst3|                                                                         ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|clkstep:b2v_inst3                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |instrReg:b2v_inst2|                                                                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|instrReg:b2v_inst2                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |memory_ram:b2v_inst18|                                                                     ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altsyncram:altsyncram_component|                                                        ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_62j1:auto_generated|                                                      ; 75 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_va92:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1                                                                                                                                                                                                                                                                       ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                        ; 75 (51)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                         ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                      ; work         ;
;    |mux_ans:b2v_inst17|                                                                        ; 270 (270)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|mux_ans:b2v_inst17                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |mux_div_reg:b2v_inst9|                                                                     ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|mux_div_reg:b2v_inst9                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |programReg:b2v_programReg|                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|programReg:b2v_programReg                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |shiftReg:b2v_inst8|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|shiftReg:b2v_inst8                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                          ; 179 (1)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 178 (140)         ; 122 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 891 (1)           ; 1838 (228)   ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 890 (0)           ; 1610 (0)     ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 890 (87)          ; 1610 (538)   ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                               ; work         ;
;                |lpm_mux:mux|                                                                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; work         ;
;                   |mux_rsc:auto_generated|                                                     ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_2424:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                          ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                      ; 441 (1)           ; 705 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 439 (0)           ; 689 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; work         ;
;                   |sld_ela_trigger_lmo:auto_generated|                                         ; 439 (0)           ; 689 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated                                                                                                                                  ; work         ;
;                      |sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|                 ; 439 (438)         ; 689 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1                                                                          ; work         ;
;                         |lpm_compare:constant_compare_301|                                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_compare:constant_compare_301                                         ; work         ;
;                            |cmpr_cmk:auto_generated|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_compare:constant_compare_301|cmpr_cmk:auto_generated                 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_312|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_315|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_315                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_318|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_318                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_321|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_321                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_324|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_324                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_327|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_330|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_339|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_342|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                     ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_10                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_13                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_19                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_1                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_22                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_247                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_295                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_298                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_304                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_307                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_310|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_310                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_313|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_313                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_313|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_316|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_316                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_316|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_319|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_319                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_319|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_322|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_322                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_322|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_325|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_325                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_325|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_328|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_328                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_328|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_331|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_331                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_331|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_334|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_334                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_334|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_337|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_337                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_340|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_340                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_343|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_343                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_346|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_346                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_349|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_349                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_355|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_355                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_358|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_358                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_361|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_361                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_364|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_364                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_367|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_367                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_4                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_7                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 200 (10)          ; 184 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; work         ;
;                   |cntr_1ii:auto_generated|                                                    ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                              ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; work         ;
;                   |cntr_g9j:auto_generated|                                                    ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_ggi:auto_generated|                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 114 (114)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; work         ;
;    |tb:b2v_inst4|                                                                              ; 82 (82)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|tb:b2v_inst4                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |workReg:b2v_inst6|                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU16bit|workReg:b2v_inst6                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM                                                                           ; AUTO ; True Dual Port   ; 128          ; 16           ; 128          ; 16           ; 2048   ; DATA7X16.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 114          ; 2048         ; 114          ; 233472 ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1 ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU16bit|memory_ram:b2v_inst18                                                                                                                                                                                                                                                                                         ; D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |CPU16bit|tb:b2v_inst4|led_module:led_ct|led_reg                                       ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; led_reg.1111 ; led_reg.1100 ; led_reg.1001 ; led_reg.0110 ; led_reg.0011 ; led_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; led_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; led_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; led_reg.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; led_reg.1001 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; led_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; led_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU16bit|Contrlblock:b2v_inst|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                  ; current_state.mux9 ; current_state.mux8 ; current_state.mux7 ; current_state.mux6 ; current_state.mux5 ; current_state.mux4t2 ; current_state.mux4t1 ; current_state.mux4 ; current_state.mux3 ; current_state.mux2 ; current_state.mux1 ; current_state.ljump6 ; current_state.ljump5 ; current_state.ljump4 ; current_state.ljump3 ; current_state.ljump2 ; current_state.ljump1 ; current_state.ld3 ; current_state.ld2 ; current_state.ld1 ; current_state.adds3 ; current_state.adds2 ; current_state.adds1 ; current_state.incPC3 ; current_state.incPC2 ; current_state.incPC1 ; current_state.execute ; current_state.reset3 ; current_state.reset2 ; current_state.reset1 ;
+-----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+
; current_state.reset1  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 0                    ;
; current_state.reset2  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 1                    ; 1                    ;
; current_state.reset3  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 1                    ; 0                    ; 1                    ;
; current_state.execute ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC1  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC2  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.incPC3  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds1   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds2   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.adds3   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld1     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 1                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld2     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 1                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ld3     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump1  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump2  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump3  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump4  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump5  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.ljump6  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux1    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux2    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux3    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux4    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux4t1  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux4t2  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux5    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux6    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux7    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux8    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
; current_state.mux9    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                 ; 0                 ; 0                 ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                    ; 1                    ;
+-----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------+-------------------+-------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+-----------------------+----------------------+----------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                     ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Contrlblock:b2v_inst|muxsel_inter[3] ; yes                                                              ; yes                                        ;
; Contrlblock:b2v_inst|muxsel_inter[0] ; yes                                                              ; yes                                        ;
; Contrlblock:b2v_inst|muxsel_inter[1] ; yes                                                              ; yes                                        ;
; Contrlblock:b2v_inst|muxsel_inter[2] ; yes                                                              ; yes                                        ;
+--------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; mux_ans:b2v_inst17|c[0]                             ; mux_ans:b2v_inst17|c[0]       ; yes                    ;
; mux_ans:b2v_inst17|c[8]                             ; mux_ans:b2v_inst17|c[8]       ; yes                    ;
; mux_ans:b2v_inst17|c[4]                             ; mux_ans:b2v_inst17|c[4]       ; yes                    ;
; mux_ans:b2v_inst17|c[12]                            ; mux_ans:b2v_inst17|c[12]      ; yes                    ;
; mux_ans:b2v_inst17|c[2]                             ; mux_ans:b2v_inst17|c[2]       ; yes                    ;
; mux_ans:b2v_inst17|c[10]                            ; mux_ans:b2v_inst17|c[10]      ; yes                    ;
; mux_ans:b2v_inst17|c[6]                             ; mux_ans:b2v_inst17|c[6]       ; yes                    ;
; mux_ans:b2v_inst17|c[14]                            ; mux_ans:b2v_inst17|c[14]      ; yes                    ;
; mux_ans:b2v_inst17|c[1]                             ; mux_ans:b2v_inst17|c[1]       ; yes                    ;
; mux_ans:b2v_inst17|c[9]                             ; mux_ans:b2v_inst17|c[9]       ; yes                    ;
; mux_ans:b2v_inst17|c[5]                             ; mux_ans:b2v_inst17|c[5]       ; yes                    ;
; mux_ans:b2v_inst17|c[13]                            ; mux_ans:b2v_inst17|c[13]      ; yes                    ;
; mux_ans:b2v_inst17|c[3]                             ; mux_ans:b2v_inst17|c[3]       ; yes                    ;
; mux_ans:b2v_inst17|c[11]                            ; mux_ans:b2v_inst17|c[11]      ; yes                    ;
; mux_ans:b2v_inst17|c[7]                             ; mux_ans:b2v_inst17|c[7]       ; yes                    ;
; mux_ans:b2v_inst17|c[15]                            ; mux_ans:b2v_inst17|c[15]      ; yes                    ;
; mux_ans:b2v_inst17|c[16]                            ; mux_ans:b2v_inst17|c[16]      ; yes                    ;
; mux_ans:b2v_inst17|c[17]                            ; mux_ans:b2v_inst17|c[17]      ; yes                    ;
; mux_ans:b2v_inst17|c[18]                            ; mux_ans:b2v_inst17|c[18]      ; yes                    ;
; mux_ans:b2v_inst17|c[19]                            ; mux_ans:b2v_inst17|c[19]      ; yes                    ;
; mux_ans:b2v_inst17|c[20]                            ; mux_ans:b2v_inst17|c[20]      ; yes                    ;
; mux_ans:b2v_inst17|c[21]                            ; mux_ans:b2v_inst17|c[21]      ; yes                    ;
; mux_ans:b2v_inst17|c[22]                            ; mux_ans:b2v_inst17|c[22]      ; yes                    ;
; mux_ans:b2v_inst17|c[23]                            ; mux_ans:b2v_inst17|c[23]      ; yes                    ;
; mux_ans:b2v_inst17|c[24]                            ; mux_ans:b2v_inst17|c[24]      ; yes                    ;
; mux_ans:b2v_inst17|c[25]                            ; mux_ans:b2v_inst17|c[25]      ; yes                    ;
; mux_ans:b2v_inst17|c[26]                            ; mux_ans:b2v_inst17|c[26]      ; yes                    ;
; mux_ans:b2v_inst17|c[27]                            ; mux_ans:b2v_inst17|c[27]      ; yes                    ;
; mux_ans:b2v_inst17|c[28]                            ; mux_ans:b2v_inst17|c[28]      ; yes                    ;
; mux_ans:b2v_inst17|c[29]                            ; mux_ans:b2v_inst17|c[29]      ; yes                    ;
; Contrlblock:b2v_inst|mdsel                          ; Contrlblock:b2v_inst|WideOr26 ; yes                    ;
; Contrlblock:b2v_inst|regSel[2]                      ; Contrlblock:b2v_inst|WideOr21 ; yes                    ;
; Contrlblock:b2v_inst|regSel[1]                      ; Contrlblock:b2v_inst|WideOr21 ; yes                    ;
; Contrlblock:b2v_inst|regSel[0]                      ; Contrlblock:b2v_inst|WideOr21 ; yes                    ;
; Contrlblock:b2v_inst|aluSel[3]                      ; Contrlblock:b2v_inst|WideOr6  ; yes                    ;
; Contrlblock:b2v_inst|aluSel[1]                      ; Contrlblock:b2v_inst|WideOr6  ; yes                    ;
; Contrlblock:b2v_inst|aluSel[0]                      ; Contrlblock:b2v_inst|WideOr6  ; yes                    ;
; Contrlblock:b2v_inst|aluSel[2]                      ; Contrlblock:b2v_inst|WideOr6  ; yes                    ;
; Contrlblock:b2v_inst|shiftSel[1]                    ; Contrlblock:b2v_inst|WideOr6  ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tb:b2v_inst4|led_module:led_ct|led_reg.0110                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg.1111                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg~6                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg~7                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg~8                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg~9                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; Contrlblock:b2v_inst|current_state~4                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Contrlblock:b2v_inst|current_state~5                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Contrlblock:b2v_inst|current_state~6                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Contrlblock:b2v_inst|current_state~7                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Contrlblock:b2v_inst|current_state~8                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|clk_hz                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|cnt1[0..31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg.0000                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg.0011                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg.1001                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; tb:b2v_inst4|led_module:led_ct|led_reg.1100                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 48                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tb:b2v_inst4|led_module:led_ct|cnt1[9]                                                                                                                       ; Lost Fanouts              ; tb:b2v_inst4|led_module:led_ct|cnt1[10], tb:b2v_inst4|led_module:led_ct|cnt1[11],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[12], tb:b2v_inst4|led_module:led_ct|cnt1[13],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[14], tb:b2v_inst4|led_module:led_ct|cnt1[15],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[16], tb:b2v_inst4|led_module:led_ct|cnt1[17],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[18], tb:b2v_inst4|led_module:led_ct|cnt1[19],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[20], tb:b2v_inst4|led_module:led_ct|cnt1[21],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[22], tb:b2v_inst4|led_module:led_ct|cnt1[23],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[24], tb:b2v_inst4|led_module:led_ct|cnt1[25],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[26], tb:b2v_inst4|led_module:led_ct|cnt1[27],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[28], tb:b2v_inst4|led_module:led_ct|cnt1[29],                                                                             ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[30]                                                                                                                       ;
; tb:b2v_inst4|led_module:led_ct|led_reg.0110                                                                                                                  ; Lost Fanouts              ; tb:b2v_inst4|led_module:led_ct|clk_hz, tb:b2v_inst4|led_module:led_ct|cnt1[0],                                                                                ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[1], tb:b2v_inst4|led_module:led_ct|cnt1[2],                                                                               ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[3], tb:b2v_inst4|led_module:led_ct|cnt1[4],                                                                               ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[5], tb:b2v_inst4|led_module:led_ct|cnt1[6],                                                                               ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|cnt1[7], tb:b2v_inst4|led_module:led_ct|cnt1[8],                                                                               ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|led_reg.0011                                                                                                                   ;
; tb:b2v_inst4|led_module:led_ct|led_reg~6                                                                                                                     ; Lost Fanouts              ; tb:b2v_inst4|led_module:led_ct|led_reg.1001,                                                                                                                  ;
;                                                                                                                                                              ;                           ; tb:b2v_inst4|led_module:led_ct|led_reg.1100                                                                                                                   ;
; tb:b2v_inst4|led_module:led_ct|led_reg~8                                                                                                                     ; Lost Fanouts              ; tb:b2v_inst4|led_module:led_ct|led_reg.0000                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2303  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 96    ;
; Number of registers using Asynchronous Clear ; 1040  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1159  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU16bit|tb:b2v_inst4|ds_en[2]                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU16bit|tb:b2v_inst4|ds_reg[0]                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU16bit|mux_ans:b2v_inst17|Mux0                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU16bit|mux_ans:b2v_inst17|Mux0                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU16bit|tb:b2v_inst4|led_module:led_ct|led_reg                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU16bit|REG_AR7:b2v_inst11|Mux9                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU16bit|ALU:b2v_inst7|Add0                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU16bit|Contrlblock:b2v_inst|Selector2                                                                                                                                                    ;
; 12:1               ; 15 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |CPU16bit|ALU:b2v_inst7|Mux9                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |CPU16bit|ALU:b2v_inst7|Add0                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Contrlblock:b2v_inst                   ;
+------------------------------+-------+------+-----------------+
; Assignment                   ; Value ; From ; To              ;
+------------------------------+-------+------+-----------------+
; PRESERVE_REGISTER            ; on    ; -    ; muxsel_inter[3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; muxsel_inter[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; muxsel_inter[0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; muxsel_inter[0] ;
; PRESERVE_REGISTER            ; on    ; -    ; muxsel_inter[1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; muxsel_inter[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; muxsel_inter[2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; muxsel_inter[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; muxinc_Flag     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; muxinc_Flag     ;
+------------------------------+-------+------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_ram:b2v_inst18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; DATA7X16.mif         ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_62j1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: tb:b2v_inst4 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; NUM_0          ; 0111111 ; Unsigned Binary                ;
; NUM_1          ; 0000110 ; Unsigned Binary                ;
; NUM_2          ; 1011011 ; Unsigned Binary                ;
; NUM_3          ; 1001111 ; Unsigned Binary                ;
; NUM_4          ; 1100110 ; Unsigned Binary                ;
; NUM_5          ; 1101101 ; Unsigned Binary                ;
; NUM_6          ; 1111101 ; Unsigned Binary                ;
; NUM_7          ; 0000111 ; Unsigned Binary                ;
; NUM_8          ; 1111111 ; Unsigned Binary                ;
; NUM_9          ; 1101111 ; Unsigned Binary                ;
; NUM_A          ; 1110111 ; Unsigned Binary                ;
; NUM_B          ; 1111100 ; Unsigned Binary                ;
; NUM_C          ; 1011000 ; Unsigned Binary                ;
; NUM_D          ; 1011110 ; Unsigned Binary                ;
; NUM_E          ; 1111001 ; Unsigned Binary                ;
; NUM_F          ; 1110001 ; Unsigned Binary                ;
; NUM_BLK        ; 0000000 ; Unsigned Binary                ;
; EN_1           ; 1110    ; Unsigned Binary                ;
; EN_2           ; 1101    ; Unsigned Binary                ;
; EN_3           ; 1011    ; Unsigned Binary                ;
; EN_4           ; 0111    ; Unsigned Binary                ;
; EN_A           ; 0000    ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tb:b2v_inst4|led_module:led_ct ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; SEC_TIME       ; 00000010110111000110110000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:b2v_inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; alupass        ; 0     ; Signed Integer                    ;
; andOp          ; 1     ; Signed Integer                    ;
; orOp           ; 2     ; Signed Integer                    ;
; notOp          ; 3     ; Signed Integer                    ;
; xorOp          ; 4     ; Signed Integer                    ;
; plus           ; 5     ; Signed Integer                    ;
; sub            ; 6     ; Signed Integer                    ;
; inc            ; 7     ; Signed Integer                    ;
; dec            ; 8     ; Signed Integer                    ;
; zero           ; 9     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftReg:b2v_inst8 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; sftpass        ; 0     ; Signed Integer                         ;
; sftl           ; 1     ; Signed Integer                         ;
; sftr           ; 2     ; Signed Integer                         ;
; rotl           ; 3     ; Signed Integer                         ;
; rotr           ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 114                                            ; Untyped        ;
; sld_trigger_bits                                ; 114                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 61972                                          ; Untyped        ;
; sld_node_crc_loword                             ; 53891                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                              ; Signed Integer ;
; sld_sample_depth                                ; 2048                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_CPU16bit_auto_signaltap_0_1_5662, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 25                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; memory_ram:b2v_inst18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 128                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tb:b2v_inst4|led_module:led_ct"                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                        ;
; led  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addrReg:b2v_addrReg"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 114                 ; 114              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; RAM1        ; 16    ; 128   ; Read/Write ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                      ; Details                                                                                  ;
+--------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+------------------------------------------------------------------------------------------+
; Contrlblock:b2v_inst|muxinc_Flag     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxinc_Flag       ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxinc_Flag     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxinc_Flag       ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[0]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[0]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[1]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[1]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[2]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[2]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[3]   ; N/A                                                                                      ;
; Contrlblock:b2v_inst|muxsel_inter[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel_inter[3]   ; N/A                                                                                      ;
; KEY4                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY4                                   ; N/A                                                                                      ;
; KEY4                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY4                                   ; N/A                                                                                      ;
; com_out[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][0]       ; N/A                                                                                      ;
; com_out[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][0]       ; N/A                                                                                      ;
; com_out[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][10]      ; N/A                                                                                      ;
; com_out[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][10]      ; N/A                                                                                      ;
; com_out[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][11]      ; N/A                                                                                      ;
; com_out[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][11]      ; N/A                                                                                      ;
; com_out[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][12]      ; N/A                                                                                      ;
; com_out[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][12]      ; N/A                                                                                      ;
; com_out[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][13]      ; N/A                                                                                      ;
; com_out[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][13]      ; N/A                                                                                      ;
; com_out[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][14]      ; N/A                                                                                      ;
; com_out[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][14]      ; N/A                                                                                      ;
; com_out[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][15]      ; N/A                                                                                      ;
; com_out[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][15]      ; N/A                                                                                      ;
; com_out[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][1]       ; N/A                                                                                      ;
; com_out[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][1]       ; N/A                                                                                      ;
; com_out[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][2]       ; N/A                                                                                      ;
; com_out[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][2]       ; N/A                                                                                      ;
; com_out[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][3]       ; N/A                                                                                      ;
; com_out[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][3]       ; N/A                                                                                      ;
; com_out[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][4]       ; N/A                                                                                      ;
; com_out[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][4]       ; N/A                                                                                      ;
; com_out[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][5]       ; N/A                                                                                      ;
; com_out[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][5]       ; N/A                                                                                      ;
; com_out[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][6]       ; N/A                                                                                      ;
; com_out[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][6]       ; N/A                                                                                      ;
; com_out[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][7]       ; N/A                                                                                      ;
; com_out[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][7]       ; N/A                                                                                      ;
; com_out[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][8]       ; N/A                                                                                      ;
; com_out[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][8]       ; N/A                                                                                      ;
; com_out[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][9]       ; N/A                                                                                      ;
; com_out[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; REG_AR7:b2v_inst11|ramdata[0][9]       ; N/A                                                                                      ;
; databus[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[0]~148      ; N/A                                                                                      ;
; databus[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[0]~148      ; N/A                                                                                      ;
; databus[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[10]~158     ; N/A                                                                                      ;
; databus[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[10]~158     ; N/A                                                                                      ;
; databus[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[11]~159     ; N/A                                                                                      ;
; databus[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[11]~159     ; N/A                                                                                      ;
; databus[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[12]~160     ; N/A                                                                                      ;
; databus[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[12]~160     ; N/A                                                                                      ;
; databus[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[13]~161     ; N/A                                                                                      ;
; databus[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[13]~161     ; N/A                                                                                      ;
; databus[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[14]~162     ; N/A                                                                                      ;
; databus[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[14]~162     ; N/A                                                                                      ;
; databus[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[15]~163     ; N/A                                                                                      ;
; databus[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[15]~163     ; N/A                                                                                      ;
; databus[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[1]~149      ; N/A                                                                                      ;
; databus[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[1]~149      ; N/A                                                                                      ;
; databus[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[2]~150      ; N/A                                                                                      ;
; databus[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[2]~150      ; N/A                                                                                      ;
; databus[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[3]~151      ; N/A                                                                                      ;
; databus[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[3]~151      ; N/A                                                                                      ;
; databus[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[4]~152      ; N/A                                                                                      ;
; databus[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[4]~152      ; N/A                                                                                      ;
; databus[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[5]~153      ; N/A                                                                                      ;
; databus[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[5]~153      ; N/A                                                                                      ;
; databus[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[6]~154      ; N/A                                                                                      ;
; databus[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[6]~154      ; N/A                                                                                      ;
; databus[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[7]~155      ; N/A                                                                                      ;
; databus[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[7]~155      ; N/A                                                                                      ;
; databus[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[8]~156      ; N/A                                                                                      ;
; databus[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[8]~156      ; N/A                                                                                      ;
; databus[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[9]~157      ; N/A                                                                                      ;
; databus[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataBus_ALTERA_SYNTHESIZED[9]~157      ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxWr             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SYNTHESIZED_WIRE_8                     ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxWr             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SYNTHESIZED_WIRE_8                     ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[0]~17      ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[0]~17      ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[1]~12      ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[1]~12      ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[2]~7       ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[2]~7       ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[3]~2       ; N/A                                                                                      ;
; mux_ans:b2v_inst17|muxsel[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|muxsel[3]~2       ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[0]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[0]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[10]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[10]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[11]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[11]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[12]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[12]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[13]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[13]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[14]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[14]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[15]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[15]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[1]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[1]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[2]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[2]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[3]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[3]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[4]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[4]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[5]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[5]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[6]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[6]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[7]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[7]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[8]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[8]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[9]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_0[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_0[9]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[0]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[0]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[10]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[10]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[11]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[11]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[12]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[12]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[13]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[13]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[14]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[14]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[15]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[15]        ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[1]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[1]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[2]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[2]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[3]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[3]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[4]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[4]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[5]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[5]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[6]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[6]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[7]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[7]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[8]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[8]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[9]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|reg_1[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_div_reg:b2v_inst9|reg_1[9]         ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|sel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|mdsel             ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|sel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|mdsel             ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|wr             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SYNTHESIZED_WIRE_14                    ; N/A                                                                                      ;
; mux_div_reg:b2v_inst9|wr             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SYNTHESIZED_WIRE_14                    ; N/A                                                                                      ;
; muxans[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux0~13             ; N/A                                                                                      ;
; muxans[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux0~13             ; N/A                                                                                      ;
; muxans[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux10~4             ; N/A                                                                                      ;
; muxans[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux10~4             ; N/A                                                                                      ;
; muxans[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux11~4             ; N/A                                                                                      ;
; muxans[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux11~4             ; N/A                                                                                      ;
; muxans[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux12~4             ; N/A                                                                                      ;
; muxans[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux12~4             ; N/A                                                                                      ;
; muxans[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux13~6             ; N/A                                                                                      ;
; muxans[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux13~6             ; N/A                                                                                      ;
; muxans[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux14~5             ; N/A                                                                                      ;
; muxans[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux14~5             ; N/A                                                                                      ;
; muxans[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                   ; N/A                                                                                      ;
; muxans[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                   ; N/A                                                                                      ;
; muxans[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux1~5              ; N/A                                                                                      ;
; muxans[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux1~5              ; N/A                                                                                      ;
; muxans[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux2~6              ; N/A                                                                                      ;
; muxans[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux2~6              ; N/A                                                                                      ;
; muxans[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux3~4              ; N/A                                                                                      ;
; muxans[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux3~4              ; N/A                                                                                      ;
; muxans[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux4~4              ; N/A                                                                                      ;
; muxans[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux4~4              ; N/A                                                                                      ;
; muxans[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux5~4              ; N/A                                                                                      ;
; muxans[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux5~4              ; N/A                                                                                      ;
; muxans[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux6~4              ; N/A                                                                                      ;
; muxans[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux6~4              ; N/A                                                                                      ;
; muxans[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux7~4              ; N/A                                                                                      ;
; muxans[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux7~4              ; N/A                                                                                      ;
; muxans[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux8~4              ; N/A                                                                                      ;
; muxans[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux8~4              ; N/A                                                                                      ;
; muxans[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux9~4              ; N/A                                                                                      ;
; muxans[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_ans:b2v_inst17|Mux9~4              ; N/A                                                                                      ;
; state[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr4~_wirecell ; N/A                                                                                      ;
; state[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr4~_wirecell ; N/A                                                                                      ;
; state[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr3           ; N/A                                                                                      ;
; state[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr3           ; N/A                                                                                      ;
; state[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr2~3         ; N/A                                                                                      ;
; state[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr2~3         ; N/A                                                                                      ;
; state[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr1~3         ; N/A                                                                                      ;
; state[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr1~3         ; N/A                                                                                      ;
; state[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr0           ; N/A                                                                                      ;
; state[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Contrlblock:b2v_inst|WideOr0           ; N/A                                                                                      ;
; CLK_SYSTEM                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLK_SYSTEM                             ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[0]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[0]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[0]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[0]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[10]      ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; instrReg:b2v_inst2|instrout[10]      ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; instrReg:b2v_inst2|instrout[11]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[11]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[11]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[11]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[12]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[12]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[12]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[12]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[13]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[13]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[13]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[13]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[14]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[14]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[14]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[14]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[15]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[15]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[15]      ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[15]        ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[1]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[1]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[1]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[1]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[2]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[2]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[2]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[2]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[3]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[3]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[3]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[3]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[4]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[4]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[4]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[4]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[5]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[5]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[5]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[5]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[6]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[6]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[6]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[6]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[7]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[7]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[7]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[7]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[8]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[8]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[8]       ; post-fitting  ; connected ; Top            ; post-synthesis    ; instrReg:b2v_inst2|instrout[8]         ; N/A                                                                                      ;
; instrReg:b2v_inst2|instrout[9]       ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; instrReg:b2v_inst2|instrout[9]       ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+--------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri May 31 16:47:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu16bit.v
    Info (12023): Found entity 1: CPU16bit
Warning (10890): Verilog HDL Attribute warning at mux_div_reg.v(4): overriding existing value for attribute "keep"
Info (12021): Found 1 design units, including 1 entities, in source file mux_div_reg.v
    Info (12023): Found entity 1: mux_div_reg
Info (12021): Found 1 design units, including 1 entities, in source file mux_ans.v
    Info (12023): Found entity 1: mux_ans
Info (12021): Found 1 design units, including 1 entities, in source file sim/testtop.v
    Info (12023): Found entity 1: testtop
Info (12021): Found 1 design units, including 1 entities, in source file a1_8trs.v
    Info (12023): Found entity 1: a1_8trs
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led_module
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: key
Info (12021): Found 1 design units, including 1 entities, in source file cmp_v.v
    Info (12023): Found entity 1: CMP_V
Info (12021): Found 1 design units, including 1 entities, in source file instrreg.v
    Info (12023): Found entity 1: instrReg
Info (12021): Found 1 design units, including 1 entities, in source file workreg.v
    Info (12023): Found entity 1: workReg
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftReg
Info (12021): Found 1 design units, including 1 entities, in source file reg_ar7.v
    Info (12023): Found entity 1: REG_AR7
Info (12021): Found 1 design units, including 1 entities, in source file programreg.v
    Info (12023): Found entity 1: programReg
Info (12021): Found 1 design units, including 1 entities, in source file addrreg.v
    Info (12023): Found entity 1: addrReg
Info (12021): Found 1 design units, including 1 entities, in source file memory_ram.v
    Info (12023): Found entity 1: memory_ram
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: buffer
Warning (10890): Verilog HDL Attribute warning at Contrlblock.v(106): overriding existing value for attribute "keep"
Warning (10890): Verilog HDL Attribute warning at Contrlblock.v(115): overriding existing value for attribute "noprune"
Info (12021): Found 1 design units, including 1 entities, in source file contrlblock.v
    Info (12023): Found entity 1: Contrlblock
Info (12021): Found 1 design units, including 1 entities, in source file clkstep.v
    Info (12023): Found entity 1: clkstep
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file connection.v
    Info (12023): Found entity 1: connection
Info (12021): Found 1 design units, including 1 entities, in source file testmod.v
    Info (12023): Found entity 1: testmod
Info (12127): Elaborating entity "CPU16bit" for the top level hierarchy
Info (12128): Elaborating entity "addrReg" for hierarchy "addrReg:b2v_addrReg"
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:b2v_buffer"
Info (12128): Elaborating entity "Contrlblock" for hierarchy "Contrlblock:b2v_inst"
Warning (10235): Verilog HDL Always Construct warning at Contrlblock.v(348): variable "muxFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Contrlblock.v(389): variable "muxsel" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable "aluSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable "shiftSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable "regSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable "mdsel", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mdsel" at Contrlblock.v(121)
Info (10041): Inferred latch for "regSel[0]" at Contrlblock.v(121)
Info (10041): Inferred latch for "regSel[1]" at Contrlblock.v(121)
Info (10041): Inferred latch for "regSel[2]" at Contrlblock.v(121)
Info (10041): Inferred latch for "shiftSel[0]" at Contrlblock.v(121)
Info (10041): Inferred latch for "shiftSel[1]" at Contrlblock.v(121)
Info (10041): Inferred latch for "shiftSel[2]" at Contrlblock.v(121)
Info (10041): Inferred latch for "aluSel[0]" at Contrlblock.v(121)
Info (10041): Inferred latch for "aluSel[1]" at Contrlblock.v(121)
Info (10041): Inferred latch for "aluSel[2]" at Contrlblock.v(121)
Info (10041): Inferred latch for "aluSel[3]" at Contrlblock.v(121)
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:b2v_inst1"
Info (12128): Elaborating entity "REG_AR7" for hierarchy "REG_AR7:b2v_inst11"
Info (12128): Elaborating entity "mux_ans" for hierarchy "mux_ans:b2v_inst17"
Warning (10230): Verilog HDL assignment warning at mux_ans.v(18): truncated value with size 16 to match size of target (15)
Warning (10240): Verilog HDL Always Construct warning at mux_ans.v(11): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "c[0]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[1]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[2]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[3]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[4]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[5]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[6]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[7]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[8]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[9]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[10]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[11]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[12]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[13]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[14]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[15]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[16]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[17]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[18]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[19]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[20]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[21]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[22]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[23]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[24]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[25]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[26]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[27]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[28]" at mux_ans.v(11)
Info (10041): Inferred latch for "c[29]" at mux_ans.v(11)
Info (12128): Elaborating entity "memory_ram" for hierarchy "memory_ram:b2v_inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_ram:b2v_inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_ram:b2v_inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_ram:b2v_inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA7X16.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62j1.tdf
    Info (12023): Found entity 1: altsyncram_62j1
Info (12128): Elaborating entity "altsyncram_62j1" for hierarchy "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_va92.tdf
    Info (12023): Found entity 1: altsyncram_va92
Info (12128): Elaborating entity "altsyncram_va92" for hierarchy "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "connection" for hierarchy "connection:b2v_inst19"
Info (12128): Elaborating entity "instrReg" for hierarchy "instrReg:b2v_inst2"
Info (12128): Elaborating entity "clkstep" for hierarchy "clkstep:b2v_inst3"
Info (12128): Elaborating entity "tb" for hierarchy "tb:b2v_inst4"
Warning (10034): Output port "BP1" at tb.v(15) has no driver
Warning (10034): Output port "DS_DP" at tb.v(21) has no driver
Info (12128): Elaborating entity "led_module" for hierarchy "tb:b2v_inst4|led_module:led_ct"
Info (12128): Elaborating entity "workReg" for hierarchy "workReg:b2v_inst6"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst7"
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:b2v_inst8"
Info (12128): Elaborating entity "mux_div_reg" for hierarchy "mux_div_reg:b2v_inst9"
Info (12128): Elaborating entity "programReg" for hierarchy "programReg:b2v_programReg"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lmo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_lmo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v
    Info (12023): Found entity 1: sld_reserved_CPU16bit_auto_signaltap_0_1_5662
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cmk.tdf
    Info (12023): Found entity 1: cmpr_cmk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pkk.tdf
    Info (12023): Found entity 1: cmpr_pkk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qkk.tdf
    Info (12023): Found entity 1: cmpr_qkk
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2424.tdf
    Info (12023): Found entity 1: altsyncram_2424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[0]" to the node "mux_ans:b2v_inst17|c[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[1]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[2]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[3]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[4]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[5]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[6]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[7]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[8]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[9]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[10]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[11]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[12]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[13]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[14]" to the node "mux_ans:b2v_inst17|c[29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBus_ALTERA_SYNTHESIZED[15]" to the node "memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|q_a[15]" into an OR gate
Warning (13012): Latch mux_ans:b2v_inst17|c[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux4t1
Warning (13012): Latch mux_ans:b2v_inst17|c[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[1]
Warning (13012): Latch mux_ans:b2v_inst17|c[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[1]
Warning (13012): Latch mux_ans:b2v_inst17|c[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[3]
Warning (13012): Latch mux_ans:b2v_inst17|c[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[1]
Warning (13012): Latch mux_ans:b2v_inst17|c[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|muxsel[1]
Warning (13012): Latch mux_ans:b2v_inst17|c[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux4t1
Warning (13012): Latch Contrlblock:b2v_inst|mdsel has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux2
Warning (13012): Latch Contrlblock:b2v_inst|regSel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux9
Warning (13012): Latch Contrlblock:b2v_inst|regSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux9
Warning (13012): Latch Contrlblock:b2v_inst|regSel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux9
Warning (13012): Latch Contrlblock:b2v_inst|aluSel[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.incPC1
Warning (13012): Latch Contrlblock:b2v_inst|aluSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.incPC1
Warning (13012): Latch Contrlblock:b2v_inst|aluSel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux6
Warning (13012): Latch Contrlblock:b2v_inst|aluSel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.incPC1
Warning (13012): Latch Contrlblock:b2v_inst|shiftSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst|current_state.mux6
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Contrlblock:b2v_inst|muxsel[3]" is converted into an equivalent circuit using register "Contrlblock:b2v_inst|muxsel[3]~_emulated" and latch "Contrlblock:b2v_inst|muxsel[3]~1"
    Warning (13310): Register "Contrlblock:b2v_inst|muxsel[2]" is converted into an equivalent circuit using register "Contrlblock:b2v_inst|muxsel[2]~_emulated" and latch "Contrlblock:b2v_inst|muxsel[2]~6"
    Warning (13310): Register "Contrlblock:b2v_inst|muxsel[1]" is converted into an equivalent circuit using register "Contrlblock:b2v_inst|muxsel[1]~_emulated" and latch "Contrlblock:b2v_inst|muxsel[1]~11"
    Warning (13310): Register "Contrlblock:b2v_inst|muxsel[0]" is converted into an equivalent circuit using register "Contrlblock:b2v_inst|muxsel[0]~_emulated" and latch "Contrlblock:b2v_inst|muxsel[0]~16"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DS_DP" is stuck at GND
    Warning (13410): Pin "BP1" is stuck at GND
    Warning (13410): Pin "muxans[15]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 225 of its 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3943 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 3740 logic cells
    Info (21064): Implemented 130 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Fri May 31 16:47:17 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg.


