{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 20:27:33 2021 " "Info: Processing started: Mon May 10 20:27:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off connection -c connection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off connection -c connection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register usbconnection:inst\|current_state.send_data_host usbconnection:inst\|dout\[1\] 340.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 340.02 MHz between source register \"usbconnection:inst\|current_state.send_data_host\" and destination register \"usbconnection:inst\|dout\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.272 ns + Longest register register " "Info: + Longest register to register delay is 2.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|current_state.send_data_host 1 REG LCFF_X2_Y12_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N27; Fanout = 9; REG Node = 'usbconnection:inst\|current_state.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|current_state.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.855 ns) 2.272 ns usbconnection:inst\|dout\[1\] 2 REG LCFF_X5_Y11_N1 2 " "Info: 2: + IC(1.417 ns) + CELL(0.855 ns) = 2.272 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 2; REG Node = 'usbconnection:inst\|dout\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { usbconnection:inst|current_state.send_data_host usbconnection:inst|dout[1] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 37.63 % ) " "Info: Total cell delay = 0.855 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.417 ns ( 62.37 % ) " "Info: Total interconnect delay = 1.417 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { usbconnection:inst|current_state.send_data_host usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.272 ns" { usbconnection:inst|current_state.send_data_host {} usbconnection:inst|dout[1] {} } { 0.000ns 1.417ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.767 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.767 ns usbconnection:inst\|dout\[1\] 3 REG LCFF_X5_Y11_N1 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.767 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 2; REG Node = 'usbconnection:inst\|dout\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock~clkctrl usbconnection:inst|dout[1] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.19 % ) " "Info: Total cell delay = 1.776 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clock clock~clkctrl usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|dout[1] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.766 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.766 ns usbconnection:inst\|current_state.send_data_host 3 REG LCFF_X2_Y12_N27 9 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X2_Y12_N27; Fanout = 9; REG Node = 'usbconnection:inst\|current_state.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock~clkctrl usbconnection:inst|current_state.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.21 % ) " "Info: Total cell delay = 1.776 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|current_state.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clock clock~clkctrl usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|dout[1] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|current_state.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { usbconnection:inst|current_state.send_data_host usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.272 ns" { usbconnection:inst|current_state.send_data_host {} usbconnection:inst|dout[1] {} } { 0.000ns 1.417ns } { 0.000ns 0.855ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clock clock~clkctrl usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|dout[1] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|current_state.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|dout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { usbconnection:inst|dout[1] {} } {  } {  } "" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:inst1\|74161:inst\|f74161:sub\|9 counter:inst1\|inst3 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter:inst1\|74161:inst\|f74161:sub\|9\" and destination register \"counter:inst1\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.223 ns + Longest register register " "Info: + Longest register to register delay is 1.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|74161:inst\|f74161:sub\|9 1 REG LCFF_X5_Y11_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N13; Fanout = 3; REG Node = 'counter:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.651 ns) 1.115 ns counter:inst1\|inst1 2 COMB LCCOMB_X5_Y11_N14 1 " "Info: 2: + IC(0.464 ns) + CELL(0.651 ns) = 1.115 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 1; COMB Node = 'counter:inst1\|inst1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter:inst1|74161:inst|f74161:sub|9 counter:inst1|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/counter.bdf" { { 168 504 552 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.223 ns counter:inst1\|inst3 3 REG LCFF_X5_Y11_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.223 ns; Loc. = LCFF_X5_Y11_N15; Fanout = 1; REG Node = 'counter:inst1\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst1|inst1 counter:inst1|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 62.06 % ) " "Info: Total cell delay = 0.759 ns ( 62.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 37.94 % ) " "Info: Total interconnect delay = 0.464 ns ( 37.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { counter:inst1|74161:inst|f74161:sub|9 counter:inst1|inst1 counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { counter:inst1|74161:inst|f74161:sub|9 {} counter:inst1|inst1 {} counter:inst1|inst3 {} } { 0.000ns 0.464ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.767 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.767 ns counter:inst1\|inst3 3 REG LCFF_X5_Y11_N15 1 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.767 ns; Loc. = LCFF_X5_Y11_N15; Fanout = 1; REG Node = 'counter:inst1\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl counter:inst1|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.19 % ) " "Info: Total cell delay = 1.776 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.767 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.767 ns counter:inst1\|74161:inst\|f74161:sub\|9 3 REG LCFF_X5_Y11_N13 3 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.767 ns; Loc. = LCFF_X5_Y11_N13; Fanout = 3; REG Node = 'counter:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl counter:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.19 % ) " "Info: Total cell delay = 1.776 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { counter:inst1|74161:inst|f74161:sub|9 counter:inst1|inst1 counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { counter:inst1|74161:inst|f74161:sub|9 {} counter:inst1|inst1 {} counter:inst1|inst3 {} } { 0.000ns 0.464ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { counter:inst1|inst3 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usbconnection:inst\|temp\[4\] din\[4\] clock 5.464 ns register " "Info: tsu for register \"usbconnection:inst\|temp\[4\]\" (data pin = \"din\[4\]\", clock pin = \"clock\") is 5.464 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.270 ns + Longest pin register " "Info: + Longest pin to register delay is 8.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns din\[4\] 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'din\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 304 176 352 320 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din~3 2 COMB IOC_X0_Y5_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y5_N1; Fanout = 1; COMB Node = 'din~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { din[4] din~3 } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 304 176 352 320 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.593 ns) + CELL(0.624 ns) 8.162 ns inst5\[4\]~7 3 COMB LCCOMB_X4_Y12_N14 1 " "Info: 3: + IC(6.593 ns) + CELL(0.624 ns) = 8.162 ns; Loc. = LCCOMB_X4_Y12_N14; Fanout = 1; COMB Node = 'inst5\[4\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { din~3 inst5[4]~7 } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 184 456 504 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.270 ns usbconnection:inst\|temp\[4\] 4 REG LCFF_X4_Y12_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.270 ns; Loc. = LCFF_X4_Y12_N15; Fanout = 1; REG Node = 'usbconnection:inst\|temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst5[4]~7 usbconnection:inst|temp[4] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 20.28 % ) " "Info: Total cell delay = 1.677 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.593 ns ( 79.72 % ) " "Info: Total interconnect delay = 6.593 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { din[4] din~3 inst5[4]~7 usbconnection:inst|temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { din[4] {} din~3 {} inst5[4]~7 {} usbconnection:inst|temp[4] {} } { 0.000ns 0.000ns 6.593ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.766 ns usbconnection:inst\|temp\[4\] 3 REG LCFF_X4_Y12_N15 1 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X4_Y12_N15; Fanout = 1; REG Node = 'usbconnection:inst\|temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock~clkctrl usbconnection:inst|temp[4] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.21 % ) " "Info: Total cell delay = 1.776 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|temp[4] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.270 ns" { din[4] din~3 inst5[4]~7 usbconnection:inst|temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.270 ns" { din[4] {} din~3 {} inst5[4]~7 {} usbconnection:inst|temp[4] {} } { 0.000ns 0.000ns 6.593ns 0.000ns } { 0.000ns 0.945ns 0.624ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|temp[4] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qg counter:inst1\|74161:inst\|f74161:sub\|87 12.177 ns register " "Info: tco from clock \"clk\" to destination pin \"qg\" through register \"counter:inst1\|74161:inst\|f74161:sub\|87\" is 12.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.767 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 56 1088 1256 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.767 ns counter:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X5_Y11_N29 8 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.767 ns; Loc. = LCFF_X5_Y11_N29; Fanout = 8; REG Node = 'counter:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl counter:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.19 % ) " "Info: Total cell delay = 1.776 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.106 ns + Longest register pin " "Info: + Longest register to pin delay is 9.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|74161:inst\|f74161:sub\|87 1 REG LCFF_X5_Y11_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N29; Fanout = 8; REG Node = 'counter:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.615 ns) 1.428 ns mux2_1:inst2\|dout\[3\]~7 2 COMB LCCOMB_X5_Y11_N4 7 " "Info: 2: + IC(0.813 ns) + CELL(0.615 ns) = 1.428 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 7; COMB Node = 'mux2_1:inst2\|dout\[3\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { counter:inst1|74161:inst|f74161:sub|87 mux2_1:inst2|dout[3]~7 } "NODE_NAME" } } { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/mux2_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.650 ns) 3.889 ns n7449:inst3\|dout\[0\]~106 3 COMB LCCOMB_X9_Y9_N2 1 " "Info: 3: + IC(1.811 ns) + CELL(0.650 ns) = 3.889 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 1; COMB Node = 'n7449:inst3\|dout\[0\]~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { mux2_1:inst2|dout[3]~7 n7449:inst3|dout[0]~106 } "NODE_NAME" } } { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/n7449.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(3.236 ns) 9.106 ns qg 4 PIN PIN_141 0 " "Info: 4: + IC(1.981 ns) + CELL(3.236 ns) = 9.106 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { n7449:inst3|dout[0]~106 qg } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 448 1656 1832 464 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.501 ns ( 49.43 % ) " "Info: Total cell delay = 4.501 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.605 ns ( 50.57 % ) " "Info: Total interconnect delay = 4.605 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { counter:inst1|74161:inst|f74161:sub|87 mux2_1:inst2|dout[3]~7 n7449:inst3|dout[0]~106 qg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { counter:inst1|74161:inst|f74161:sub|87 {} mux2_1:inst2|dout[3]~7 {} n7449:inst3|dout[0]~106 {} qg {} } { 0.000ns 0.813ns 1.811ns 1.981ns } { 0.000ns 0.615ns 0.650ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { clk clk~clkctrl counter:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { counter:inst1|74161:inst|f74161:sub|87 mux2_1:inst2|dout[3]~7 n7449:inst3|dout[0]~106 qg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { counter:inst1|74161:inst|f74161:sub|87 {} mux2_1:inst2|dout[3]~7 {} n7449:inst3|dout[0]~106 {} qg {} } { 0.000ns 0.813ns 1.811ns 1.981ns } { 0.000ns 0.615ns 0.650ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "usbconnection:inst\|next_state.set_nrd_low nrxf clock -4.096 ns register " "Info: th for register \"usbconnection:inst\|next_state.set_nrd_low\" (data pin = \"nrxf\", clock pin = \"clock\") is -4.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.766 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 128 200 368 144 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.766 ns usbconnection:inst\|next_state.set_nrd_low 3 REG LCFF_X2_Y12_N13 1 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 1; REG Node = 'usbconnection:inst\|next_state.set_nrd_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock~clkctrl usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.21 % ) " "Info: Total cell delay = 1.776 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|next_state.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.168 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns nrxf 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'nrxf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrxf } "NODE_NAME" } } { "connection.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/b级任务/connection/connection.bdf" { { 160 200 368 176 "nrxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.736 ns) + CELL(0.370 ns) 7.060 ns usbconnection:inst\|next_state~15 2 COMB LCCOMB_X2_Y12_N12 1 " "Info: 2: + IC(5.736 ns) + CELL(0.370 ns) = 7.060 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 1; COMB Node = 'usbconnection:inst\|next_state~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.106 ns" { nrxf usbconnection:inst|next_state~15 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.168 ns usbconnection:inst\|next_state.set_nrd_low 3 REG LCFF_X2_Y12_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.168 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 1; REG Node = 'usbconnection:inst\|next_state.set_nrd_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbconnection:inst|next_state~15 usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/connection/usbconnection.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 19.98 % ) " "Info: Total cell delay = 1.432 ns ( 19.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 80.02 % ) " "Info: Total interconnect delay = 5.736 ns ( 80.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { nrxf usbconnection:inst|next_state~15 usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { nrxf {} nrxf~combout {} usbconnection:inst|next_state~15 {} usbconnection:inst|next_state.set_nrd_low {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clock clock~clkctrl usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|next_state.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { nrxf usbconnection:inst|next_state~15 usbconnection:inst|next_state.set_nrd_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { nrxf {} nrxf~combout {} usbconnection:inst|next_state~15 {} usbconnection:inst|next_state.set_nrd_low {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 20:27:34 2021 " "Info: Processing ended: Mon May 10 20:27:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
