Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Aug 31 00:15:52 2024
| Host         : honer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_logic_timing_summary_routed.rpt -pb system_logic_timing_summary_routed.pb -rpx system_logic_timing_summary_routed.rpx -warn_on_violation
| Design       : system_logic
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   27          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: identity_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pswd_reg/left_shift_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pswd_reg/left_shift_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ERZP/KOUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ERZP1/KOUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ERZP2/KOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.556        0.000                      0                  494        0.121        0.000                      0                  494        9.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.556        0.000                      0                  494        0.121        0.000                      0                  494        9.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.942ns  (logic 0.699ns (23.756%)  route 2.243ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 24.451 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886    17.662    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345    24.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[20]/C
                         clock pessimism              0.225    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X88Y67         FDRE (Setup_fdre_C_R)       -0.423    24.218    u_timer/cnt_1s_reg[20]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -17.662    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.942ns  (logic 0.699ns (23.756%)  route 2.243ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 24.451 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886    17.662    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345    24.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[21]/C
                         clock pessimism              0.225    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X88Y67         FDRE (Setup_fdre_C_R)       -0.423    24.218    u_timer/cnt_1s_reg[21]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -17.662    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.942ns  (logic 0.699ns (23.756%)  route 2.243ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 24.451 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886    17.662    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345    24.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[22]/C
                         clock pessimism              0.225    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X88Y67         FDRE (Setup_fdre_C_R)       -0.423    24.218    u_timer/cnt_1s_reg[22]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -17.662    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.942ns  (logic 0.699ns (23.756%)  route 2.243ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 24.451 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886    17.662    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345    24.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[23]/C
                         clock pessimism              0.225    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X88Y67         FDRE (Setup_fdre_C_R)       -0.423    24.218    u_timer/cnt_1s_reg[23]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -17.662    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.939ns  (logic 0.699ns (23.787%)  route 2.240ns (76.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 24.452 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883    17.658    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346    24.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[16]/C
                         clock pessimism              0.225    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X88Y66         FDRE (Setup_fdre_C_R)       -0.423    24.219    u_timer/cnt_1s_reg[16]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.939ns  (logic 0.699ns (23.787%)  route 2.240ns (76.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 24.452 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883    17.658    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346    24.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[17]/C
                         clock pessimism              0.225    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X88Y66         FDRE (Setup_fdre_C_R)       -0.423    24.219    u_timer/cnt_1s_reg[17]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.939ns  (logic 0.699ns (23.787%)  route 2.240ns (76.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 24.452 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883    17.658    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346    24.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[18]/C
                         clock pessimism              0.225    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X88Y66         FDRE (Setup_fdre_C_R)       -0.423    24.219    u_timer/cnt_1s_reg[18]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.939ns  (logic 0.699ns (23.787%)  route 2.240ns (76.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 24.452 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883    17.658    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346    24.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[19]/C
                         clock pessimism              0.225    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X88Y66         FDRE (Setup_fdre_C_R)       -0.423    24.219    u_timer/cnt_1s_reg[19]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.881ns  (logic 0.699ns (24.263%)  route 2.182ns (75.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 24.449 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.825    17.600    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y69         FDRE                                         r  u_timer/cnt_1s_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.343    24.449    u_timer/clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  u_timer/cnt_1s_reg[28]/C
                         clock pessimism              0.225    24.675    
                         clock uncertainty           -0.035    24.639    
    SLICE_X88Y69         FDRE (Setup_fdre_C_R)       -0.423    24.216    u_timer/cnt_1s_reg[28]
  -------------------------------------------------------------------
                         required time                         24.216    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        2.881ns  (logic 0.699ns (24.263%)  route 2.182ns (75.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 24.449 - 20.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 14.720 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.454    14.720    u_timer/clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.384    15.104 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.319    15.422    u_timer/lastone[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I2_O)        0.105    15.527 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343    15.870    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105    15.975 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696    16.671    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105    16.776 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.825    17.600    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y69         FDRE                                         r  u_timer/cnt_1s_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.343    24.449    u_timer/clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  u_timer/cnt_1s_reg[29]/C
                         clock pessimism              0.225    24.675    
                         clock uncertainty           -0.035    24.639    
    SLICE_X88Y69         FDRE (Setup_fdre_C_R)       -0.423    24.216    u_timer/cnt_1s_reg[29]
  -------------------------------------------------------------------
                         required time                         24.216    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  6.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.581    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.055     1.777    next_state_reg_n_0_[1]
    SLICE_X87Y61         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.875     2.099    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.518     1.581    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.075     1.656    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.581    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.164     1.745 r  next_state_reg[0]/Q
                         net (fo=1, routed)           0.055     1.800    next_state_reg_n_0_[0]
    SLICE_X88Y61         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.875     2.099    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.518     1.581    
    SLICE_X88Y61         FDRE (Hold_fdre_C_D)         0.060     1.641    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.097%)  route 0.083ns (30.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.580    u_ERZP1/clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  u_ERZP1/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  u_ERZP1/KL_reg[0]/Q
                         net (fo=8, routed)           0.083     1.804    u_ERZP1/KL_reg[0]
    SLICE_X83Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  u_ERZP1/KL[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    u_ERZP1/p_0_in__1[5]
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.874     2.098    u_ERZP1/clk_IBUF_BUFG
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[5]/C
                         clock pessimism             -0.505     1.593    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.092     1.685    u_ERZP1/KL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.956%)  route 0.116ns (38.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.580    u_ERZP1/clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  u_ERZP1/KL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  u_ERZP1/KL_reg[1]/Q
                         net (fo=7, routed)           0.116     1.837    u_ERZP1/KL_reg[1]
    SLICE_X83Y61         LUT5 (Prop_lut5_I2_O)        0.048     1.885 r  u_ERZP1/KL[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    u_ERZP1/p_0_in__1[4]
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.874     2.098    u_ERZP1/clk_IBUF_BUFG
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[4]/C
                         clock pessimism             -0.505     1.593    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.107     1.700    u_ERZP1/KL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ERZP2/KH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP2/KH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.845%)  route 0.090ns (30.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.594     1.572    u_ERZP2/clk_IBUF_BUFG
    SLICE_X78Y65         FDRE                                         r  u_ERZP2/KH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.164     1.736 r  u_ERZP2/KH_reg[0]/Q
                         net (fo=7, routed)           0.090     1.826    u_ERZP2/KH_reg_n_0_[0]
    SLICE_X79Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.871 r  u_ERZP2/KH[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.871    u_ERZP2/p_0_in__4[5]
    SLICE_X79Y65         FDRE                                         r  u_ERZP2/KH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.088    u_ERZP2/clk_IBUF_BUFG
    SLICE_X79Y65         FDRE                                         r  u_ERZP2/KH_reg[5]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X79Y65         FDRE (Hold_fdre_C_D)         0.092     1.677    u_ERZP2/KH_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ERZP/KH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP/KOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.460%)  route 0.092ns (30.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.598     1.576    u_ERZP/clk_IBUF_BUFG
    SLICE_X80Y60         FDRE                                         r  u_ERZP/KH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  u_ERZP/KH_reg[6]/Q
                         net (fo=3, routed)           0.092     1.832    u_ERZP/KH_reg[6]
    SLICE_X81Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  u_ERZP/KOUT_i_1/O
                         net (fo=1, routed)           0.000     1.877    u_ERZP/KOUT_i_1_n_0
    SLICE_X81Y60         FDRE                                         r  u_ERZP/KOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.870     2.094    u_ERZP/clk_IBUF_BUFG
    SLICE_X81Y60         FDRE                                         r  u_ERZP/KOUT_reg/C
                         clock pessimism             -0.505     1.589    
    SLICE_X81Y60         FDRE (Hold_fdre_C_D)         0.091     1.680    u_ERZP/KOUT_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.578%)  route 0.116ns (38.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.602     1.580    u_ERZP1/clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  u_ERZP1/KL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  u_ERZP1/KL_reg[1]/Q
                         net (fo=7, routed)           0.116     1.837    u_ERZP1/KL_reg[1]
    SLICE_X83Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.882 r  u_ERZP1/KL[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    u_ERZP1/p_0_in__1[3]
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.874     2.098    u_ERZP1/clk_IBUF_BUFG
    SLICE_X83Y61         FDRE                                         r  u_ERZP1/KL_reg[3]/C
                         clock pessimism             -0.505     1.593    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.091     1.684    u_ERZP1/KL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.401%)  route 0.122ns (42.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.578    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  u_timer/cnt_1s_reg[18]/Q
                         net (fo=3, routed)           0.122     1.864    u_timer/cnt_1s_reg[18]
    SLICE_X89Y65         FDRE                                         r  u_timer/cnttemp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.871     2.095    u_timer/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  u_timer/cnttemp_reg[18]/C
                         clock pessimism             -0.502     1.593    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.072     1.665    u_timer/cnttemp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.097%)  route 0.118ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.601     1.579    u_timer/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  u_timer/cnt_1s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  u_timer/cnt_1s_reg[12]/Q
                         net (fo=3, routed)           0.118     1.861    u_timer/cnt_1s_reg[12]
    SLICE_X89Y66         FDRE                                         r  u_timer/cnttemp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.870     2.094    u_timer/clk_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  u_timer/cnttemp_reg[12]/C
                         clock pessimism             -0.502     1.592    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.070     1.662    u_timer/cnttemp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.005%)  route 0.119ns (41.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.600     1.578    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  u_timer/cnt_1s_reg[19]/Q
                         net (fo=3, routed)           0.119     1.861    u_timer/cnt_1s_reg[19]
    SLICE_X87Y67         FDRE                                         r  u_timer/cnttemp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    u_timer/clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  u_timer/cnttemp_reg[19]/C
                         clock pessimism             -0.502     1.591    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.070     1.661    u_timer/cnttemp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X88Y61   next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y61   next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X88Y61   state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y61   state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X87Y57   pswd_reg/cnt_1ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X86Y58   pswd_reg/cnt_1ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X86Y58   pswd_reg/cnt_1ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X86Y58   pswd_reg/cnt_1ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X86Y59   pswd_reg/cnt_1ms_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y57   pswd_reg/cnt_1ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y57   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X88Y61   state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y61   state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y57   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X87Y57   pswd_reg/cnt_1ms_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.350ns  (logic 1.444ns (26.992%)  route 3.906ns (73.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=10, routed)          3.906     5.350    pswd_reg/D[0]
    SLICE_X84Y65         LDCE                                         r  pswd_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 1.418ns (26.807%)  route 3.870ns (73.193%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=11, routed)          3.870     5.288    pswd_reg/D[1]
    SLICE_X84Y65         LDCE                                         r  pswd_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 1.444ns (28.132%)  route 3.689ns (71.868%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=10, routed)          3.689     5.133    pswd_reg/D[0]
    SLICE_X85Y63         LDCE                                         r  pswd_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.127ns  (logic 1.392ns (27.139%)  route 3.736ns (72.861%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.736     5.127    pswd_reg/D[3]
    SLICE_X85Y63         LDCE                                         r  pswd_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 1.392ns (27.191%)  route 3.726ns (72.809%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.726     5.118    pswd_reg/D[3]
    SLICE_X82Y64         LDCE                                         r  pswd_reg/new_pswd_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 1.392ns (27.733%)  route 3.626ns (72.267%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.626     5.018    pswd_reg/D[3]
    SLICE_X83Y63         LDCE                                         r  pswd_reg/new_pswd_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 1.421ns (28.574%)  route 3.551ns (71.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=11, routed)          3.551     4.972    pswd_reg/D[2]
    SLICE_X85Y62         LDCE                                         r  pswd_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 1.418ns (28.610%)  route 3.537ns (71.390%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=11, routed)          3.537     4.955    pswd_reg/D[1]
    SLICE_X85Y63         LDCE                                         r  pswd_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 1.444ns (29.368%)  route 3.473ns (70.632%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=10, routed)          3.473     4.917    pswd_reg/D[0]
    SLICE_X83Y65         LDCE                                         r  pswd_reg/new_pswd_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.444ns (29.593%)  route 3.436ns (70.407%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=10, routed)          3.436     4.880    pswd_reg/D[0]
    SLICE_X83Y63         LDCE                                         r  pswd_reg/new_pswd_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_reg/left_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/left_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.188ns (52.941%)  route 0.167ns (47.059%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE                         0.000     0.000 r  pswd_reg/left_shift_reg[0]/C
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_reg/left_shift_reg[0]/Q
                         net (fo=10, routed)          0.167     0.313    pswd_reg/left_shift_reg_n_0_[0]
    SLICE_X81Y62         LUT5 (Prop_lut5_I4_O)        0.042     0.355 r  pswd_reg/left_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    pswd_reg/left_shift[1]_i_1_n_0
    SLICE_X81Y62         FDRE                                         r  pswd_reg/left_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/left_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/left_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.335%)  route 0.167ns (46.665%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE                         0.000     0.000 r  pswd_reg/left_shift_reg[0]/C
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  pswd_reg/left_shift_reg[0]/Q
                         net (fo=10, routed)          0.167     0.313    pswd_reg/left_shift_reg_n_0_[0]
    SLICE_X81Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.358 r  pswd_reg/left_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    pswd_reg/left_shift[0]_i_1_n_0
    SLICE_X81Y62         FDRE                                         r  pswd_reg/left_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.191ns (53.031%)  route 0.169ns (46.969%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.169     0.315    pswd_reg/check_result
    SLICE_X85Y64         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  pswd_reg/result_i_1/O
                         net (fo=1, routed)           0.000     0.360    pswd_check/result_reg_0
    SLICE_X85Y64         FDRE                                         r  pswd_check/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            identity_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  identity_reg/Q
                         net (fo=21, routed)          0.178     0.319    identity
    SLICE_X82Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  identity_i_1/O
                         net (fo=1, routed)           0.000     0.364    identity_i_1_n_0
    SLICE_X82Y60         FDRE                                         r  identity_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/time_of_error_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.189ns (43.882%)  route 0.242ns (56.118%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/time_of_error_reg[0]/Q
                         net (fo=11, routed)          0.242     0.388    pswd_check/time_of_error[0]
    SLICE_X85Y64         LUT5 (Prop_lut5_I1_O)        0.043     0.431 r  pswd_check/time_of_error[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    pswd_check/time_of_error[1]_i_1_n_0
    SLICE_X85Y64         FDRE                                         r  pswd_check/time_of_error_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/time_of_error_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.191ns (44.142%)  route 0.242ns (55.858%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/time_of_error_reg[0]/Q
                         net (fo=11, routed)          0.242     0.388    pswd_check/time_of_error[0]
    SLICE_X85Y64         LUT4 (Prop_lut4_I0_O)        0.045     0.433 r  pswd_check/time_of_error[0]_i_1/O
                         net (fo=1, routed)           0.000     0.433    pswd_check/time_of_error[0]_i_1_n_0
    SLICE_X85Y64         FDRE                                         r  pswd_check/time_of_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 0.281ns (14.258%)  route 1.687ns (85.742%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  switches_IBUF[0]_inst/O
                         net (fo=10, routed)          1.687     1.968    pswd_reg/D[0]
    SLICE_X82Y62         LDCE                                         r  pswd_reg/new_pswd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 0.257ns (13.022%)  route 1.719ns (86.978%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  switches_IBUF[2]_inst/O
                         net (fo=11, routed)          1.719     1.976    pswd_reg/D[2]
    SLICE_X83Y63         LDCE                                         r  pswd_reg/new_pswd_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 0.229ns (11.432%)  route 1.771ns (88.568%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          1.771     1.999    pswd_reg/D[3]
    SLICE_X84Y61         LDCE                                         r  pswd_reg/new_pswd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 0.254ns (12.560%)  route 1.770ns (87.440%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  switches_IBUF[1]_inst/O
                         net (fo=11, routed)          1.770     2.025    pswd_reg/D[1]
    SLICE_X82Y62         LDCE                                         r  pswd_reg/new_pswd_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.664ns (49.998%)  route 3.664ns (50.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.379     5.098 r  pswd_reg/tubesreg_reg[5]/Q
                         net (fo=1, routed)           3.664     8.762    tubes_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    12.046 r  tubes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.046    tubes[5]
    R18                                                               r  tubes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 3.722ns (51.109%)  route 3.560ns (48.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.433     5.152 r  pswd_reg/tubesreg_reg[4]/Q
                         net (fo=1, routed)           3.560     8.712    tubes_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    12.001 r  tubes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.001    tubes[4]
    R14                                                               r  tubes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 3.720ns (51.102%)  route 3.559ns (48.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450     4.716    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y69         FDSE                                         r  pswd_reg/sel_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDSE (Prop_fdse_C_Q)         0.379     5.095 r  pswd_reg/sel_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.559     8.654    lopt_6
    V18                  OBUF (Prop_obuf_I_O)         3.341    11.995 r  sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.995    sel[6]
    V18                                                               r  sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 3.727ns (51.276%)  route 3.541ns (48.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.433     5.152 r  pswd_reg/tubesreg_reg[3]/Q
                         net (fo=1, routed)           3.541     8.693    tubes_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    11.987 r  tubes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.987    tubes[3]
    P14                                                               r  tubes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.703ns (51.048%)  route 3.551ns (48.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_fdre_C_Q)         0.379     5.098 r  pswd_reg/tubesreg_reg[2]/Q
                         net (fo=1, routed)           3.551     8.648    tubes_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    11.972 r  tubes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.972    tubes[2]
    U18                                                               r  tubes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 3.763ns (51.886%)  route 3.489ns (48.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.433     5.152 r  pswd_reg/tubesreg_reg[1]/Q
                         net (fo=1, routed)           3.489     8.641    tubes_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    11.970 r  tubes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.970    tubes[1]
    U17                                                               r  tubes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 3.729ns (52.166%)  route 3.419ns (47.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450     4.716    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y69         FDSE                                         r  pswd_reg/sel_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDSE (Prop_fdse_C_Q)         0.379     5.095 r  pswd_reg/sel_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.419     8.513    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         3.350    11.863 r  sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.863    sel[7]
    Y19                                                               r  sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 3.725ns (52.385%)  route 3.386ns (47.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y66         FDRE                                         r  pswd_reg/sel_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.379     5.098 r  pswd_reg/sel_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.386     8.484    lopt
    AA18                 OBUF (Prop_obuf_I_O)         3.346    11.830 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.830    sel[0]
    AA18                                                              r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 3.724ns (52.377%)  route 3.386ns (47.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.379     5.098 r  pswd_reg/tubesreg_reg[0]/Q
                         net (fo=1, routed)           3.386     8.484    tubes_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.829 r  tubes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.829    tubes[0]
    AB18                                                              r  tubes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 3.728ns (52.431%)  route 3.382ns (47.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450     4.716    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y69         FDSE                                         r  pswd_reg/sel_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDSE (Prop_fdse_C_Q)         0.379     5.095 r  pswd_reg/sel_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.382     8.477    lopt_3
    AB20                 OBUF (Prop_obuf_I_O)         3.349    11.826 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.826    sel[3]
    AB20                                                              r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.439ns (78.941%)  route 0.384ns (21.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.581    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.128     1.709 r  state_reg[1]/Q
                         net (fo=13, routed)          0.384     2.093    LEDs_OBUF[2]
    W7                   OBUF (Prop_obuf_I_O)         1.311     3.404 r  LEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.404    LEDs[2]
    W7                                                                r  LEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.511ns (72.799%)  route 0.565ns (27.201%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.581    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.128     1.709 r  state_reg[1]/Q
                         net (fo=13, routed)          0.246     1.954    LEDs_OBUF[2]
    SLICE_X89Y61         LUT2 (Prop_lut2_I0_O)        0.099     2.053 r  LEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.373    LEDs_OBUF[3]
    AB7                  OBUF (Prop_obuf_I_O)         1.284     3.657 r  LEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.657    LEDs[3]
    AB7                                                               r  LEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.549ns (73.298%)  route 0.564ns (26.702%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.603     1.581    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.128     1.709 r  state_reg[1]/Q
                         net (fo=13, routed)          0.246     1.954    LEDs_OBUF[2]
    SLICE_X89Y61         LUT2 (Prop_lut2_I1_O)        0.100     2.054 r  LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.373    LEDs_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         1.321     3.695 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.695    LEDs[1]
    V7                                                                r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.382ns (55.585%)  route 1.104ns (44.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.599     1.577    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDSE (Prop_fdse_C_Q)         0.141     1.718 r  pswd_reg/tubesreg_reg[6]/Q
                         net (fo=1, routed)           1.104     2.822    tubes_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.241     4.062 r  tubes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.062    tubes[6]
    T18                                                               r  tubes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.447ns (53.253%)  route 1.270ns (46.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.574    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y69         FDSE                                         r  pswd_reg/sel_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDSE (Prop_fdse_C_Q)         0.141     1.715 r  pswd_reg/sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.270     2.985    lopt_4
    AA19                 OBUF (Prop_obuf_I_O)         1.306     4.291 r  sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.291    sel[4]
    AA19                                                              r  sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.430ns (48.129%)  route 1.542ns (51.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.598     1.576    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y67         FDSE                                         r  pswd_reg/sel_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  pswd_reg/sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.542     3.259    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.548 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.548    sel[2]
    V17                                                               r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.429ns (48.010%)  route 1.547ns (51.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.574    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y69         FDSE                                         r  pswd_reg/sel_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDSE (Prop_fdse_C_Q)         0.141     1.715 r  pswd_reg/sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.547     3.262    lopt_5
    V19                  OBUF (Prop_obuf_I_O)         1.288     4.549 r  sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.549    sel[5]
    V19                                                               r  sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.441ns (48.432%)  route 1.534ns (51.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.599     1.577    pswd_reg/clk_IBUF_BUFG
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  pswd_reg/tubesreg_reg[0]/Q
                         net (fo=1, routed)           1.534     3.252    tubes_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     4.552 r  tubes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.552    tubes[0]
    AB18                                                              r  tubes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.432ns (48.098%)  route 1.545ns (51.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.598     1.576    pswd_reg/clk_IBUF_BUFG
    SLICE_X82Y67         FDSE                                         r  pswd_reg/sel_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  pswd_reg/sel_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.545     3.262    lopt_1
    W17                  OBUF (Prop_obuf_I_O)         1.291     4.553 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.553    sel[1]
    W17                                                               r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.445ns (48.381%)  route 1.541ns (51.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.574    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y69         FDSE                                         r  pswd_reg/sel_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDSE (Prop_fdse_C_Q)         0.141     1.715 r  pswd_reg/sel_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.541     3.256    lopt_3
    AB20                 OBUF (Prop_obuf_I_O)         1.304     4.560 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.560    sel[3]
    AB20                                                              r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.707ns (24.321%)  route 5.310ns (75.679%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886     7.017    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345     4.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[20]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.707ns (24.321%)  route 5.310ns (75.679%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886     7.017    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345     4.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[21]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.707ns (24.321%)  route 5.310ns (75.679%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886     7.017    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345     4.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[22]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.707ns (24.321%)  route 5.310ns (75.679%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.886     7.017    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.345     4.451    u_timer/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  u_timer/cnt_1s_reg[23]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 1.707ns (24.334%)  route 5.307ns (75.666%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883     7.013    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346     4.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[16]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 1.707ns (24.334%)  route 5.307ns (75.666%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883     7.013    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346     4.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[17]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 1.707ns (24.334%)  route 5.307ns (75.666%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883     7.013    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346     4.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[18]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 1.707ns (24.334%)  route 5.307ns (75.666%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.696     6.025    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X85Y61         LUT3 (Prop_lut3_I2_O)        0.105     6.130 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.883     7.013    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.346     4.452    u_timer/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  u_timer/cnt_1s_reg[19]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.812ns (25.847%)  route 5.197ns (74.153%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.444     5.774    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I1_O)        0.105     5.879 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.280     6.159    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.105     6.264 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.745     7.009    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X86Y52         FDRE                                         r  u_timer/cnt_1ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.352     4.458    u_timer/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  u_timer/cnt_1ms_reg[11]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.812ns (25.847%)  route 5.197ns (74.153%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          3.385     4.777    u_timer/D[3]
    SLICE_X81Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.882 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.343     5.225    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.444     5.774    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I1_O)        0.105     5.879 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.280     6.159    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.105     6.264 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.745     7.009    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X86Y52         FDRE                                         r  u_timer/cnt_1ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.352     4.458    u_timer/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  u_timer/cnt_1ms_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.349%)  route 0.448ns (70.651%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  identity_reg/Q
                         net (fo=21, routed)          0.448     0.589    pswd_reg/identity
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.634 r  pswd_reg/tubesreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.634    pswd_reg/tubesreg[1]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C

Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.236ns (35.428%)  route 0.430ns (64.572%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.376     0.522    pswd_check/check_result
    SLICE_X88Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.567 r  pswd_check/next_state[0]_i_2/O
                         net (fo=1, routed)           0.054     0.621    pswd_check/next_state[0]
    SLICE_X88Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.666 r  pswd_check/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.666    pswd_check_n_2
    SLICE_X88Y61         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.875     2.099    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  next_state_reg[0]/C

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pswd_reg/tubesreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.268ns (37.059%)  route 0.455ns (62.941%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         LDCE                         0.000     0.000 r  pswd_reg/new_pswd_reg[0]/G
    SLICE_X84Y61         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pswd_reg/new_pswd_reg[0]/Q
                         net (fo=9, routed)           0.185     0.363    pswd_reg/correct_pswd[0]
    SLICE_X85Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.408 r  pswd_reg/tubesreg[0]_i_4/O
                         net (fo=1, routed)           0.270     0.678    pswd_reg/tubesreg[0]_i_4_n_0
    SLICE_X85Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.723 r  pswd_reg/tubesreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.723    pswd_reg/tubesreg[0]_i_1_n_0
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.553%)  route 0.489ns (67.447%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/time_of_error_reg[0]/Q
                         net (fo=11, routed)          0.345     0.491    u_timer/time_of_error[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  u_timer/tubesreg[4]_i_2/O
                         net (fo=1, routed)           0.144     0.680    pswd_reg/tubesreg_reg[4]_0
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.725 r  pswd_reg/tubesreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.725    pswd_reg/tubesreg[4]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.236ns (31.357%)  route 0.517ns (68.643%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  pswd_check/time_of_error_reg[0]/Q
                         net (fo=11, routed)          0.336     0.482    pswd_check/time_of_error[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.527 r  pswd_check/tubesreg[2]_i_2/O
                         net (fo=1, routed)           0.181     0.708    pswd_reg/tubesreg_reg[2]_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  pswd_reg/tubesreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.753    pswd_reg/tubesreg[2]_i_1_n_0
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.467%)  route 0.574ns (75.533%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  identity_reg/Q
                         net (fo=21, routed)          0.574     0.715    pswd_reg/identity
    SLICE_X85Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.760 r  pswd_reg/tubesreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.760    pswd_reg/tubesreg[5]_i_1_n_0
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X85Y66         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C

Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.236ns (30.353%)  route 0.542ns (69.647%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.345     0.491    pswd_check/check_result
    SLICE_X88Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.536 r  pswd_check/next_state[1]_i_2/O
                         net (fo=1, routed)           0.197     0.733    pswd_check/next_state[1]
    SLICE_X87Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.778 r  pswd_check/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.778    pswd_check_n_1
    SLICE_X87Y61         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.875     2.099    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  next_state_reg[1]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.230%)  route 0.651ns (77.770%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  identity_reg/Q
                         net (fo=21, routed)          0.651     0.792    pswd_reg/identity
    SLICE_X83Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.837 r  pswd_reg/tubesreg[6]_i_3/O
                         net (fo=1, routed)           0.000     0.837    pswd_reg/tubesreg[6]_i_3_n_0
    SLICE_X83Y66         FDSE                                         r  pswd_reg/tubesreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.980%)  route 0.660ns (78.020%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  identity_reg/Q
                         net (fo=21, routed)          0.660     0.801    pswd_reg/identity
    SLICE_X84Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.846 r  pswd_reg/tubesreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.846    pswd_reg/tubesreg[3]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y66         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.569%)  route 0.718ns (79.431%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  identity_reg/Q
                         net (fo=21, routed)          0.653     0.794    pswd_reg/identity
    SLICE_X82Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.839 r  pswd_reg/tubesreg[6]_i_2/O
                         net (fo=7, routed)           0.065     0.904    pswd_reg/tubesreg[6]_i_2_n_0
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C





