# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do basic_comp_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3 {C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:59 on Jan 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3" C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv 
# -- Compiling module basic_comp
# -- Compiling module control_timing_unit
# -- Compiling module control_logic
# -- Compiling module alu
# -- Compiling module register
# -- Compiling module ff
# -- Compiling module counter
# -- Compiling module decoder
# -- Compiling module encoder
# -- Compiling module bus
# -- Compiling module ram
# 
# Top level modules:
# 	basic_comp
# 	encoder
# End time: 23:05:59 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3 {C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:59 on Jan 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3" C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# End time: 23:05:59 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  teb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" teb 
# Start time: 23:05:59 on Jan 14,2019
# ** Error: (vsim-3170) Could not find 'teb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/rtl_work
#             C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./basic_comp_run_msim_rtl_verilog.do PAUSED at line 12
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:10 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# End time: 23:06:10 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vsim rtl_work.ALU_tb
# vsim rtl_work.ALU_tb 
# Start time: 23:05:59 on Jan 14,2019
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.alu
vsim rtl_work.ALU_tb
# End time: 23:06:21 on Jan 14,2019, Elapsed time: 0:00:22
# Errors: 1, Warnings: 0
# vsim rtl_work.ALU_tb 
# Start time: 23:06:21 on Jan 14,2019
# Loading sv_std.std
# Loading rtl_work.ALU_tb
# Loading rtl_work.alu
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/ALU_tb/from_DR \
sim:/ALU_tb/from_INPR \
sim:/ALU_tb/from_AC \
sim:/ALU_tb/from_E \
sim:/ALU_tb/out \
sim:/ALU_tb/carry \
sim:/ALU_tb/and_ \
sim:/ALU_tb/add \
sim:/ALU_tb/comp \
sim:/ALU_tb/cir \
sim:/ALU_tb/cil \
sim:/ALU_tb/trans_dr \
sim:/ALU_tb/trans_inpr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Caner  Hostname: CANER  ProcessID: 12080
#           Attempting to use alternate WLF file "./wlfte65yh2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte65yh2
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:04 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# End time: 23:07:04 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading rtl_work.ALU_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:04 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(168): (vlog-2388) 'clk' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(169): (vlog-2388) 'IR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IRQ' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IEN' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'FGI' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'FGO' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'E' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'AC_MSB' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'AC_zero' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'DR_zero' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(173): (vlog-2388) 'load_AR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(173): (vlog-2388) 'clr_AR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(173): (vlog-2388) 'inc_AR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(174): (vlog-2388) 'load_PC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(174): (vlog-2388) 'clr_PC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(174): (vlog-2388) 'inc_PC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(175): (vlog-2388) 'load_DR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(175): (vlog-2388) 'inc_DR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(176): (vlog-2388) 'load_AC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(176): (vlog-2388) 'clr_AC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(176): (vlog-2388) 'inc_AC' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(177): (vlog-2388) 'load_IR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(178): (vlog-2388) 'load_TR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(179): (vlog-2388) 'load_OUTR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(180): (vlog-2388) 'set_IRQ' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(180): (vlog-2388) 'clr_IRQ' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(181): (vlog-2388) 'set_IEN' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(181): (vlog-2388) 'clr_IEN' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(182): (vlog-2388) 'load_E' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(182): (vlog-2388) 'clr_E' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(182): (vlog-2388) 'comp_E' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(183): (vlog-2388) 'clr_S' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(184): (vlog-2388) 'clr_FGI' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(185): (vlog-2388) 'clr_FGO' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_and' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_add' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_comp' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_cir' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_cil' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_trans_dr' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(186): (vlog-2388) 'ALU_trans_inpr' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(187): (vlog-2388) 'RAM_r' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(187): (vlog-2388) 'RAM_w' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(188): (vlog-2388) 'bus_select' already declared in this scope (control_timing_unit_tb).
# End time: 23:16:04 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 44, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(168): (vlog-2388) 'clk' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(169): (vlog-2388) 'IR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IRQ' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IEN' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'FGI' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'FGO' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'E' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'AC_MSB' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'AC_zero' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'DR_zero' already declared in this scope (control_timing_unit_tb).
# End time: 23:18:05 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:30 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(168): (vlog-2388) 'clk' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(169): (vlog-2388) 'IR' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IRQ' already declared in this scope (control_timing_unit_tb).
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(170): (vlog-2388) 'IEN' already declared in this scope (control_timing_unit_tb).
# End time: 23:18:30 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:48 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(175): (vlog-2110) Illegal reference to net "clk".
# ** Error: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(177): (vlog-2110) Illegal reference to net "clk".
# ** Error: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(183): (vlog-2110) Illegal reference to net "IR".
# End time: 23:18:48 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:43 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(168): (vlog-2388) 'clk' already declared in this scope (control_timing_unit_tb).
# End time: 23:19:43 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:28 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# ** Error (suppressible): C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(168): (vlog-2388) 'IR' already declared in this scope (control_timing_unit_tb).
# End time: 23:20:28 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# 	control_timing_unit_tb
# End time: 23:21:45 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:25 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# 	control_timing_unit_tb
# End time: 23:23:25 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:38 on Jan 14,2019
# vlog -reportprogress 300 -work work C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv 
# -- Compiling module basic_comp_tb
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module ALU_tb
# -- Compiling module control_timing_unit_tb
# 
# Top level modules:
# 	basic_comp_tb
# 	ALU_tb
# 	control_timing_unit_tb
# End time: 23:35:38 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vsim rtl_work.basic_comp_tb
# End time: 23:36:18 on Jan 14,2019, Elapsed time: 0:29:57
# Errors: 3, Warnings: 33
# vsim rtl_work.basic_comp_tb 
# Start time: 23:36:18 on Jan 14,2019
# Loading sv_std.std
# Loading rtl_work.basic_comp_tb
# Loading rtl_work.basic_comp
# Loading rtl_work.register
# Loading rtl_work.ram
# Loading rtl_work.ff
# Loading rtl_work.bus
# Loading rtl_work.alu
# Loading rtl_work.control_timing_unit
# Loading rtl_work.counter
# Loading rtl_work.decoder
# Loading rtl_work.control_logic
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(7): [PCDPC] - Port size (8) does not match connection size (9) for port 'INPR_in'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv(7): [PCDPC] - Port size (1) does not match connection size (9) for port 'OUTR_out'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(52): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/DR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(52): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(54): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/IR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(54): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(54): [TFMPC] - Missing connection for port 'inc'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(55): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/TR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(55): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(55): [TFMPC] - Missing connection for port 'inc'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(56): [TFMPC] - Too few port connections. Expected 6, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/INPR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(56): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(56): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(56): [TFMPC] - Missing connection for port 'inc'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(57): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/OUTR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(57): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(573).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/OUTR File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(57): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(57): [TFMPC] - Missing connection for port 'inc'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(61): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/IRQ File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(61): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(61): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(61): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(62): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/IEN File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(62): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(62): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(62): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(63): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/E File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(63): [TFMPC] - Missing connection for port 'set'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(64): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/S File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(64): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(64): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(64): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(65): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/FGI File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(65): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(65): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(65): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(66): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/FGO File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(66): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(66): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(66): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(70): [PCDPC] - Port size (16) does not match connection size (12) for port 'from_DR'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(505).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/ALU File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(73): [PCDPC] - Port size (16) does not match connection size (12) for port 'IR'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(100).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/CTU File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/CTU/I File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'set'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(164): [PCDPC] - Port size (3) does not match connection size (4) for port 'in'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(652).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/CTU/dec4_16 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(164): [PCDPC] - Port size (8) does not match connection size (16) for port 'out'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(652).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/CTU/dec4_16 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(167): [PCDPC] - Port size (12) does not match connection size (16) for port 'T'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(191).
#    Time: 0 ps  Iteration: 0  Instance: /basic_comp_tb/DUT/CTU/control_log File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
vsim rtl_work.control_timing_unit_tb
# End time: 23:36:38 on Jan 14,2019, Elapsed time: 0:00:20
# Errors: 0, Warnings: 49
# vsim rtl_work.control_timing_unit_tb 
# Start time: 23:36:38 on Jan 14,2019
# Loading sv_std.std
# Loading rtl_work.control_timing_unit_tb
# Loading rtl_work.control_timing_unit
# Loading rtl_work.ff
# Loading rtl_work.counter
# Loading rtl_work.decoder
# Loading rtl_work.control_logic
# ** Warning: (vsim-3017) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /control_timing_unit_tb/DUT/I File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'set'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(155): [TFMPC] - Missing connection for port 'comp'.
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(164): [PCDPC] - Port size (3) does not match connection size (4) for port 'in'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(652).
#    Time: 0 ps  Iteration: 0  Instance: /control_timing_unit_tb/DUT/dec4_16 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(164): [PCDPC] - Port size (8) does not match connection size (16) for port 'out'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(652).
#    Time: 0 ps  Iteration: 0  Instance: /control_timing_unit_tb/DUT/dec4_16 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
# ** Warning: (vsim-3015) C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(167): [PCDPC] - Port size (12) does not match connection size (16) for port 'T'. The port definition is at: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv(191).
#    Time: 0 ps  Iteration: 0  Instance: /control_timing_unit_tb/DUT/control_log File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv
add wave -position insertpoint  \
sim:/control_timing_unit_tb/IR \
sim:/control_timing_unit_tb/clk \
sim:/control_timing_unit_tb/SC_out \
sim:/control_timing_unit_tb/T \
sim:/control_timing_unit_tb/D \
sim:/control_timing_unit_tb/I_out \
sim:/control_timing_unit_tb/load_I \
sim:/control_timing_unit_tb/IRQ \
sim:/control_timing_unit_tb/IEN \
sim:/control_timing_unit_tb/FGI \
sim:/control_timing_unit_tb/FGO \
sim:/control_timing_unit_tb/E \
sim:/control_timing_unit_tb/AC_MSB \
sim:/control_timing_unit_tb/AC_zero \
sim:/control_timing_unit_tb/DR_zero \
sim:/control_timing_unit_tb/load_AR \
sim:/control_timing_unit_tb/clr_AR \
sim:/control_timing_unit_tb/inc_AR \
sim:/control_timing_unit_tb/load_PC \
sim:/control_timing_unit_tb/clr_PC \
sim:/control_timing_unit_tb/inc_PC \
sim:/control_timing_unit_tb/load_DR \
sim:/control_timing_unit_tb/inc_DR \
sim:/control_timing_unit_tb/load_AC \
sim:/control_timing_unit_tb/clr_AC \
sim:/control_timing_unit_tb/inc_AC \
sim:/control_timing_unit_tb/load_IR \
sim:/control_timing_unit_tb/load_TR \
sim:/control_timing_unit_tb/load_OUTR \
sim:/control_timing_unit_tb/set_IRQ \
sim:/control_timing_unit_tb/clr_IRQ \
sim:/control_timing_unit_tb/set_IEN \
sim:/control_timing_unit_tb/clr_IEN \
sim:/control_timing_unit_tb/load_E \
sim:/control_timing_unit_tb/clr_E \
sim:/control_timing_unit_tb/comp_E \
sim:/control_timing_unit_tb/clr_S \
sim:/control_timing_unit_tb/clr_FGI \
sim:/control_timing_unit_tb/clr_FGO \
sim:/control_timing_unit_tb/ALU_and \
sim:/control_timing_unit_tb/ALU_add \
sim:/control_timing_unit_tb/ALU_comp \
sim:/control_timing_unit_tb/ALU_cir \
sim:/control_timing_unit_tb/ALU_cil \
sim:/control_timing_unit_tb/ALU_trans_dr \
sim:/control_timing_unit_tb/ALU_trans_inpr \
sim:/control_timing_unit_tb/RAM_r \
sim:/control_timing_unit_tb/RAM_w \
sim:/control_timing_unit_tb/bus_select
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Caner  Hostname: CANER  ProcessID: 12080
#           Attempting to use alternate WLF file "./wlftg0q2r2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg0q2r2
force -freeze sim:/control_timing_unit_tb/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 23:40:49 on Jan 14,2019, Elapsed time: 0:04:11
# Errors: 0, Warnings: 9
