
Free_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009880  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08009b20  08009b20  0000ab20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009bc8  08009bc8  0000abc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009bd0  08009bd0  0000abd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009bd4  08009bd4  0000abd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08009bd8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000064  08009c3c  0000b064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000c4  08009c9c  0000b0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005204  24000124  08009cfc  0000b124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24005328  08009cfc  0000b328  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b124  2**0
                  CONTENTS, READONLY
 12 .debug_info   000291de  00000000  00000000  0000b152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004683  00000000  00000000  00034330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d08  00000000  00000000  000389b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016a1  00000000  00000000  0003a6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000512c  00000000  00000000  0003bd61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023794  00000000  00000000  00040e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00174f23  00000000  00000000  00064621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d9544  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000801c  00000000  00000000  001d9588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001e15a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000124 	.word	0x24000124
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009b08 	.word	0x08009b08

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000128 	.word	0x24000128
 80002dc:	08009b08 	.word	0x08009b08

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d4:	f000 fda2 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d8:	f000 f82a 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005dc:	f000 f972 	bl	80008c4 <MX_GPIO_Init>
  MX_ETH_Init();
 80005e0:	f000 f8a6 	bl	8000730 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005e4:	f000 f8f0 	bl	80007c8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005e8:	f000 f93a 	bl	8000860 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005ec:	f006 fbf2 	bl	8006dd4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 80005f0:	4a09      	ldr	r2, [pc, #36]	@ (8000618 <main+0x48>)
 80005f2:	2100      	movs	r1, #0
 80005f4:	4809      	ldr	r0, [pc, #36]	@ (800061c <main+0x4c>)
 80005f6:	f006 fc37 	bl	8006e68 <osThreadNew>
 80005fa:	4603      	mov	r3, r0
 80005fc:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <main+0x50>)
 80005fe:	6013      	str	r3, [r2, #0]

  /* creation of blink02 */
  blink02Handle = osThreadNew(StartBlink02, NULL, &blink02_attributes);
 8000600:	4a08      	ldr	r2, [pc, #32]	@ (8000624 <main+0x54>)
 8000602:	2100      	movs	r1, #0
 8000604:	4808      	ldr	r0, [pc, #32]	@ (8000628 <main+0x58>)
 8000606:	f006 fc2f 	bl	8006e68 <osThreadNew>
 800060a:	4603      	mov	r3, r0
 800060c:	4a07      	ldr	r2, [pc, #28]	@ (800062c <main+0x5c>)
 800060e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000610:	f006 fc04 	bl	8006e1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <main+0x44>
 8000618:	08009b48 	.word	0x08009b48
 800061c:	08000a7d 	.word	0x08000a7d
 8000620:	240007a0 	.word	0x240007a0
 8000624:	08009b6c 	.word	0x08009b6c
 8000628:	08000a9d 	.word	0x08000a9d
 800062c:	240007a4 	.word	0x240007a4

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b09c      	sub	sp, #112	@ 0x70
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	224c      	movs	r2, #76	@ 0x4c
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f009 f97a 	bl	8009938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2220      	movs	r2, #32
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f009 f974 	bl	8009938 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000650:	2002      	movs	r0, #2
 8000652:	f001 fe2b 	bl	80022ac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000656:	2300      	movs	r3, #0
 8000658:	603b      	str	r3, [r7, #0]
 800065a:	4b33      	ldr	r3, [pc, #204]	@ (8000728 <SystemClock_Config+0xf8>)
 800065c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065e:	4a32      	ldr	r2, [pc, #200]	@ (8000728 <SystemClock_Config+0xf8>)
 8000660:	f023 0301 	bic.w	r3, r3, #1
 8000664:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000666:	4b30      	ldr	r3, [pc, #192]	@ (8000728 <SystemClock_Config+0xf8>)
 8000668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <SystemClock_Config+0xfc>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000678:	4a2c      	ldr	r2, [pc, #176]	@ (800072c <SystemClock_Config+0xfc>)
 800067a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b2a      	ldr	r3, [pc, #168]	@ (800072c <SystemClock_Config+0xfc>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800068c:	bf00      	nop
 800068e:	4b27      	ldr	r3, [pc, #156]	@ (800072c <SystemClock_Config+0xfc>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800069a:	d1f8      	bne.n	800068e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800069c:	2303      	movs	r3, #3
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006a0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006a6:	2301      	movs	r3, #1
 80006a8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006aa:	2340      	movs	r3, #64	@ 0x40
 80006ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006b6:	2301      	movs	r3, #1
 80006b8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80006ba:	2318      	movs	r3, #24
 80006bc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006c2:	2304      	movs	r3, #4
 80006c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006ca:	230c      	movs	r3, #12
 80006cc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006ce:	2300      	movs	r3, #0
 80006d0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fe30 	bl	8002340 <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0xba>
  {
    Error_Handler();
 80006e6:	f000 f9fd 	bl	8000ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	233f      	movs	r3, #63	@ 0x3f
 80006ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2101      	movs	r1, #1
 800070e:	4618      	mov	r0, r3
 8000710:	f002 fa70 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xee>
  {
    Error_Handler();
 800071a:	f000 f9e3 	bl	8000ae4 <Error_Handler>
  }
}
 800071e:	bf00      	nop
 8000720:	3770      	adds	r7, #112	@ 0x70
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	58000400 	.word	0x58000400
 800072c:	58024800 	.word	0x58024800

08000730 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000736:	4a1f      	ldr	r2, [pc, #124]	@ (80007b4 <MX_ETH_Init+0x84>)
 8000738:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <MX_ETH_Init+0x88>)
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000740:	4b1d      	ldr	r3, [pc, #116]	@ (80007b8 <MX_ETH_Init+0x88>)
 8000742:	2280      	movs	r2, #128	@ 0x80
 8000744:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000746:	4b1c      	ldr	r3, [pc, #112]	@ (80007b8 <MX_ETH_Init+0x88>)
 8000748:	22e1      	movs	r2, #225	@ 0xe1
 800074a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800074c:	4b1a      	ldr	r3, [pc, #104]	@ (80007b8 <MX_ETH_Init+0x88>)
 800074e:	2200      	movs	r2, #0
 8000750:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000752:	4b19      	ldr	r3, [pc, #100]	@ (80007b8 <MX_ETH_Init+0x88>)
 8000754:	2200      	movs	r2, #0
 8000756:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000758:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <MX_ETH_Init+0x88>)
 800075a:	2200      	movs	r2, #0
 800075c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000760:	4a15      	ldr	r2, [pc, #84]	@ (80007b8 <MX_ETH_Init+0x88>)
 8000762:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000766:	2201      	movs	r2, #1
 8000768:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <MX_ETH_Init+0x80>)
 800076c:	4a13      	ldr	r2, [pc, #76]	@ (80007bc <MX_ETH_Init+0x8c>)
 800076e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000772:	4a13      	ldr	r2, [pc, #76]	@ (80007c0 <MX_ETH_Init+0x90>)
 8000774:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000778:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800077c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800077e:	480c      	ldr	r0, [pc, #48]	@ (80007b0 <MX_ETH_Init+0x80>)
 8000780:	f000 fe4c 	bl	800141c <HAL_ETH_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800078a:	f000 f9ab 	bl	8000ae4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800078e:	2238      	movs	r2, #56	@ 0x38
 8000790:	2100      	movs	r1, #0
 8000792:	480c      	ldr	r0, [pc, #48]	@ (80007c4 <MX_ETH_Init+0x94>)
 8000794:	f009 f8d0 	bl	8009938 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000798:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <MX_ETH_Init+0x94>)
 800079a:	2221      	movs	r2, #33	@ 0x21
 800079c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800079e:	4b09      	ldr	r3, [pc, #36]	@ (80007c4 <MX_ETH_Init+0x94>)
 80007a0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007a4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007a6:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <MX_ETH_Init+0x94>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	24000178 	.word	0x24000178
 80007b4:	40028000 	.word	0x40028000
 80007b8:	240007a8 	.word	0x240007a8
 80007bc:	240000c4 	.word	0x240000c4
 80007c0:	24000064 	.word	0x24000064
 80007c4:	24000140 	.word	0x24000140

080007c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007ce:	4a23      	ldr	r2, [pc, #140]	@ (800085c <MX_USART3_UART_Init+0x94>)
 80007d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007d2:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b19      	ldr	r3, [pc, #100]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000804:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000806:	2200      	movs	r2, #0
 8000808:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080a:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000810:	4811      	ldr	r0, [pc, #68]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000812:	f004 feb7 	bl	8005584 <HAL_UART_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800081c:	f000 f962 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	480d      	ldr	r0, [pc, #52]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000824:	f005 febf 	bl	80065a6 <HAL_UARTEx_SetTxFifoThreshold>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800082e:	f000 f959 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000832:	2100      	movs	r1, #0
 8000834:	4808      	ldr	r0, [pc, #32]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000836:	f005 fef4 	bl	8006622 <HAL_UARTEx_SetRxFifoThreshold>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000840:	f000 f950 	bl	8000ae4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	@ (8000858 <MX_USART3_UART_Init+0x90>)
 8000846:	f005 fe75 	bl	8006534 <HAL_UARTEx_DisableFifoMode>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000850:	f000 f948 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	24000228 	.word	0x24000228
 800085c:	40004800 	.word	0x40004800

08000860 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000864:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000866:	4a16      	ldr	r2, [pc, #88]	@ (80008c0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000868:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800086a:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800086c:	2209      	movs	r2, #9
 800086e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000870:	4b12      	ldr	r3, [pc, #72]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000872:	2202      	movs	r2, #2
 8000874:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000878:	2200      	movs	r2, #0
 800087a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800087c:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800087e:	2202      	movs	r2, #2
 8000880:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000884:	2201      	movs	r2, #1
 8000886:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800088a:	2200      	movs	r2, #0
 800088c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800088e:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000890:	2200      	movs	r2, #0
 8000892:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000896:	2201      	movs	r2, #1
 8000898:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800089c:	2201      	movs	r2, #1
 800089e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008a8:	f001 fbcf 	bl	800204a <HAL_PCD_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80008b2:	f000 f917 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	240002bc 	.word	0x240002bc
 80008c0:	40080000 	.word	0x40080000

080008c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	@ 0x30
 80008c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
 80008d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	4b62      	ldr	r3, [pc, #392]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 80008dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e0:	4a60      	ldr	r2, [pc, #384]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 80008e2:	f043 0304 	orr.w	r3, r3, #4
 80008e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008ea:	4b5e      	ldr	r3, [pc, #376]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 80008ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f0:	f003 0304 	and.w	r3, r3, #4
 80008f4:	61bb      	str	r3, [r7, #24]
 80008f6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f8:	4b5a      	ldr	r3, [pc, #360]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 80008fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008fe:	4a59      	ldr	r2, [pc, #356]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000904:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000908:	4b56      	ldr	r3, [pc, #344]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 800090a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b53      	ldr	r3, [pc, #332]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800091c:	4a51      	ldr	r2, [pc, #324]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000926:	4b4f      	ldr	r3, [pc, #316]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	613b      	str	r3, [r7, #16]
 8000932:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b4b      	ldr	r3, [pc, #300]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093a:	4a4a      	ldr	r2, [pc, #296]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000944:	4b47      	ldr	r3, [pc, #284]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000952:	4b44      	ldr	r3, [pc, #272]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a42      	ldr	r2, [pc, #264]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 800095a:	f043 0308 	orr.w	r3, r3, #8
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b40      	ldr	r3, [pc, #256]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0308 	and.w	r3, r3, #8
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000970:	4b3c      	ldr	r3, [pc, #240]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	4a3b      	ldr	r2, [pc, #236]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000980:	4b38      	ldr	r3, [pc, #224]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800098e:	4b35      	ldr	r3, [pc, #212]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000994:	4a33      	ldr	r2, [pc, #204]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 8000996:	f043 0310 	orr.w	r3, r3, #16
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099e:	4b31      	ldr	r3, [pc, #196]	@ (8000a64 <MX_GPIO_Init+0x1a0>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a4:	f003 0310 	and.w	r3, r3, #16
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f244 0101 	movw	r1, #16385	@ 0x4001
 80009b2:	482d      	ldr	r0, [pc, #180]	@ (8000a68 <MX_GPIO_Init+0x1a4>)
 80009b4:	f001 fb16 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009be:	482b      	ldr	r0, [pc, #172]	@ (8000a6c <MX_GPIO_Init+0x1a8>)
 80009c0:	f001 fb10 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2102      	movs	r1, #2
 80009c8:	4829      	ldr	r0, [pc, #164]	@ (8000a70 <MX_GPIO_Init+0x1ac>)
 80009ca:	f001 fb0b 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	4824      	ldr	r0, [pc, #144]	@ (8000a74 <MX_GPIO_Init+0x1b0>)
 80009e4:	f001 f94e 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80009e8:	f244 0301 	movw	r3, #16385	@ 0x4001
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ee:	2301      	movs	r3, #1
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	4819      	ldr	r0, [pc, #100]	@ (8000a68 <MX_GPIO_Init+0x1a4>)
 8000a02:	f001 f93f 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <MX_GPIO_Init+0x1a8>)
 8000a20:	f001 f930 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000a24:	2380      	movs	r3, #128	@ 0x80
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	480f      	ldr	r0, [pc, #60]	@ (8000a78 <MX_GPIO_Init+0x1b4>)
 8000a3a:	f001 f923 	bl	8001c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <MX_GPIO_Init+0x1ac>)
 8000a56:	f001 f915 	bl	8001c84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3730      	adds	r7, #48	@ 0x30
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	58024400 	.word	0x58024400
 8000a68:	58020400 	.word	0x58020400
 8000a6c:	58020c00 	.word	0x58020c00
 8000a70:	58021000 	.word	0x58021000
 8000a74:	58020800 	.word	0x58020800
 8000a78:	58021800 	.word	0x58021800

08000a7c <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000a84:	2101      	movs	r1, #1
 8000a86:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <StartBlink01+0x1c>)
 8000a88:	f001 fac5 	bl	8002016 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000a8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a90:	f006 fa7c 	bl	8006f8c <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000a94:	bf00      	nop
 8000a96:	e7f5      	b.n	8000a84 <StartBlink01+0x8>
 8000a98:	58020400 	.word	0x58020400

08000a9c <StartBlink02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink02 */
void StartBlink02(void *argument)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000aa4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aa8:	4804      	ldr	r0, [pc, #16]	@ (8000abc <StartBlink02+0x20>)
 8000aaa:	f001 fab4 	bl	8002016 <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000aae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab2:	f006 fa6b 	bl	8006f8c <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000ab6:	bf00      	nop
 8000ab8:	e7f4      	b.n	8000aa4 <StartBlink02+0x8>
 8000aba:	bf00      	nop
 8000abc:	58020400 	.word	0x58020400

08000ac0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a04      	ldr	r2, [pc, #16]	@ (8000ae0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d101      	bne.n	8000ad6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ad2:	f000 fb5f 	bl	8001194 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40001000 	.word	0x40001000

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <Error_Handler+0x8>

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <HAL_MspInit+0x38>)
 8000af8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000afc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <HAL_MspInit+0x38>)
 8000afe:	f043 0302 	orr.w	r3, r3, #2
 8000b02:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <HAL_MspInit+0x38>)
 8000b08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b0c:	f003 0302 	and.w	r3, r3, #2
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	210f      	movs	r1, #15
 8000b18:	f06f 0001 	mvn.w	r0, #1
 8000b1c:	f000 fc56 	bl	80013cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	58024400 	.word	0x58024400

08000b2c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08e      	sub	sp, #56	@ 0x38
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a59      	ldr	r2, [pc, #356]	@ (8000cb0 <HAL_ETH_MspInit+0x184>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	f040 80ab 	bne.w	8000ca6 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000b50:	4b58      	ldr	r3, [pc, #352]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b52:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b56:	4a57      	ldr	r2, [pc, #348]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b5c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b60:	4b54      	ldr	r3, [pc, #336]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000b6e:	4b51      	ldr	r3, [pc, #324]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b74:	4a4f      	ldr	r2, [pc, #316]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b7e:	4b4d      	ldr	r3, [pc, #308]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b88:	61fb      	str	r3, [r7, #28]
 8000b8a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000b8c:	4b49      	ldr	r3, [pc, #292]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b92:	4a48      	ldr	r2, [pc, #288]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b98:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b9c:	4b45      	ldr	r3, [pc, #276]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000b9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba6:	61bb      	str	r3, [r7, #24]
 8000ba8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000baa:	4b42      	ldr	r3, [pc, #264]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb0:	4a40      	ldr	r2, [pc, #256]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bb2:	f043 0304 	orr.w	r3, r3, #4
 8000bb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bba:	4b3e      	ldr	r3, [pc, #248]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc0:	f003 0304 	and.w	r3, r3, #4
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc8:	4b3a      	ldr	r3, [pc, #232]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bce:	4a39      	ldr	r2, [pc, #228]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd8:	4b36      	ldr	r3, [pc, #216]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	4b33      	ldr	r3, [pc, #204]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bec:	4a31      	ldr	r2, [pc, #196]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bee:	f043 0302 	orr.w	r3, r3, #2
 8000bf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfc:	f003 0302 	and.w	r3, r3, #2
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c04:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c14:	4b27      	ldr	r3, [pc, #156]	@ (8000cb4 <HAL_ETH_MspInit+0x188>)
 8000c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c22:	2332      	movs	r3, #50	@ 0x32
 8000c24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c32:	230b      	movs	r3, #11
 8000c34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	481e      	ldr	r0, [pc, #120]	@ (8000cb8 <HAL_ETH_MspInit+0x18c>)
 8000c3e:	f001 f821 	bl	8001c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000c42:	2386      	movs	r3, #134	@ 0x86
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c52:	230b      	movs	r3, #11
 8000c54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4817      	ldr	r0, [pc, #92]	@ (8000cbc <HAL_ETH_MspInit+0x190>)
 8000c5e:	f001 f811 	bl	8001c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c74:	230b      	movs	r3, #11
 8000c76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4810      	ldr	r0, [pc, #64]	@ (8000cc0 <HAL_ETH_MspInit+0x194>)
 8000c80:	f001 f800 	bl	8001c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000c84:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c96:	230b      	movs	r3, #11
 8000c98:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <HAL_ETH_MspInit+0x198>)
 8000ca2:	f000 ffef 	bl	8001c84 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000ca6:	bf00      	nop
 8000ca8:	3738      	adds	r7, #56	@ 0x38
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40028000 	.word	0x40028000
 8000cb4:	58024400 	.word	0x58024400
 8000cb8:	58020800 	.word	0x58020800
 8000cbc:	58020000 	.word	0x58020000
 8000cc0:	58020400 	.word	0x58020400
 8000cc4:	58021800 	.word	0x58021800

08000cc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b0ba      	sub	sp, #232	@ 0xe8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ce0:	f107 0310 	add.w	r3, r7, #16
 8000ce4:	22c0      	movs	r2, #192	@ 0xc0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f008 fe25 	bl	8009938 <memset>
  if(huart->Instance==USART3)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a27      	ldr	r2, [pc, #156]	@ (8000d90 <HAL_UART_MspInit+0xc8>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d146      	bne.n	8000d86 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000cf8:	f04f 0202 	mov.w	r2, #2
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f002 fb3e 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d1a:	f7ff fee3 	bl	8000ae4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d24:	4a1b      	ldr	r2, [pc, #108]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d2a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d3c:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d42:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d44:	f043 0308 	orr.w	r3, r3, #8
 8000d48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4c:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <HAL_UART_MspInit+0xcc>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d52:	f003 0308 	and.w	r3, r3, #8
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000d5a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d62:	2302      	movs	r3, #2
 8000d64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d74:	2307      	movs	r3, #7
 8000d76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d7a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <HAL_UART_MspInit+0xd0>)
 8000d82:	f000 ff7f 	bl	8001c84 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d86:	bf00      	nop
 8000d88:	37e8      	adds	r7, #232	@ 0xe8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40004800 	.word	0x40004800
 8000d94:	58024400 	.word	0x58024400
 8000d98:	58020c00 	.word	0x58020c00

08000d9c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b0ba      	sub	sp, #232	@ 0xe8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db4:	f107 0310 	add.w	r3, r7, #16
 8000db8:	22c0      	movs	r2, #192	@ 0xc0
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f008 fdbb 	bl	8009938 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a30      	ldr	r2, [pc, #192]	@ (8000e88 <HAL_PCD_MspInit+0xec>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d159      	bne.n	8000e80 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000dcc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000dd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000ddc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000de0:	f107 0310 	add.w	r3, r7, #16
 8000de4:	4618      	mov	r0, r3
 8000de6:	f002 fad3 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8000df0:	f7ff fe78 	bl	8000ae4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000df4:	f001 fa94 	bl	8002320 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b24      	ldr	r3, [pc, #144]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dfe:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e08:	4b20      	ldr	r3, [pc, #128]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000e16:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000e30:	230a      	movs	r3, #10
 8000e32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e36:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4814      	ldr	r0, [pc, #80]	@ (8000e90 <HAL_PCD_MspInit+0xf4>)
 8000e3e:	f000 ff21 	bl	8001c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	480c      	ldr	r0, [pc, #48]	@ (8000e90 <HAL_PCD_MspInit+0xf4>)
 8000e5e:	f000 ff11 	bl	8001c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e62:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000e64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e68:	4a08      	ldr	r2, [pc, #32]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000e6a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e6e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_PCD_MspInit+0xf0>)
 8000e74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000e80:	bf00      	nop
 8000e82:	37e8      	adds	r7, #232	@ 0xe8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40080000 	.word	0x40080000
 8000e8c:	58024400 	.word	0x58024400
 8000e90:	58020000 	.word	0x58020000

08000e94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b090      	sub	sp, #64	@ 0x40
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b0f      	cmp	r3, #15
 8000ea0:	d827      	bhi.n	8000ef2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	6879      	ldr	r1, [r7, #4]
 8000ea6:	2036      	movs	r0, #54	@ 0x36
 8000ea8:	f000 fa90 	bl	80013cc <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000eac:	2036      	movs	r0, #54	@ 0x36
 8000eae:	f000 faa7 	bl	8001400 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000eb2:	4a29      	ldr	r2, [pc, #164]	@ (8000f58 <HAL_InitTick+0xc4>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000eb8:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <HAL_InitTick+0xc8>)
 8000eba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ebe:	4a27      	ldr	r2, [pc, #156]	@ (8000f5c <HAL_InitTick+0xc8>)
 8000ec0:	f043 0310 	orr.w	r3, r3, #16
 8000ec4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ec8:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <HAL_InitTick+0xc8>)
 8000eca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ece:	f003 0310 	and.w	r3, r3, #16
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ed6:	f107 0210 	add.w	r2, r7, #16
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f002 fa13 	bl	800330c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d106      	bne.n	8000efe <HAL_InitTick+0x6a>
 8000ef0:	e001      	b.n	8000ef6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e02b      	b.n	8000f4e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ef6:	f002 f9dd 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8000efa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000efc:	e004      	b.n	8000f08 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000efe:	f002 f9d9 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8000f02:	4603      	mov	r3, r0
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f0a:	4a15      	ldr	r2, [pc, #84]	@ (8000f60 <HAL_InitTick+0xcc>)
 8000f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f10:	0c9b      	lsrs	r3, r3, #18
 8000f12:	3b01      	subs	r3, #1
 8000f14:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000f16:	4b13      	ldr	r3, [pc, #76]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f18:	4a13      	ldr	r2, [pc, #76]	@ (8000f68 <HAL_InitTick+0xd4>)
 8000f1a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f24:	4a0f      	ldr	r2, [pc, #60]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000f36:	480b      	ldr	r0, [pc, #44]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f38:	f004 f856 	bl	8004fe8 <HAL_TIM_Base_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d104      	bne.n	8000f4c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000f42:	4808      	ldr	r0, [pc, #32]	@ (8000f64 <HAL_InitTick+0xd0>)
 8000f44:	f004 f8b2 	bl	80050ac <HAL_TIM_Base_Start_IT>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	e000      	b.n	8000f4e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3740      	adds	r7, #64	@ 0x40
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	24000008 	.word	0x24000008
 8000f5c:	58024400 	.word	0x58024400
 8000f60:	431bde83 	.word	0x431bde83
 8000f64:	240007b0 	.word	0x240007b0
 8000f68:	40001000 	.word	0x40001000

08000f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <NMI_Handler+0x4>

08000f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <MemManage_Handler+0x4>

08000f84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <BusFault_Handler+0x4>

08000f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <UsageFault_Handler+0x4>

08000f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fa8:	4802      	ldr	r0, [pc, #8]	@ (8000fb4 <TIM6_DAC_IRQHandler+0x10>)
 8000faa:	f004 f8f7 	bl	800519c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	240007b0 	.word	0x240007b0

08000fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fbc:	4b37      	ldr	r3, [pc, #220]	@ (800109c <SystemInit+0xe4>)
 8000fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fc2:	4a36      	ldr	r2, [pc, #216]	@ (800109c <SystemInit+0xe4>)
 8000fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fcc:	4b34      	ldr	r3, [pc, #208]	@ (80010a0 <SystemInit+0xe8>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 030f 	and.w	r3, r3, #15
 8000fd4:	2b06      	cmp	r3, #6
 8000fd6:	d807      	bhi.n	8000fe8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fd8:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <SystemInit+0xe8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f023 030f 	bic.w	r3, r3, #15
 8000fe0:	4a2f      	ldr	r2, [pc, #188]	@ (80010a0 <SystemInit+0xe8>)
 8000fe2:	f043 0307 	orr.w	r3, r3, #7
 8000fe6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80010a4 <SystemInit+0xec>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a2d      	ldr	r2, [pc, #180]	@ (80010a4 <SystemInit+0xec>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <SystemInit+0xec>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80010a4 <SystemInit+0xec>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	4929      	ldr	r1, [pc, #164]	@ (80010a4 <SystemInit+0xec>)
 8001000:	4b29      	ldr	r3, [pc, #164]	@ (80010a8 <SystemInit+0xf0>)
 8001002:	4013      	ands	r3, r2
 8001004:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001006:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <SystemInit+0xe8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d007      	beq.n	8001022 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001012:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <SystemInit+0xe8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f023 030f 	bic.w	r3, r3, #15
 800101a:	4a21      	ldr	r2, [pc, #132]	@ (80010a0 <SystemInit+0xe8>)
 800101c:	f043 0307 	orr.w	r3, r3, #7
 8001020:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001022:	4b20      	ldr	r3, [pc, #128]	@ (80010a4 <SystemInit+0xec>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001028:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <SystemInit+0xec>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800102e:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <SystemInit+0xec>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <SystemInit+0xec>)
 8001036:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <SystemInit+0xf4>)
 8001038:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <SystemInit+0xec>)
 800103c:	4a1c      	ldr	r2, [pc, #112]	@ (80010b0 <SystemInit+0xf8>)
 800103e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <SystemInit+0xec>)
 8001042:	4a1c      	ldr	r2, [pc, #112]	@ (80010b4 <SystemInit+0xfc>)
 8001044:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <SystemInit+0xec>)
 8001048:	2200      	movs	r2, #0
 800104a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <SystemInit+0xec>)
 800104e:	4a19      	ldr	r2, [pc, #100]	@ (80010b4 <SystemInit+0xfc>)
 8001050:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <SystemInit+0xec>)
 8001054:	2200      	movs	r2, #0
 8001056:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <SystemInit+0xec>)
 800105a:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <SystemInit+0xfc>)
 800105c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <SystemInit+0xec>)
 8001060:	2200      	movs	r2, #0
 8001062:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <SystemInit+0xec>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a0e      	ldr	r2, [pc, #56]	@ (80010a4 <SystemInit+0xec>)
 800106a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800106e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <SystemInit+0xec>)
 8001072:	2200      	movs	r2, #0
 8001074:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <SystemInit+0x100>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <SystemInit+0x104>)
 800107c:	4013      	ands	r3, r2
 800107e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001082:	d202      	bcs.n	800108a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001084:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <SystemInit+0x108>)
 8001086:	2201      	movs	r2, #1
 8001088:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <SystemInit+0x10c>)
 800108c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001090:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00
 80010a0:	52002000 	.word	0x52002000
 80010a4:	58024400 	.word	0x58024400
 80010a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80010ac:	02020200 	.word	0x02020200
 80010b0:	01ff0000 	.word	0x01ff0000
 80010b4:	01010280 	.word	0x01010280
 80010b8:	5c001000 	.word	0x5c001000
 80010bc:	ffff0000 	.word	0xffff0000
 80010c0:	51008108 	.word	0x51008108
 80010c4:	52004000 	.word	0x52004000

080010c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001100 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010cc:	f7ff ff74 	bl	8000fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d0:	480c      	ldr	r0, [pc, #48]	@ (8001104 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010d2:	490d      	ldr	r1, [pc, #52]	@ (8001108 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d4:	4a0d      	ldr	r2, [pc, #52]	@ (800110c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d8:	e002      	b.n	80010e0 <LoopCopyDataInit>

080010da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010de:	3304      	adds	r3, #4

080010e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e4:	d3f9      	bcc.n	80010da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001114 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ec:	e001      	b.n	80010f2 <LoopFillZerobss>

080010ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f0:	3204      	adds	r2, #4

080010f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f4:	d3fb      	bcc.n	80010ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010f6:	f008 fc7d 	bl	80099f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010fa:	f7ff fa69 	bl	80005d0 <main>
  bx  lr
 80010fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001100:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001104:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001108:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 800110c:	08009bd8 	.word	0x08009bd8
  ldr r2, =_sbss
 8001110:	24000124 	.word	0x24000124
  ldr r4, =_ebss
 8001114:	24005328 	.word	0x24005328

08001118 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001118:	e7fe      	b.n	8001118 <ADC3_IRQHandler>
	...

0800111c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001122:	2003      	movs	r0, #3
 8001124:	f000 f947 	bl	80013b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001128:	f001 ff1a 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 800112c:	4602      	mov	r2, r0
 800112e:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <HAL_Init+0x68>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	f003 030f 	and.w	r3, r3, #15
 8001138:	4913      	ldr	r1, [pc, #76]	@ (8001188 <HAL_Init+0x6c>)
 800113a:	5ccb      	ldrb	r3, [r1, r3]
 800113c:	f003 031f 	and.w	r3, r3, #31
 8001140:	fa22 f303 	lsr.w	r3, r2, r3
 8001144:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <HAL_Init+0x68>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f003 030f 	and.w	r3, r3, #15
 800114e:	4a0e      	ldr	r2, [pc, #56]	@ (8001188 <HAL_Init+0x6c>)
 8001150:	5cd3      	ldrb	r3, [r2, r3]
 8001152:	f003 031f 	and.w	r3, r3, #31
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	fa22 f303 	lsr.w	r3, r2, r3
 800115c:	4a0b      	ldr	r2, [pc, #44]	@ (800118c <HAL_Init+0x70>)
 800115e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <HAL_Init+0x74>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001166:	200f      	movs	r0, #15
 8001168:	f7ff fe94 	bl	8000e94 <HAL_InitTick>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e002      	b.n	800117c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001176:	f7ff fcbb 	bl	8000af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	58024400 	.word	0x58024400
 8001188:	08009b90 	.word	0x08009b90
 800118c:	24000004 	.word	0x24000004
 8001190:	24000000 	.word	0x24000000

08001194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_IncTick+0x20>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <HAL_IncTick+0x24>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <HAL_IncTick+0x24>)
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	2400000c 	.word	0x2400000c
 80011b8:	240007fc 	.word	0x240007fc

080011bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return uwTick;
 80011c0:	4b03      	ldr	r3, [pc, #12]	@ (80011d0 <HAL_GetTick+0x14>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	240007fc 	.word	0x240007fc

080011d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011dc:	f7ff ffee 	bl	80011bc <HAL_GetTick>
 80011e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ec:	d005      	beq.n	80011fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HAL_Delay+0x44>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4413      	add	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fa:	bf00      	nop
 80011fc:	f7ff ffde 	bl	80011bc <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	429a      	cmp	r2, r3
 800120a:	d8f7      	bhi.n	80011fc <HAL_Delay+0x28>
  {
  }
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2400000c 	.word	0x2400000c

0800121c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <HAL_GetREVID+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	0c1b      	lsrs	r3, r3, #16
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	5c001000 	.word	0x5c001000

08001234 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800123c:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001244:	4904      	ldr	r1, [pc, #16]	@ (8001258 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4313      	orrs	r3, r2
 800124a:	604b      	str	r3, [r1, #4]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	58000400 	.word	0x58000400

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001286:	4313      	orrs	r3, r2
 8001288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	60d3      	str	r3, [r2, #12]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00
 80012a0:	05fa0000 	.word	0x05fa0000

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <__NVIC_EnableIRQ+0x38>)
 80012da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	@ (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	@ (800134c <__NVIC_SetPriority+0x50>)
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	@ 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
         );
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	@ 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ff4c 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
 80013d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013da:	f7ff ff63 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 80013de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	68b9      	ldr	r1, [r7, #8]
 80013e4:	6978      	ldr	r0, [r7, #20]
 80013e6:	f7ff ffb3 	bl	8001350 <NVIC_EncodePriority>
 80013ea:	4602      	mov	r2, r0
 80013ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f0:	4611      	mov	r1, r2
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff82 	bl	80012fc <__NVIC_SetPriority>
}
 80013f8:	bf00      	nop
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800140a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ff56 	bl	80012c0 <__NVIC_EnableIRQ>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e0e3      	b.n	80015f6 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001434:	2b00      	cmp	r3, #0
 8001436:	d106      	bne.n	8001446 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2223      	movs	r2, #35	@ 0x23
 800143c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fb73 	bl	8000b2c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001446:	4b6e      	ldr	r3, [pc, #440]	@ (8001600 <HAL_ETH_Init+0x1e4>)
 8001448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800144c:	4a6c      	ldr	r2, [pc, #432]	@ (8001600 <HAL_ETH_Init+0x1e4>)
 800144e:	f043 0302 	orr.w	r3, r3, #2
 8001452:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001456:	4b6a      	ldr	r3, [pc, #424]	@ (8001600 <HAL_ETH_Init+0x1e4>)
 8001458:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	60bb      	str	r3, [r7, #8]
 8001462:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	7a1b      	ldrb	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d103      	bne.n	8001474 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800146c:	2000      	movs	r0, #0
 800146e:	f7ff fee1 	bl	8001234 <HAL_SYSCFG_ETHInterfaceSelect>
 8001472:	e003      	b.n	800147c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001474:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001478:	f7ff fedc 	bl	8001234 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800147c:	4b61      	ldr	r3, [pc, #388]	@ (8001604 <HAL_ETH_Init+0x1e8>)
 800147e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001496:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001498:	f7ff fe90 	bl	80011bc <HAL_GetTick>
 800149c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800149e:	e011      	b.n	80014c4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80014a0:	f7ff fe8c 	bl	80011bc <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014ae:	d909      	bls.n	80014c4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2204      	movs	r2, #4
 80014b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	22e0      	movs	r2, #224	@ 0xe0
 80014bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e098      	b.n	80015f6 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1e4      	bne.n	80014a0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f000 f89e 	bl	8001618 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80014dc:	f001 feba 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4a49      	ldr	r2, [pc, #292]	@ (8001608 <HAL_ETH_Init+0x1ec>)
 80014e4:	fba2 2303 	umull	r2, r3, r2, r3
 80014e8:	0c9a      	lsrs	r2, r3, #18
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3a01      	subs	r2, #1
 80014f0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f000 fa81 	bl	80019fc <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001502:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001506:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6812      	ldr	r2, [r2, #0]
 800150e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001512:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001516:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	f003 0303 	and.w	r3, r3, #3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d009      	beq.n	800153a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	22e0      	movs	r2, #224	@ 0xe0
 8001532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e05d      	b.n	80015f6 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001542:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001546:	4b31      	ldr	r3, [pc, #196]	@ (800160c <HAL_ETH_Init+0x1f0>)
 8001548:	4013      	ands	r3, r2
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	6952      	ldr	r2, [r2, #20]
 800154e:	0051      	lsls	r1, r2, #1
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	6812      	ldr	r2, [r2, #0]
 8001554:	430b      	orrs	r3, r1
 8001556:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800155a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 fae9 	bl	8001b36 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f000 fb2f 	bl	8001bc8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	3305      	adds	r3, #5
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	021a      	lsls	r2, r3, #8
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	3304      	adds	r3, #4
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4619      	mov	r1, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	430a      	orrs	r2, r1
 8001584:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	3303      	adds	r3, #3
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	061a      	lsls	r2, r3, #24
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	3302      	adds	r3, #2
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	041b      	lsls	r3, r3, #16
 800159c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	3301      	adds	r3, #1
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80015a8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80015b6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80015b8:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_ETH_Init+0x1f4>)
 80015ca:	430b      	orrs	r3, r1
 80015cc:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <HAL_ETH_Init+0x1f8>)
 80015de:	430b      	orrs	r3, r1
 80015e0:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2210      	movs	r2, #16
 80015f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	58024400 	.word	0x58024400
 8001604:	58000400 	.word	0x58000400
 8001608:	431bde83 	.word	0x431bde83
 800160c:	ffff8001 	.word	0xffff8001
 8001610:	0c020060 	.word	0x0c020060
 8001614:	0c20c000 	.word	0x0c20c000

08001618 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001628:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001630:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001632:	f001 fe0f 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 8001636:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4a1a      	ldr	r2, [pc, #104]	@ (80016a4 <HAL_ETH_SetMDIOClockRange+0x8c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d804      	bhi.n	800164a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	e022      	b.n	8001690 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	4a16      	ldr	r2, [pc, #88]	@ (80016a8 <HAL_ETH_SetMDIOClockRange+0x90>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d204      	bcs.n	800165c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	e019      	b.n	8001690 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	4a13      	ldr	r2, [pc, #76]	@ (80016ac <HAL_ETH_SetMDIOClockRange+0x94>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d915      	bls.n	8001690 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	4a12      	ldr	r2, [pc, #72]	@ (80016b0 <HAL_ETH_SetMDIOClockRange+0x98>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d804      	bhi.n	8001676 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e00c      	b.n	8001690 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	4a0e      	ldr	r2, [pc, #56]	@ (80016b4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d804      	bhi.n	8001688 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	e003      	b.n	8001690 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800168e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	02160ebf 	.word	0x02160ebf
 80016a8:	03938700 	.word	0x03938700
 80016ac:	05f5e0ff 	.word	0x05f5e0ff
 80016b0:	08f0d17f 	.word	0x08f0d17f
 80016b4:	0ee6b27f 	.word	0x0ee6b27f

080016b8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80016ca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	791b      	ldrb	r3, [r3, #4]
 80016d0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80016d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	7b1b      	ldrb	r3, [r3, #12]
 80016d8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80016da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	7b5b      	ldrb	r3, [r3, #13]
 80016e0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80016e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	7b9b      	ldrb	r3, [r3, #14]
 80016e8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80016ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	7bdb      	ldrb	r3, [r3, #15]
 80016f0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80016f2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	7c12      	ldrb	r2, [r2, #16]
 80016f8:	2a00      	cmp	r2, #0
 80016fa:	d102      	bne.n	8001702 <ETH_SetMACConfig+0x4a>
 80016fc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001700:	e000      	b.n	8001704 <ETH_SetMACConfig+0x4c>
 8001702:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001704:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	7c52      	ldrb	r2, [r2, #17]
 800170a:	2a00      	cmp	r2, #0
 800170c:	d102      	bne.n	8001714 <ETH_SetMACConfig+0x5c>
 800170e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001712:	e000      	b.n	8001716 <ETH_SetMACConfig+0x5e>
 8001714:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001716:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	7c9b      	ldrb	r3, [r3, #18]
 800171c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800171e:	431a      	orrs	r2, r3
               macconf->Speed |
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001724:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800172a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	7f1b      	ldrb	r3, [r3, #28]
 8001730:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001732:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	7f5b      	ldrb	r3, [r3, #29]
 8001738:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800173a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	7f92      	ldrb	r2, [r2, #30]
 8001740:	2a00      	cmp	r2, #0
 8001742:	d102      	bne.n	800174a <ETH_SetMACConfig+0x92>
 8001744:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001748:	e000      	b.n	800174c <ETH_SetMACConfig+0x94>
 800174a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800174c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	7fdb      	ldrb	r3, [r3, #31]
 8001752:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001754:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001756:	683a      	ldr	r2, [r7, #0]
 8001758:	f892 2020 	ldrb.w	r2, [r2, #32]
 800175c:	2a00      	cmp	r2, #0
 800175e:	d102      	bne.n	8001766 <ETH_SetMACConfig+0xae>
 8001760:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001764:	e000      	b.n	8001768 <ETH_SetMACConfig+0xb0>
 8001766:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001768:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800176e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001776:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001778:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800177e:	4313      	orrs	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b56      	ldr	r3, [pc, #344]	@ (80018e4 <ETH_SetMACConfig+0x22c>)
 800178a:	4013      	ands	r3, r2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	68f9      	ldr	r1, [r7, #12]
 8001792:	430b      	orrs	r3, r1
 8001794:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800179a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80017a2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80017a4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017ac:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80017ae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80017b6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80017b8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80017c0:	2a00      	cmp	r2, #0
 80017c2:	d102      	bne.n	80017ca <ETH_SetMACConfig+0x112>
 80017c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017c8:	e000      	b.n	80017cc <ETH_SetMACConfig+0x114>
 80017ca:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80017cc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	4b42      	ldr	r3, [pc, #264]	@ (80018e8 <ETH_SetMACConfig+0x230>)
 80017de:	4013      	ands	r3, r2
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	68f9      	ldr	r1, [r7, #12]
 80017e6:	430b      	orrs	r3, r1
 80017e8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017f0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80017f6:	4313      	orrs	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68da      	ldr	r2, [r3, #12]
 8001800:	4b3a      	ldr	r3, [pc, #232]	@ (80018ec <ETH_SetMACConfig+0x234>)
 8001802:	4013      	ands	r3, r2
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	68f9      	ldr	r1, [r7, #12]
 800180a:	430b      	orrs	r3, r1
 800180c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001814:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800181a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001822:	2a00      	cmp	r2, #0
 8001824:	d101      	bne.n	800182a <ETH_SetMACConfig+0x172>
 8001826:	2280      	movs	r2, #128	@ 0x80
 8001828:	e000      	b.n	800182c <ETH_SetMACConfig+0x174>
 800182a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800182c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001832:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001834:	4313      	orrs	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800183e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8001842:	4013      	ands	r3, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	68f9      	ldr	r1, [r7, #12]
 800184a:	430b      	orrs	r3, r1
 800184c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001854:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800185c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800185e:	4313      	orrs	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800186a:	f023 0103 	bic.w	r1, r3, #3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	430a      	orrs	r2, r1
 8001876:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001882:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800189e:	2a00      	cmp	r2, #0
 80018a0:	d101      	bne.n	80018a6 <ETH_SetMACConfig+0x1ee>
 80018a2:	2240      	movs	r2, #64	@ 0x40
 80018a4:	e000      	b.n	80018a8 <ETH_SetMACConfig+0x1f0>
 80018a6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80018a8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80018b0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80018b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80018ba:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80018bc:	4313      	orrs	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80018c8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	00048083 	.word	0x00048083
 80018e8:	c0f88000 	.word	0xc0f88000
 80018ec:	fffffef0 	.word	0xfffffef0

080018f0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b38      	ldr	r3, [pc, #224]	@ (80019e8 <ETH_SetDMAConfig+0xf8>)
 8001906:	4013      	ands	r3, r2
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	6811      	ldr	r1, [r2, #0]
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	430b      	orrs	r3, r1
 8001912:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001916:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	791b      	ldrb	r3, [r3, #4]
 800191c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001922:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	7b1b      	ldrb	r3, [r3, #12]
 8001928:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800192a:	4313      	orrs	r3, r2
 800192c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	4b2c      	ldr	r3, [pc, #176]	@ (80019ec <ETH_SetDMAConfig+0xfc>)
 800193a:	4013      	ands	r3, r2
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6812      	ldr	r2, [r2, #0]
 8001940:	68f9      	ldr	r1, [r7, #12]
 8001942:	430b      	orrs	r3, r1
 8001944:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001948:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	7b5b      	ldrb	r3, [r3, #13]
 800194e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001954:	4313      	orrs	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001960:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001964:	4b22      	ldr	r3, [pc, #136]	@ (80019f0 <ETH_SetDMAConfig+0x100>)
 8001966:	4013      	ands	r3, r2
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6812      	ldr	r2, [r2, #0]
 800196c:	68f9      	ldr	r1, [r7, #12]
 800196e:	430b      	orrs	r3, r1
 8001970:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001974:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	7d1b      	ldrb	r3, [r3, #20]
 8001980:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001982:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	7f5b      	ldrb	r3, [r3, #29]
 8001988:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001996:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <ETH_SetDMAConfig+0x104>)
 800199c:	4013      	ands	r3, r2
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6812      	ldr	r2, [r2, #0]
 80019a2:	68f9      	ldr	r1, [r7, #12]
 80019a4:	430b      	orrs	r3, r1
 80019a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019aa:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	7f1b      	ldrb	r3, [r3, #28]
 80019b2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80019b8:	4313      	orrs	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019c4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <ETH_SetDMAConfig+0x108>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	68f9      	ldr	r1, [r7, #12]
 80019d2:	430b      	orrs	r3, r1
 80019d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019d8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	ffff87fd 	.word	0xffff87fd
 80019ec:	ffff2ffe 	.word	0xffff2ffe
 80019f0:	fffec000 	.word	0xfffec000
 80019f4:	ffc0efef 	.word	0xffc0efef
 80019f8:	7fc0ffff 	.word	0x7fc0ffff

080019fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b0a4      	sub	sp, #144	@ 0x90
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001a04:	2301      	movs	r3, #1
 8001a06:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001a20:	2301      	movs	r3, #1
 8001a22:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001a26:	2301      	movs	r3, #1
 8001a28:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001a32:	2301      	movs	r3, #1
 8001a34:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001a38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a3c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001a54:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001a58:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001a60:	2300      	movs	r3, #0
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8001a64:	2301      	movs	r3, #1
 8001a66:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001a76:	2300      	movs	r3, #0
 8001a78:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001a94:	2320      	movs	r3, #32
 8001a96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001aa6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001aac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ab0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001ada:	2301      	movs	r3, #1
 8001adc:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001ae0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff fde6 	bl	80016b8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001aec:	2301      	movs	r3, #1
 8001aee:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001af0:	2301      	movs	r3, #1
 8001af2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001b06:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b0a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001b10:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b14:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001b1c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001b22:	f107 0308 	add.w	r3, r7, #8
 8001b26:	4619      	mov	r1, r3
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff fee1 	bl	80018f0 <ETH_SetDMAConfig>
}
 8001b2e:	bf00      	nop
 8001b30:	3790      	adds	r7, #144	@ 0x90
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b085      	sub	sp, #20
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	e01d      	b.n	8001b80 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68d9      	ldr	r1, [r3, #12]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	4413      	add	r3, r2
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	440b      	add	r3, r1
 8001b54:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	3206      	adds	r2, #6
 8001b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2b03      	cmp	r3, #3
 8001b84:	d9de      	bls.n	8001b44 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b94:	461a      	mov	r2, r3
 8001b96:	2303      	movs	r3, #3
 8001b98:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ba8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68da      	ldr	r2, [r3, #12]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bb8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	e023      	b.n	8001c1e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6919      	ldr	r1, [r3, #16]
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4413      	add	r3, r2
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	440b      	add	r3, r1
 8001be6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001c0c:	68b9      	ldr	r1, [r7, #8]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	3212      	adds	r2, #18
 8001c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	d9d8      	bls.n	8001bd6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	691a      	ldr	r2, [r3, #16]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c5e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c72:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
	...

08001c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b089      	sub	sp, #36	@ 0x24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c92:	4b89      	ldr	r3, [pc, #548]	@ (8001eb8 <HAL_GPIO_Init+0x234>)
 8001c94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c96:	e194      	b.n	8001fc2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 8186 	beq.w	8001fbc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d005      	beq.n	8001cc8 <HAL_GPIO_Init+0x44>
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 0303 	and.w	r3, r3, #3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d130      	bne.n	8001d2a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cfe:	2201      	movs	r2, #1
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	091b      	lsrs	r3, r3, #4
 8001d14:	f003 0201 	and.w	r2, r3, #1
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d017      	beq.n	8001d66 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	2203      	movs	r2, #3
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d123      	bne.n	8001dba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	08da      	lsrs	r2, r3, #3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3208      	adds	r2, #8
 8001d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	220f      	movs	r2, #15
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	691a      	ldr	r2, [r3, #16]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	08da      	lsrs	r2, r3, #3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3208      	adds	r2, #8
 8001db4:	69b9      	ldr	r1, [r7, #24]
 8001db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	2203      	movs	r2, #3
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43db      	mvns	r3, r3
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0203 	and.w	r2, r3, #3
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 80e0 	beq.w	8001fbc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfc:	4b2f      	ldr	r3, [pc, #188]	@ (8001ebc <HAL_GPIO_Init+0x238>)
 8001dfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e02:	4a2e      	ldr	r2, [pc, #184]	@ (8001ebc <HAL_GPIO_Init+0x238>)
 8001e04:	f043 0302 	orr.w	r3, r3, #2
 8001e08:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ebc <HAL_GPIO_Init+0x238>)
 8001e0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e1a:	4a29      	ldr	r2, [pc, #164]	@ (8001ec0 <HAL_GPIO_Init+0x23c>)
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	089b      	lsrs	r3, r3, #2
 8001e20:	3302      	adds	r3, #2
 8001e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	220f      	movs	r2, #15
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43db      	mvns	r3, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a20      	ldr	r2, [pc, #128]	@ (8001ec4 <HAL_GPIO_Init+0x240>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d052      	beq.n	8001eec <HAL_GPIO_Init+0x268>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec8 <HAL_GPIO_Init+0x244>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d031      	beq.n	8001eb2 <HAL_GPIO_Init+0x22e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a1e      	ldr	r2, [pc, #120]	@ (8001ecc <HAL_GPIO_Init+0x248>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d02b      	beq.n	8001eae <HAL_GPIO_Init+0x22a>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a1d      	ldr	r2, [pc, #116]	@ (8001ed0 <HAL_GPIO_Init+0x24c>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d025      	beq.n	8001eaa <HAL_GPIO_Init+0x226>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed4 <HAL_GPIO_Init+0x250>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d01f      	beq.n	8001ea6 <HAL_GPIO_Init+0x222>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a1b      	ldr	r2, [pc, #108]	@ (8001ed8 <HAL_GPIO_Init+0x254>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d019      	beq.n	8001ea2 <HAL_GPIO_Init+0x21e>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a1a      	ldr	r2, [pc, #104]	@ (8001edc <HAL_GPIO_Init+0x258>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d013      	beq.n	8001e9e <HAL_GPIO_Init+0x21a>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a19      	ldr	r2, [pc, #100]	@ (8001ee0 <HAL_GPIO_Init+0x25c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00d      	beq.n	8001e9a <HAL_GPIO_Init+0x216>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a18      	ldr	r2, [pc, #96]	@ (8001ee4 <HAL_GPIO_Init+0x260>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d007      	beq.n	8001e96 <HAL_GPIO_Init+0x212>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a17      	ldr	r2, [pc, #92]	@ (8001ee8 <HAL_GPIO_Init+0x264>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d101      	bne.n	8001e92 <HAL_GPIO_Init+0x20e>
 8001e8e:	2309      	movs	r3, #9
 8001e90:	e02d      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001e92:	230a      	movs	r3, #10
 8001e94:	e02b      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001e96:	2308      	movs	r3, #8
 8001e98:	e029      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001e9a:	2307      	movs	r3, #7
 8001e9c:	e027      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001e9e:	2306      	movs	r3, #6
 8001ea0:	e025      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001ea2:	2305      	movs	r3, #5
 8001ea4:	e023      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	e021      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e01f      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e01d      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e01b      	b.n	8001eee <HAL_GPIO_Init+0x26a>
 8001eb6:	bf00      	nop
 8001eb8:	58000080 	.word	0x58000080
 8001ebc:	58024400 	.word	0x58024400
 8001ec0:	58000400 	.word	0x58000400
 8001ec4:	58020000 	.word	0x58020000
 8001ec8:	58020400 	.word	0x58020400
 8001ecc:	58020800 	.word	0x58020800
 8001ed0:	58020c00 	.word	0x58020c00
 8001ed4:	58021000 	.word	0x58021000
 8001ed8:	58021400 	.word	0x58021400
 8001edc:	58021800 	.word	0x58021800
 8001ee0:	58021c00 	.word	0x58021c00
 8001ee4:	58022000 	.word	0x58022000
 8001ee8:	58022400 	.word	0x58022400
 8001eec:	2300      	movs	r3, #0
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	f002 0203 	and.w	r2, r2, #3
 8001ef4:	0092      	lsls	r2, r2, #2
 8001ef6:	4093      	lsls	r3, r2
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001efe:	4938      	ldr	r1, [pc, #224]	@ (8001fe0 <HAL_GPIO_Init+0x35c>)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3302      	adds	r3, #2
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f47f ae63 	bne.w	8001c98 <HAL_GPIO_Init+0x14>
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	bf00      	nop
 8001fd6:	3724      	adds	r7, #36	@ 0x24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	58000400 	.word	0x58000400

08001fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ff4:	787b      	ldrb	r3, [r7, #1]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ffa:	887a      	ldrh	r2, [r7, #2]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002000:	e003      	b.n	800200a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002002:	887b      	ldrh	r3, [r7, #2]
 8002004:	041a      	lsls	r2, r3, #16
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	619a      	str	r2, [r3, #24]
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002016:	b480      	push	{r7}
 8002018:	b085      	sub	sp, #20
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	460b      	mov	r3, r1
 8002020:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002028:	887a      	ldrh	r2, [r7, #2]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4013      	ands	r3, r2
 800202e:	041a      	lsls	r2, r3, #16
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	43d9      	mvns	r1, r3
 8002034:	887b      	ldrh	r3, [r7, #2]
 8002036:	400b      	ands	r3, r1
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	619a      	str	r2, [r3, #24]
}
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af02      	add	r7, sp, #8
 8002050:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e0fe      	b.n	800225a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	d106      	bne.n	8002076 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7fe fe93 	bl	8000d9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2203      	movs	r2, #3
 800207a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f004 fbcc 	bl	8006820 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6818      	ldr	r0, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	7c1a      	ldrb	r2, [r3, #16]
 8002090:	f88d 2000 	strb.w	r2, [sp]
 8002094:	3304      	adds	r3, #4
 8002096:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002098:	f004 fb50 	bl	800673c <USB_CoreInit>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d005      	beq.n	80020ae <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2202      	movs	r2, #2
 80020a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0d5      	b.n	800225a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f004 fbc4 	bl	8006842 <USB_SetCurrentMode>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2202      	movs	r2, #2
 80020c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e0c6      	b.n	800225a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]
 80020d0:	e04a      	b.n	8002168 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020d2:	7bfa      	ldrb	r2, [r7, #15]
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	4413      	add	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	3315      	adds	r3, #21
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80020e6:	7bfa      	ldrb	r2, [r7, #15]
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3314      	adds	r3, #20
 80020f6:	7bfa      	ldrb	r2, [r7, #15]
 80020f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80020fa:	7bfa      	ldrb	r2, [r7, #15]
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	b298      	uxth	r0, r3
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	4413      	add	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	440b      	add	r3, r1
 800210c:	332e      	adds	r3, #46	@ 0x2e
 800210e:	4602      	mov	r2, r0
 8002110:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002112:	7bfa      	ldrb	r2, [r7, #15]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	3318      	adds	r3, #24
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002126:	7bfa      	ldrb	r2, [r7, #15]
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	331c      	adds	r3, #28
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800213a:	7bfa      	ldrb	r2, [r7, #15]
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	3320      	adds	r3, #32
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800214e:	7bfa      	ldrb	r2, [r7, #15]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	4413      	add	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	3324      	adds	r3, #36	@ 0x24
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	3301      	adds	r3, #1
 8002166:	73fb      	strb	r3, [r7, #15]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	791b      	ldrb	r3, [r3, #4]
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	429a      	cmp	r2, r3
 8002170:	d3af      	bcc.n	80020d2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002172:	2300      	movs	r3, #0
 8002174:	73fb      	strb	r3, [r7, #15]
 8002176:	e044      	b.n	8002202 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800218a:	2200      	movs	r2, #0
 800218c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	4413      	add	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80021a0:	7bfa      	ldrb	r2, [r7, #15]
 80021a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021a4:	7bfa      	ldrb	r2, [r7, #15]
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021ba:	7bfa      	ldrb	r2, [r7, #15]
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	440b      	add	r3, r1
 80021c8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021d0:	7bfa      	ldrb	r2, [r7, #15]
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	4413      	add	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80021e6:	7bfa      	ldrb	r2, [r7, #15]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	4413      	add	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	3301      	adds	r3, #1
 8002200:	73fb      	strb	r3, [r7, #15]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	791b      	ldrb	r3, [r3, #4]
 8002206:	7bfa      	ldrb	r2, [r7, #15]
 8002208:	429a      	cmp	r2, r3
 800220a:	d3b5      	bcc.n	8002178 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6818      	ldr	r0, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	7c1a      	ldrb	r2, [r3, #16]
 8002214:	f88d 2000 	strb.w	r2, [sp]
 8002218:	3304      	adds	r3, #4
 800221a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800221c:	f004 fb5e 	bl	80068dc <USB_DevInit>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2202      	movs	r2, #2
 800222a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e013      	b.n	800225a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7b1b      	ldrb	r3, [r3, #12]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d102      	bne.n	800224e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f000 f80b 	bl	8002264 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f004 fd19 	bl	8006c8a <USB_DevDisconnect>

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002292:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <HAL_PCDEx_ActivateLPM+0x44>)
 8002294:	4313      	orrs	r3, r2
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	10000003 	.word	0x10000003

080022ac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80022b4:	4b19      	ldr	r3, [pc, #100]	@ (800231c <HAL_PWREx_ConfigSupply+0x70>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f003 0304 	and.w	r3, r3, #4
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d00a      	beq.n	80022d6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80022c0:	4b16      	ldr	r3, [pc, #88]	@ (800231c <HAL_PWREx_ConfigSupply+0x70>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d001      	beq.n	80022d2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e01f      	b.n	8002312 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80022d2:	2300      	movs	r3, #0
 80022d4:	e01d      	b.n	8002312 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_PWREx_ConfigSupply+0x70>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f023 0207 	bic.w	r2, r3, #7
 80022de:	490f      	ldr	r1, [pc, #60]	@ (800231c <HAL_PWREx_ConfigSupply+0x70>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80022e6:	f7fe ff69 	bl	80011bc <HAL_GetTick>
 80022ea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80022ec:	e009      	b.n	8002302 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80022ee:	f7fe ff65 	bl	80011bc <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022fc:	d901      	bls.n	8002302 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e007      	b.n	8002312 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_PWREx_ConfigSupply+0x70>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800230a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800230e:	d1ee      	bne.n	80022ee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	58024800 	.word	0x58024800

08002320 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002324:	4b05      	ldr	r3, [pc, #20]	@ (800233c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	4a04      	ldr	r2, [pc, #16]	@ (800233c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800232a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800232e:	60d3      	str	r3, [r2, #12]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	58024800 	.word	0x58024800

08002340 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d102      	bne.n	8002354 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	f000 bc48 	b.w	8002be4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 8088 	beq.w	8002472 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002362:	4b99      	ldr	r3, [pc, #612]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800236c:	4b96      	ldr	r3, [pc, #600]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002374:	2b10      	cmp	r3, #16
 8002376:	d007      	beq.n	8002388 <HAL_RCC_OscConfig+0x48>
 8002378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237a:	2b18      	cmp	r3, #24
 800237c:	d111      	bne.n	80023a2 <HAL_RCC_OscConfig+0x62>
 800237e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d10c      	bne.n	80023a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002388:	4b8f      	ldr	r3, [pc, #572]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d06d      	beq.n	8002470 <HAL_RCC_OscConfig+0x130>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d169      	bne.n	8002470 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	f000 bc21 	b.w	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x7a>
 80023ac:	4b86      	ldr	r3, [pc, #536]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a85      	ldr	r2, [pc, #532]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	e02e      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x9c>
 80023c2:	4b81      	ldr	r3, [pc, #516]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a80      	ldr	r2, [pc, #512]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	4b7e      	ldr	r3, [pc, #504]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a7d      	ldr	r2, [pc, #500]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	e01d      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e4:	d10c      	bne.n	8002400 <HAL_RCC_OscConfig+0xc0>
 80023e6:	4b78      	ldr	r3, [pc, #480]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a77      	ldr	r2, [pc, #476]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b75      	ldr	r3, [pc, #468]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a74      	ldr	r2, [pc, #464]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80023f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	e00b      	b.n	8002418 <HAL_RCC_OscConfig+0xd8>
 8002400:	4b71      	ldr	r3, [pc, #452]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a70      	ldr	r2, [pc, #448]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	4b6e      	ldr	r3, [pc, #440]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a6d      	ldr	r2, [pc, #436]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002416:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d013      	beq.n	8002448 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002420:	f7fe fecc 	bl	80011bc <HAL_GetTick>
 8002424:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002428:	f7fe fec8 	bl	80011bc <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b64      	cmp	r3, #100	@ 0x64
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e3d4      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800243a:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0xe8>
 8002446:	e014      	b.n	8002472 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7fe feb8 	bl	80011bc <HAL_GetTick>
 800244c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002450:	f7fe feb4 	bl	80011bc <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	@ 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e3c0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002462:	4b59      	ldr	r3, [pc, #356]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x110>
 800246e:	e000      	b.n	8002472 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 80ca 	beq.w	8002614 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002480:	4b51      	ldr	r3, [pc, #324]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002488:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800248a:	4b4f      	ldr	r3, [pc, #316]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <HAL_RCC_OscConfig+0x166>
 8002496:	6a3b      	ldr	r3, [r7, #32]
 8002498:	2b18      	cmp	r3, #24
 800249a:	d156      	bne.n	800254a <HAL_RCC_OscConfig+0x20a>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d151      	bne.n	800254a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a6:	4b48      	ldr	r3, [pc, #288]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0304 	and.w	r3, r3, #4
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_RCC_OscConfig+0x17e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e392      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 0219 	bic.w	r2, r3, #25
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	493f      	ldr	r1, [pc, #252]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d0:	f7fe fe74 	bl	80011bc <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d8:	f7fe fe70 	bl	80011bc <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e37c      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024ea:	4b37      	ldr	r3, [pc, #220]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f0      	beq.n	80024d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f6:	f7fe fe91 	bl	800121c <HAL_GetREVID>
 80024fa:	4603      	mov	r3, r0
 80024fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002500:	4293      	cmp	r3, r2
 8002502:	d817      	bhi.n	8002534 <HAL_RCC_OscConfig+0x1f4>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b40      	cmp	r3, #64	@ 0x40
 800250a:	d108      	bne.n	800251e <HAL_RCC_OscConfig+0x1de>
 800250c:	4b2e      	ldr	r3, [pc, #184]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002514:	4a2c      	ldr	r2, [pc, #176]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800251a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800251c:	e07a      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251e:	4b2a      	ldr	r3, [pc, #168]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	031b      	lsls	r3, r3, #12
 800252c:	4926      	ldr	r1, [pc, #152]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 800252e:	4313      	orrs	r3, r2
 8002530:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002532:	e06f      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002534:	4b24      	ldr	r3, [pc, #144]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	061b      	lsls	r3, r3, #24
 8002542:	4921      	ldr	r1, [pc, #132]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002548:	e064      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d047      	beq.n	80025e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002552:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 0219 	bic.w	r2, r3, #25
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	491a      	ldr	r1, [pc, #104]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002560:	4313      	orrs	r3, r2
 8002562:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002564:	f7fe fe2a 	bl	80011bc <HAL_GetTick>
 8002568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800256c:	f7fe fe26 	bl	80011bc <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e332      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800257e:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0f0      	beq.n	800256c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258a:	f7fe fe47 	bl	800121c <HAL_GetREVID>
 800258e:	4603      	mov	r3, r0
 8002590:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002594:	4293      	cmp	r3, r2
 8002596:	d819      	bhi.n	80025cc <HAL_RCC_OscConfig+0x28c>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	2b40      	cmp	r3, #64	@ 0x40
 800259e:	d108      	bne.n	80025b2 <HAL_RCC_OscConfig+0x272>
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80025a8:	4a07      	ldr	r2, [pc, #28]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025ae:	6053      	str	r3, [r2, #4]
 80025b0:	e030      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	031b      	lsls	r3, r3, #12
 80025c0:	4901      	ldr	r1, [pc, #4]	@ (80025c8 <HAL_RCC_OscConfig+0x288>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	604b      	str	r3, [r1, #4]
 80025c6:	e025      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
 80025c8:	58024400 	.word	0x58024400
 80025cc:	4b9a      	ldr	r3, [pc, #616]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	061b      	lsls	r3, r3, #24
 80025da:	4997      	ldr	r1, [pc, #604]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	e018      	b.n	8002614 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e2:	4b95      	ldr	r3, [pc, #596]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a94      	ldr	r2, [pc, #592]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fe fde5 	bl	80011bc <HAL_GetTick>
 80025f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f6:	f7fe fde1 	bl	80011bc <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e2ed      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002608:	4b8b      	ldr	r3, [pc, #556]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	f000 80a9 	beq.w	8002774 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002622:	4b85      	ldr	r3, [pc, #532]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800262a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800262c:	4b82      	ldr	r3, [pc, #520]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002630:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b08      	cmp	r3, #8
 8002636:	d007      	beq.n	8002648 <HAL_RCC_OscConfig+0x308>
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	2b18      	cmp	r3, #24
 800263c:	d13a      	bne.n	80026b4 <HAL_RCC_OscConfig+0x374>
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d135      	bne.n	80026b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002648:	4b7b      	ldr	r3, [pc, #492]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002650:	2b00      	cmp	r3, #0
 8002652:	d005      	beq.n	8002660 <HAL_RCC_OscConfig+0x320>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	2b80      	cmp	r3, #128	@ 0x80
 800265a:	d001      	beq.n	8002660 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e2c1      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002660:	f7fe fddc 	bl	800121c <HAL_GetREVID>
 8002664:	4603      	mov	r3, r0
 8002666:	f241 0203 	movw	r2, #4099	@ 0x1003
 800266a:	4293      	cmp	r3, r2
 800266c:	d817      	bhi.n	800269e <HAL_RCC_OscConfig+0x35e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	2b20      	cmp	r3, #32
 8002674:	d108      	bne.n	8002688 <HAL_RCC_OscConfig+0x348>
 8002676:	4b70      	ldr	r3, [pc, #448]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800267e:	4a6e      	ldr	r2, [pc, #440]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002684:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002686:	e075      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002688:	4b6b      	ldr	r3, [pc, #428]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	069b      	lsls	r3, r3, #26
 8002696:	4968      	ldr	r1, [pc, #416]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002698:	4313      	orrs	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800269c:	e06a      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800269e:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	061b      	lsls	r3, r3, #24
 80026ac:	4962      	ldr	r1, [pc, #392]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026b2:	e05f      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d042      	beq.n	8002742 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80026bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7fe fd78 	bl	80011bc <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80026d0:	f7fe fd74 	bl	80011bc <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e280      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026e2:	4b55      	ldr	r3, [pc, #340]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026ee:	f7fe fd95 	bl	800121c <HAL_GetREVID>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d817      	bhi.n	800272c <HAL_RCC_OscConfig+0x3ec>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	2b20      	cmp	r3, #32
 8002702:	d108      	bne.n	8002716 <HAL_RCC_OscConfig+0x3d6>
 8002704:	4b4c      	ldr	r3, [pc, #304]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800270c:	4a4a      	ldr	r2, [pc, #296]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800270e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002712:	6053      	str	r3, [r2, #4]
 8002714:	e02e      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
 8002716:	4b48      	ldr	r3, [pc, #288]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	069b      	lsls	r3, r3, #26
 8002724:	4944      	ldr	r1, [pc, #272]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002726:	4313      	orrs	r3, r2
 8002728:	604b      	str	r3, [r1, #4]
 800272a:	e023      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
 800272c:	4b42      	ldr	r3, [pc, #264]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	061b      	lsls	r3, r3, #24
 800273a:	493f      	ldr	r1, [pc, #252]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800273c:	4313      	orrs	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
 8002740:	e018      	b.n	8002774 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002742:	4b3d      	ldr	r3, [pc, #244]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a3c      	ldr	r2, [pc, #240]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800274c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7fe fd35 	bl	80011bc <HAL_GetTick>
 8002752:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002756:	f7fe fd31 	bl	80011bc <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e23d      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002768:	4b33      	ldr	r3, [pc, #204]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f0      	bne.n	8002756 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b00      	cmp	r3, #0
 800277e:	d036      	beq.n	80027ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d019      	beq.n	80027bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002788:	4b2b      	ldr	r3, [pc, #172]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800278a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800278c:	4a2a      	ldr	r2, [pc, #168]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800278e:	f043 0301 	orr.w	r3, r3, #1
 8002792:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002794:	f7fe fd12 	bl	80011bc <HAL_GetTick>
 8002798:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800279c:	f7fe fd0e 	bl	80011bc <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e21a      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027ae:	4b22      	ldr	r3, [pc, #136]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f0      	beq.n	800279c <HAL_RCC_OscConfig+0x45c>
 80027ba:	e018      	b.n	80027ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027c2:	f023 0301 	bic.w	r3, r3, #1
 80027c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c8:	f7fe fcf8 	bl	80011bc <HAL_GetTick>
 80027cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d0:	f7fe fcf4 	bl	80011bc <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e200      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027e2:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d039      	beq.n	800286e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d01c      	beq.n	800283c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002802:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a0c      	ldr	r2, [pc, #48]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 8002808:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800280c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800280e:	f7fe fcd5 	bl	80011bc <HAL_GetTick>
 8002812:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002816:	f7fe fcd1 	bl	80011bc <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e1dd      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002828:	4b03      	ldr	r3, [pc, #12]	@ (8002838 <HAL_RCC_OscConfig+0x4f8>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0f0      	beq.n	8002816 <HAL_RCC_OscConfig+0x4d6>
 8002834:	e01b      	b.n	800286e <HAL_RCC_OscConfig+0x52e>
 8002836:	bf00      	nop
 8002838:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800283c:	4b9b      	ldr	r3, [pc, #620]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a9a      	ldr	r2, [pc, #616]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002842:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002846:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002848:	f7fe fcb8 	bl	80011bc <HAL_GetTick>
 800284c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002850:	f7fe fcb4 	bl	80011bc <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e1c0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002862:	4b92      	ldr	r3, [pc, #584]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f0      	bne.n	8002850 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 8081 	beq.w	800297e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800287c:	4b8c      	ldr	r3, [pc, #560]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a8b      	ldr	r2, [pc, #556]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 8002882:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002886:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002888:	f7fe fc98 	bl	80011bc <HAL_GetTick>
 800288c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002890:	f7fe fc94 	bl	80011bc <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b64      	cmp	r3, #100	@ 0x64
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e1a0      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028a2:	4b83      	ldr	r3, [pc, #524]	@ (8002ab0 <HAL_RCC_OscConfig+0x770>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d106      	bne.n	80028c4 <HAL_RCC_OscConfig+0x584>
 80028b6:	4b7d      	ldr	r3, [pc, #500]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ba:	4a7c      	ldr	r2, [pc, #496]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c2:	e02d      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10c      	bne.n	80028e6 <HAL_RCC_OscConfig+0x5a6>
 80028cc:	4b77      	ldr	r3, [pc, #476]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d0:	4a76      	ldr	r2, [pc, #472]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028d2:	f023 0301 	bic.w	r3, r3, #1
 80028d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d8:	4b74      	ldr	r3, [pc, #464]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028dc:	4a73      	ldr	r2, [pc, #460]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028de:	f023 0304 	bic.w	r3, r3, #4
 80028e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e4:	e01c      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b05      	cmp	r3, #5
 80028ec:	d10c      	bne.n	8002908 <HAL_RCC_OscConfig+0x5c8>
 80028ee:	4b6f      	ldr	r3, [pc, #444]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f2:	4a6e      	ldr	r2, [pc, #440]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028f4:	f043 0304 	orr.w	r3, r3, #4
 80028f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fa:	4b6c      	ldr	r3, [pc, #432]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80028fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fe:	4a6b      	ldr	r2, [pc, #428]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6713      	str	r3, [r2, #112]	@ 0x70
 8002906:	e00b      	b.n	8002920 <HAL_RCC_OscConfig+0x5e0>
 8002908:	4b68      	ldr	r3, [pc, #416]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800290a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290c:	4a67      	ldr	r2, [pc, #412]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	6713      	str	r3, [r2, #112]	@ 0x70
 8002914:	4b65      	ldr	r3, [pc, #404]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002918:	4a64      	ldr	r2, [pc, #400]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800291a:	f023 0304 	bic.w	r3, r3, #4
 800291e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d015      	beq.n	8002954 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002928:	f7fe fc48 	bl	80011bc <HAL_GetTick>
 800292c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800292e:	e00a      	b.n	8002946 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002930:	f7fe fc44 	bl	80011bc <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293e:	4293      	cmp	r3, r2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e14e      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002946:	4b59      	ldr	r3, [pc, #356]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0ee      	beq.n	8002930 <HAL_RCC_OscConfig+0x5f0>
 8002952:	e014      	b.n	800297e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002954:	f7fe fc32 	bl	80011bc <HAL_GetTick>
 8002958:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800295a:	e00a      	b.n	8002972 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295c:	f7fe fc2e 	bl	80011bc <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e138      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002972:	4b4e      	ldr	r3, [pc, #312]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1ee      	bne.n	800295c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 812d 	beq.w	8002be2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002988:	4b48      	ldr	r3, [pc, #288]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002990:	2b18      	cmp	r3, #24
 8002992:	f000 80bd 	beq.w	8002b10 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	2b02      	cmp	r3, #2
 800299c:	f040 809e 	bne.w	8002adc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a0:	4b42      	ldr	r3, [pc, #264]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7fe fc06 	bl	80011bc <HAL_GetTick>
 80029b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fe fc02 	bl	80011bc <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e10e      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029c6:	4b39      	ldr	r3, [pc, #228]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d2:	4b36      	ldr	r3, [pc, #216]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029d6:	4b37      	ldr	r3, [pc, #220]	@ (8002ab4 <HAL_RCC_OscConfig+0x774>)
 80029d8:	4013      	ands	r3, r2
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029e2:	0112      	lsls	r2, r2, #4
 80029e4:	430a      	orrs	r2, r1
 80029e6:	4931      	ldr	r1, [pc, #196]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f0:	3b01      	subs	r3, #1
 80029f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fa:	3b01      	subs	r3, #1
 80029fc:	025b      	lsls	r3, r3, #9
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a06:	3b01      	subs	r3, #1
 8002a08:	041b      	lsls	r3, r3, #16
 8002a0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a14:	3b01      	subs	r3, #1
 8002a16:	061b      	lsls	r3, r3, #24
 8002a18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002a1c:	4923      	ldr	r1, [pc, #140]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a22:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a28:	f023 0301 	bic.w	r3, r3, #1
 8002a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a32:	4b21      	ldr	r3, [pc, #132]	@ (8002ab8 <HAL_RCC_OscConfig+0x778>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a3a:	00d2      	lsls	r2, r2, #3
 8002a3c:	491b      	ldr	r1, [pc, #108]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a42:	4b1a      	ldr	r3, [pc, #104]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	f023 020c 	bic.w	r2, r3, #12
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	4917      	ldr	r1, [pc, #92]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002a54:	4b15      	ldr	r3, [pc, #84]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a58:	f023 0202 	bic.w	r2, r3, #2
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	4912      	ldr	r1, [pc, #72]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6a:	4a10      	ldr	r2, [pc, #64]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a72:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a76:	4a0d      	ldr	r2, [pc, #52]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002a8a:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	4a07      	ldr	r2, [pc, #28]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a96:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a04      	ldr	r2, [pc, #16]	@ (8002aac <HAL_RCC_OscConfig+0x76c>)
 8002a9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa2:	f7fe fb8b 	bl	80011bc <HAL_GetTick>
 8002aa6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aa8:	e011      	b.n	8002ace <HAL_RCC_OscConfig+0x78e>
 8002aaa:	bf00      	nop
 8002aac:	58024400 	.word	0x58024400
 8002ab0:	58024800 	.word	0x58024800
 8002ab4:	fffffc0c 	.word	0xfffffc0c
 8002ab8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fe fb7e 	bl	80011bc <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e08a      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ace:	4b47      	ldr	r3, [pc, #284]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x77c>
 8002ada:	e082      	b.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002adc:	4b43      	ldr	r3, [pc, #268]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a42      	ldr	r2, [pc, #264]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ae2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae8:	f7fe fb68 	bl	80011bc <HAL_GetTick>
 8002aec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af0:	f7fe fb64 	bl	80011bc <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e070      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b02:	4b3a      	ldr	r3, [pc, #232]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x7b0>
 8002b0e:	e068      	b.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b10:	4b36      	ldr	r3, [pc, #216]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b16:	4b35      	ldr	r3, [pc, #212]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d031      	beq.n	8002b88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f003 0203 	and.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d12a      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d122      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d11a      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	0a5b      	lsrs	r3, r3, #9
 8002b56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d111      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	0c1b      	lsrs	r3, r3, #16
 8002b68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d108      	bne.n	8002b88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	0e1b      	lsrs	r3, r3, #24
 8002b7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e02b      	b.n	8002be4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b8c:	4b17      	ldr	r3, [pc, #92]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b90:	08db      	lsrs	r3, r3, #3
 8002b92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d01f      	beq.n	8002be2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002ba2:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	4a11      	ldr	r2, [pc, #68]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002bae:	f7fe fb05 	bl	80011bc <HAL_GetTick>
 8002bb2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002bb4:	bf00      	nop
 8002bb6:	f7fe fb01 	bl	80011bc <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d0f9      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_OscConfig+0x8b0>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bce:	00d2      	lsls	r2, r2, #3
 8002bd0:	4906      	ldr	r1, [pc, #24]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bda:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <HAL_RCC_OscConfig+0x8ac>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3730      	adds	r7, #48	@ 0x30
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	58024400 	.word	0x58024400
 8002bf0:	ffff0007 	.word	0xffff0007

08002bf4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e19c      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c08:	4b8a      	ldr	r3, [pc, #552]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 030f 	and.w	r3, r3, #15
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d910      	bls.n	8002c38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b87      	ldr	r3, [pc, #540]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 020f 	bic.w	r2, r3, #15
 8002c1e:	4985      	ldr	r1, [pc, #532]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c26:	4b83      	ldr	r3, [pc, #524]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 030f 	and.w	r3, r3, #15
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e184      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d010      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	4b7b      	ldr	r3, [pc, #492]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d908      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c54:	4b78      	ldr	r3, [pc, #480]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	4975      	ldr	r1, [pc, #468]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d010      	beq.n	8002c94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	4b70      	ldr	r3, [pc, #448]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d908      	bls.n	8002c94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c82:	4b6d      	ldr	r3, [pc, #436]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	496a      	ldr	r1, [pc, #424]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d010      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	4b64      	ldr	r3, [pc, #400]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d908      	bls.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cb0:	4b61      	ldr	r3, [pc, #388]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	495e      	ldr	r1, [pc, #376]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d010      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69da      	ldr	r2, [r3, #28]
 8002cd2:	4b59      	ldr	r3, [pc, #356]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d908      	bls.n	8002cf0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002cde:	4b56      	ldr	r3, [pc, #344]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	4953      	ldr	r1, [pc, #332]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d010      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	4b4d      	ldr	r3, [pc, #308]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d908      	bls.n	8002d1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0c:	4b4a      	ldr	r3, [pc, #296]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f023 020f 	bic.w	r2, r3, #15
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	4947      	ldr	r1, [pc, #284]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d055      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d2a:	4b43      	ldr	r3, [pc, #268]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	4940      	ldr	r1, [pc, #256]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d107      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d44:	4b3c      	ldr	r3, [pc, #240]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d121      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0f6      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b03      	cmp	r3, #3
 8002d5a:	d107      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d5c:	4b36      	ldr	r3, [pc, #216]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d115      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0ea      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d74:	4b30      	ldr	r3, [pc, #192]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0de      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d84:	4b2c      	ldr	r3, [pc, #176]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0d6      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d94:	4b28      	ldr	r3, [pc, #160]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	f023 0207 	bic.w	r2, r3, #7
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	4925      	ldr	r1, [pc, #148]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da6:	f7fe fa09 	bl	80011bc <HAL_GetTick>
 8002daa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dae:	f7fe fa05 	bl	80011bc <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0be      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d1eb      	bne.n	8002dae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d010      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	4b14      	ldr	r3, [pc, #80]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d208      	bcs.n	8002e04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df2:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f023 020f 	bic.w	r2, r3, #15
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	490e      	ldr	r1, [pc, #56]	@ (8002e38 <HAL_RCC_ClockConfig+0x244>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d214      	bcs.n	8002e3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 020f 	bic.w	r2, r3, #15
 8002e1a:	4906      	ldr	r1, [pc, #24]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <HAL_RCC_ClockConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e086      	b.n	8002f42 <HAL_RCC_ClockConfig+0x34e>
 8002e34:	52002000 	.word	0x52002000
 8002e38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	4b3f      	ldr	r3, [pc, #252]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d208      	bcs.n	8002e6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e58:	4b3c      	ldr	r3, [pc, #240]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	4939      	ldr	r1, [pc, #228]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d010      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d208      	bcs.n	8002e98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e86:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	492e      	ldr	r1, [pc, #184]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699a      	ldr	r2, [r3, #24]
 8002ea8:	4b28      	ldr	r3, [pc, #160]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d208      	bcs.n	8002ec6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eb4:	4b25      	ldr	r3, [pc, #148]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	4922      	ldr	r1, [pc, #136]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d010      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d208      	bcs.n	8002ef4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4917      	ldr	r1, [pc, #92]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ef4:	f000 f834 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	4b14      	ldr	r3, [pc, #80]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	0a1b      	lsrs	r3, r3, #8
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	4912      	ldr	r1, [pc, #72]	@ (8002f50 <HAL_RCC_ClockConfig+0x35c>)
 8002f06:	5ccb      	ldrb	r3, [r1, r3]
 8002f08:	f003 031f 	and.w	r3, r3, #31
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f12:	4b0e      	ldr	r3, [pc, #56]	@ (8002f4c <HAL_RCC_ClockConfig+0x358>)
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002f50 <HAL_RCC_ClockConfig+0x35c>)
 8002f1c:	5cd3      	ldrb	r3, [r2, r3]
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	fa22 f303 	lsr.w	r3, r2, r3
 8002f28:	4a0a      	ldr	r2, [pc, #40]	@ (8002f54 <HAL_RCC_ClockConfig+0x360>)
 8002f2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_ClockConfig+0x364>)
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_RCC_ClockConfig+0x368>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd ffac 	bl	8000e94 <HAL_InitTick>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	58024400 	.word	0x58024400
 8002f50:	08009b90 	.word	0x08009b90
 8002f54:	24000004 	.word	0x24000004
 8002f58:	24000000 	.word	0x24000000
 8002f5c:	24000008 	.word	0x24000008

08002f60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	@ 0x24
 8002f64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f66:	4bb3      	ldr	r3, [pc, #716]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f6e:	2b18      	cmp	r3, #24
 8002f70:	f200 8155 	bhi.w	800321e <HAL_RCC_GetSysClockFreq+0x2be>
 8002f74:	a201      	add	r2, pc, #4	@ (adr r2, 8002f7c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7a:	bf00      	nop
 8002f7c:	08002fe1 	.word	0x08002fe1
 8002f80:	0800321f 	.word	0x0800321f
 8002f84:	0800321f 	.word	0x0800321f
 8002f88:	0800321f 	.word	0x0800321f
 8002f8c:	0800321f 	.word	0x0800321f
 8002f90:	0800321f 	.word	0x0800321f
 8002f94:	0800321f 	.word	0x0800321f
 8002f98:	0800321f 	.word	0x0800321f
 8002f9c:	08003007 	.word	0x08003007
 8002fa0:	0800321f 	.word	0x0800321f
 8002fa4:	0800321f 	.word	0x0800321f
 8002fa8:	0800321f 	.word	0x0800321f
 8002fac:	0800321f 	.word	0x0800321f
 8002fb0:	0800321f 	.word	0x0800321f
 8002fb4:	0800321f 	.word	0x0800321f
 8002fb8:	0800321f 	.word	0x0800321f
 8002fbc:	0800300d 	.word	0x0800300d
 8002fc0:	0800321f 	.word	0x0800321f
 8002fc4:	0800321f 	.word	0x0800321f
 8002fc8:	0800321f 	.word	0x0800321f
 8002fcc:	0800321f 	.word	0x0800321f
 8002fd0:	0800321f 	.word	0x0800321f
 8002fd4:	0800321f 	.word	0x0800321f
 8002fd8:	0800321f 	.word	0x0800321f
 8002fdc:	08003013 	.word	0x08003013
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fe0:	4b94      	ldr	r3, [pc, #592]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0320 	and.w	r3, r3, #32
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d009      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002fec:	4b91      	ldr	r3, [pc, #580]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	08db      	lsrs	r3, r3, #3
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	4a90      	ldr	r2, [pc, #576]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002ffe:	e111      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003000:	4b8d      	ldr	r3, [pc, #564]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003002:	61bb      	str	r3, [r7, #24]
      break;
 8003004:	e10e      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003006:	4b8d      	ldr	r3, [pc, #564]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003008:	61bb      	str	r3, [r7, #24]
      break;
 800300a:	e10b      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800300c:	4b8c      	ldr	r3, [pc, #560]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800300e:	61bb      	str	r3, [r7, #24]
      break;
 8003010:	e108      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003012:	4b88      	ldr	r3, [pc, #544]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800301c:	4b85      	ldr	r3, [pc, #532]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800301e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003020:	091b      	lsrs	r3, r3, #4
 8003022:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003026:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003028:	4b82      	ldr	r3, [pc, #520]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800302a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003032:	4b80      	ldr	r3, [pc, #512]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003036:	08db      	lsrs	r3, r3, #3
 8003038:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80e1 	beq.w	8003218 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b02      	cmp	r3, #2
 800305a:	f000 8083 	beq.w	8003164 <HAL_RCC_GetSysClockFreq+0x204>
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b02      	cmp	r3, #2
 8003062:	f200 80a1 	bhi.w	80031a8 <HAL_RCC_GetSysClockFreq+0x248>
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x114>
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d056      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003072:	e099      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003074:	4b6f      	ldr	r3, [pc, #444]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	2b00      	cmp	r3, #0
 800307e:	d02d      	beq.n	80030dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003080:	4b6c      	ldr	r3, [pc, #432]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	08db      	lsrs	r3, r3, #3
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	4a6b      	ldr	r2, [pc, #428]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
 8003090:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	ee07 3a90 	vmov	s15, r3
 8003098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030aa:	4b62      	ldr	r3, [pc, #392]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80030be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80030da:	e087      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e8>
 80030ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ee:	4b51      	ldr	r3, [pc, #324]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003102:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800310a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800310e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800311e:	e065      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	ee07 3a90 	vmov	s15, r3
 8003126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800324c <HAL_RCC_GetSysClockFreq+0x2ec>
 800312e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003132:	4b40      	ldr	r3, [pc, #256]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313a:	ee07 3a90 	vmov	s15, r3
 800313e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003142:	ed97 6a02 	vldr	s12, [r7, #8]
 8003146:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 800314a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800314e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800315a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003162:	e043      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800316e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003250 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003176:	4b2f      	ldr	r3, [pc, #188]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800317e:	ee07 3a90 	vmov	s15, r3
 8003182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003186:	ed97 6a02 	vldr	s12, [r7, #8]
 800318a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 800318e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800319a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800319e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031a6:	e021      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	ee07 3a90 	vmov	s15, r3
 80031ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800324c <HAL_RCC_GetSysClockFreq+0x2ec>
 80031b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003244 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f0:	0a5b      	lsrs	r3, r3, #9
 80031f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031f6:	3301      	adds	r3, #1
 80031f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	ee07 3a90 	vmov	s15, r3
 8003200:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003204:	edd7 6a07 	vldr	s13, [r7, #28]
 8003208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800320c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003210:	ee17 3a90 	vmov	r3, s15
 8003214:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003216:	e005      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
      break;
 800321c:	e002      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800321e:	4b07      	ldr	r3, [pc, #28]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003220:	61bb      	str	r3, [r7, #24]
      break;
 8003222:	bf00      	nop
  }

  return sysclockfreq;
 8003224:	69bb      	ldr	r3, [r7, #24]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3724      	adds	r7, #36	@ 0x24
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	58024400 	.word	0x58024400
 8003238:	03d09000 	.word	0x03d09000
 800323c:	003d0900 	.word	0x003d0900
 8003240:	007a1200 	.word	0x007a1200
 8003244:	46000000 	.word	0x46000000
 8003248:	4c742400 	.word	0x4c742400
 800324c:	4a742400 	.word	0x4a742400
 8003250:	4af42400 	.word	0x4af42400

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800325a:	f7ff fe81 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 800325e:	4602      	mov	r2, r0
 8003260:	4b10      	ldr	r3, [pc, #64]	@ (80032a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	490f      	ldr	r1, [pc, #60]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800326c:	5ccb      	ldrb	r3, [r1, r3]
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	fa22 f303 	lsr.w	r3, r2, r3
 8003276:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003278:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	4a09      	ldr	r2, [pc, #36]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003282:	5cd3      	ldrb	r3, [r2, r3]
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	fa22 f303 	lsr.w	r3, r2, r3
 800328e:	4a07      	ldr	r2, [pc, #28]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x58>)
 8003290:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003292:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003298:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x58>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	58024400 	.word	0x58024400
 80032a8:	08009b90 	.word	0x08009b90
 80032ac:	24000004 	.word	0x24000004
 80032b0:	24000000 	.word	0x24000000

080032b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80032b8:	f7ff ffcc 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80032bc:	4602      	mov	r2, r0
 80032be:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	091b      	lsrs	r3, r3, #4
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	4904      	ldr	r1, [pc, #16]	@ (80032dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ca:	5ccb      	ldrb	r3, [r1, r3]
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	58024400 	.word	0x58024400
 80032dc:	08009b90 	.word	0x08009b90

080032e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80032e4:	f7ff ffb6 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80032e8:	4602      	mov	r2, r0
 80032ea:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	0a1b      	lsrs	r3, r3, #8
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	4904      	ldr	r1, [pc, #16]	@ (8003308 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032f6:	5ccb      	ldrb	r3, [r1, r3]
 80032f8:	f003 031f 	and.w	r3, r3, #31
 80032fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003300:	4618      	mov	r0, r3
 8003302:	bd80      	pop	{r7, pc}
 8003304:	58024400 	.word	0x58024400
 8003308:	08009b90 	.word	0x08009b90

0800330c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	223f      	movs	r2, #63	@ 0x3f
 800331a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800331c:	4b1a      	ldr	r3, [pc, #104]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	f003 0207 	and.w	r2, r3, #7
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003328:	4b17      	ldr	r3, [pc, #92]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003334:	4b14      	ldr	r3, [pc, #80]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	f003 020f 	and.w	r2, r3, #15
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003340:	4b11      	ldr	r3, [pc, #68]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 8003342:	699b      	ldr	r3, [r3, #24]
 8003344:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800334c:	4b0e      	ldr	r3, [pc, #56]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003358:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003364:	4b08      	ldr	r3, [pc, #32]	@ (8003388 <HAL_RCC_GetClockConfig+0x7c>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003370:	4b06      	ldr	r3, [pc, #24]	@ (800338c <HAL_RCC_GetClockConfig+0x80>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	601a      	str	r2, [r3, #0]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	58024400 	.word	0x58024400
 800338c:	52002000 	.word	0x52002000

08003390 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003394:	b0ca      	sub	sp, #296	@ 0x128
 8003396:	af00      	add	r7, sp, #0
 8003398:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800339c:	2300      	movs	r3, #0
 800339e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033a2:	2300      	movs	r3, #0
 80033a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80033b4:	2500      	movs	r5, #0
 80033b6:	ea54 0305 	orrs.w	r3, r4, r5
 80033ba:	d049      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80033bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033c6:	d02f      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80033c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033cc:	d828      	bhi.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033d2:	d01a      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80033d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033d8:	d822      	bhi.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80033de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033e2:	d007      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033e4:	e01c      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033e6:	4bb8      	ldr	r3, [pc, #736]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ea:	4ab7      	ldr	r2, [pc, #732]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033f2:	e01a      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80033f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f8:	3308      	adds	r3, #8
 80033fa:	2102      	movs	r1, #2
 80033fc:	4618      	mov	r0, r3
 80033fe:	f001 fc8f 	bl	8004d20 <RCCEx_PLL2_Config>
 8003402:	4603      	mov	r3, r0
 8003404:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003408:	e00f      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800340a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800340e:	3328      	adds	r3, #40	@ 0x28
 8003410:	2102      	movs	r1, #2
 8003412:	4618      	mov	r0, r3
 8003414:	f001 fd36 	bl	8004e84 <RCCEx_PLL3_Config>
 8003418:	4603      	mov	r3, r0
 800341a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800341e:	e004      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003426:	e000      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003428:	bf00      	nop
    }

    if (ret == HAL_OK)
 800342a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10a      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003432:	4ba5      	ldr	r3, [pc, #660]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003436:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800343a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800343e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003440:	4aa1      	ldr	r2, [pc, #644]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003442:	430b      	orrs	r3, r1
 8003444:	6513      	str	r3, [r2, #80]	@ 0x50
 8003446:	e003      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800344c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800345c:	f04f 0900 	mov.w	r9, #0
 8003460:	ea58 0309 	orrs.w	r3, r8, r9
 8003464:	d047      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346c:	2b04      	cmp	r3, #4
 800346e:	d82a      	bhi.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003470:	a201      	add	r2, pc, #4	@ (adr r2, 8003478 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003476:	bf00      	nop
 8003478:	0800348d 	.word	0x0800348d
 800347c:	0800349b 	.word	0x0800349b
 8003480:	080034b1 	.word	0x080034b1
 8003484:	080034cf 	.word	0x080034cf
 8003488:	080034cf 	.word	0x080034cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800348c:	4b8e      	ldr	r3, [pc, #568]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003490:	4a8d      	ldr	r2, [pc, #564]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003496:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003498:	e01a      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800349a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349e:	3308      	adds	r3, #8
 80034a0:	2100      	movs	r1, #0
 80034a2:	4618      	mov	r0, r3
 80034a4:	f001 fc3c 	bl	8004d20 <RCCEx_PLL2_Config>
 80034a8:	4603      	mov	r3, r0
 80034aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034ae:	e00f      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b4:	3328      	adds	r3, #40	@ 0x28
 80034b6:	2100      	movs	r1, #0
 80034b8:	4618      	mov	r0, r3
 80034ba:	f001 fce3 	bl	8004e84 <RCCEx_PLL3_Config>
 80034be:	4603      	mov	r3, r0
 80034c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034c4:	e004      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034cc:	e000      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80034ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034d8:	4b7b      	ldr	r3, [pc, #492]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034dc:	f023 0107 	bic.w	r1, r3, #7
 80034e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e6:	4a78      	ldr	r2, [pc, #480]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80034ec:	e003      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80034f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003502:	f04f 0b00 	mov.w	fp, #0
 8003506:	ea5a 030b 	orrs.w	r3, sl, fp
 800350a:	d04c      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800350c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003516:	d030      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800351c:	d829      	bhi.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800351e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003520:	d02d      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003522:	2bc0      	cmp	r3, #192	@ 0xc0
 8003524:	d825      	bhi.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003526:	2b80      	cmp	r3, #128	@ 0x80
 8003528:	d018      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800352a:	2b80      	cmp	r3, #128	@ 0x80
 800352c:	d821      	bhi.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003532:	2b40      	cmp	r3, #64	@ 0x40
 8003534:	d007      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003536:	e01c      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003538:	4b63      	ldr	r3, [pc, #396]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800353a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353c:	4a62      	ldr	r2, [pc, #392]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800353e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003542:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003544:	e01c      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354a:	3308      	adds	r3, #8
 800354c:	2100      	movs	r1, #0
 800354e:	4618      	mov	r0, r3
 8003550:	f001 fbe6 	bl	8004d20 <RCCEx_PLL2_Config>
 8003554:	4603      	mov	r3, r0
 8003556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800355a:	e011      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800355c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003560:	3328      	adds	r3, #40	@ 0x28
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f001 fc8d 	bl	8004e84 <RCCEx_PLL3_Config>
 800356a:	4603      	mov	r3, r0
 800356c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003570:	e006      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003578:	e002      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800357a:	bf00      	nop
 800357c:	e000      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800357e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10a      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003588:	4b4f      	ldr	r3, [pc, #316]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800358a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	4a4c      	ldr	r2, [pc, #304]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003598:	430b      	orrs	r3, r1
 800359a:	6513      	str	r3, [r2, #80]	@ 0x50
 800359c:	e003      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ae:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80035b2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80035b6:	2300      	movs	r3, #0
 80035b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80035bc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80035c0:	460b      	mov	r3, r1
 80035c2:	4313      	orrs	r3, r2
 80035c4:	d053      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80035c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035d2:	d035      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80035d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035d8:	d82e      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035da:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80035de:	d031      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80035e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80035e4:	d828      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035ea:	d01a      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80035ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035f0:	d822      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80035f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035fa:	d007      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80035fc:	e01c      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035fe:	4b32      	ldr	r3, [pc, #200]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003602:	4a31      	ldr	r2, [pc, #196]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003608:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800360a:	e01c      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800360c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003610:	3308      	adds	r3, #8
 8003612:	2100      	movs	r1, #0
 8003614:	4618      	mov	r0, r3
 8003616:	f001 fb83 	bl	8004d20 <RCCEx_PLL2_Config>
 800361a:	4603      	mov	r3, r0
 800361c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003620:	e011      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003626:	3328      	adds	r3, #40	@ 0x28
 8003628:	2100      	movs	r1, #0
 800362a:	4618      	mov	r0, r3
 800362c:	f001 fc2a 	bl	8004e84 <RCCEx_PLL3_Config>
 8003630:	4603      	mov	r3, r0
 8003632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003636:	e006      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800363e:	e002      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003640:	bf00      	nop
 8003642:	e000      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10b      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800364e:	4b1e      	ldr	r3, [pc, #120]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800365e:	4a1a      	ldr	r2, [pc, #104]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003660:	430b      	orrs	r3, r1
 8003662:	6593      	str	r3, [r2, #88]	@ 0x58
 8003664:	e003      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800366a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800366e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003676:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800367a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800367e:	2300      	movs	r3, #0
 8003680:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003684:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003688:	460b      	mov	r3, r1
 800368a:	4313      	orrs	r3, r2
 800368c:	d056      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800368e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003692:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003696:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800369a:	d038      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800369c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036a0:	d831      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036a6:	d034      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80036a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036ac:	d82b      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036b2:	d01d      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80036b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036b8:	d825      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d006      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80036be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80036c4:	e01f      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036c6:	bf00      	nop
 80036c8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036cc:	4ba2      	ldr	r3, [pc, #648]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	4aa1      	ldr	r2, [pc, #644]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d8:	e01c      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036de:	3308      	adds	r3, #8
 80036e0:	2100      	movs	r1, #0
 80036e2:	4618      	mov	r0, r3
 80036e4:	f001 fb1c 	bl	8004d20 <RCCEx_PLL2_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036ee:	e011      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f4:	3328      	adds	r3, #40	@ 0x28
 80036f6:	2100      	movs	r1, #0
 80036f8:	4618      	mov	r0, r3
 80036fa:	f001 fbc3 	bl	8004e84 <RCCEx_PLL3_Config>
 80036fe:	4603      	mov	r3, r0
 8003700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003704:	e006      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800370c:	e002      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800370e:	bf00      	nop
 8003710:	e000      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10b      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800371c:	4b8e      	ldr	r3, [pc, #568]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800371e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003720:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003728:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800372c:	4a8a      	ldr	r2, [pc, #552]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800372e:	430b      	orrs	r3, r1
 8003730:	6593      	str	r3, [r2, #88]	@ 0x58
 8003732:	e003      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800373c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003744:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003748:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800374c:	2300      	movs	r3, #0
 800374e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003752:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003756:	460b      	mov	r3, r1
 8003758:	4313      	orrs	r3, r2
 800375a:	d03a      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800375c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003762:	2b30      	cmp	r3, #48	@ 0x30
 8003764:	d01f      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003766:	2b30      	cmp	r3, #48	@ 0x30
 8003768:	d819      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800376a:	2b20      	cmp	r3, #32
 800376c:	d00c      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800376e:	2b20      	cmp	r3, #32
 8003770:	d815      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d019      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003776:	2b10      	cmp	r3, #16
 8003778:	d111      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800377a:	4b77      	ldr	r3, [pc, #476]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800377c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377e:	4a76      	ldr	r2, [pc, #472]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003784:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003786:	e011      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378c:	3308      	adds	r3, #8
 800378e:	2102      	movs	r1, #2
 8003790:	4618      	mov	r0, r3
 8003792:	f001 fac5 	bl	8004d20 <RCCEx_PLL2_Config>
 8003796:	4603      	mov	r3, r0
 8003798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800379c:	e006      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037a4:	e002      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80037a6:	bf00      	nop
 80037a8:	e000      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80037aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10a      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037b4:	4b68      	ldr	r3, [pc, #416]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80037bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c2:	4a65      	ldr	r2, [pc, #404]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037c4:	430b      	orrs	r3, r1
 80037c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037c8:	e003      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80037d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80037de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80037e2:	2300      	movs	r3, #0
 80037e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80037e8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80037ec:	460b      	mov	r3, r1
 80037ee:	4313      	orrs	r3, r2
 80037f0:	d051      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037fc:	d035      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80037fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003802:	d82e      	bhi.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003804:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003808:	d031      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800380a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800380e:	d828      	bhi.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003814:	d01a      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381a:	d822      	bhi.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003820:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003824:	d007      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003826:	e01c      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003828:	4b4b      	ldr	r3, [pc, #300]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	4a4a      	ldr	r2, [pc, #296]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800382e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003832:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003834:	e01c      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800383a:	3308      	adds	r3, #8
 800383c:	2100      	movs	r1, #0
 800383e:	4618      	mov	r0, r3
 8003840:	f001 fa6e 	bl	8004d20 <RCCEx_PLL2_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800384a:	e011      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800384c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003850:	3328      	adds	r3, #40	@ 0x28
 8003852:	2100      	movs	r1, #0
 8003854:	4618      	mov	r0, r3
 8003856:	f001 fb15 	bl	8004e84 <RCCEx_PLL3_Config>
 800385a:	4603      	mov	r3, r0
 800385c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003860:	e006      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003868:	e002      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800386a:	bf00      	nop
 800386c:	e000      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800386e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10a      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003878:	4b37      	ldr	r3, [pc, #220]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800387a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	4a34      	ldr	r2, [pc, #208]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003888:	430b      	orrs	r3, r1
 800388a:	6513      	str	r3, [r2, #80]	@ 0x50
 800388c:	e003      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80038a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038a6:	2300      	movs	r3, #0
 80038a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80038ac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80038b0:	460b      	mov	r3, r1
 80038b2:	4313      	orrs	r3, r2
 80038b4:	d056      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80038b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c0:	d033      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80038c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c6:	d82c      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038cc:	d02f      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80038ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038d2:	d826      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038d8:	d02b      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80038da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038de:	d820      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038e4:	d012      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80038e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038ea:	d81a      	bhi.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d022      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80038f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038f4:	d115      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fa:	3308      	adds	r3, #8
 80038fc:	2101      	movs	r1, #1
 80038fe:	4618      	mov	r0, r3
 8003900:	f001 fa0e 	bl	8004d20 <RCCEx_PLL2_Config>
 8003904:	4603      	mov	r3, r0
 8003906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800390a:	e015      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800390c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003910:	3328      	adds	r3, #40	@ 0x28
 8003912:	2101      	movs	r1, #1
 8003914:	4618      	mov	r0, r3
 8003916:	f001 fab5 	bl	8004e84 <RCCEx_PLL3_Config>
 800391a:	4603      	mov	r3, r0
 800391c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003920:	e00a      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800392a:	bf00      	nop
 800392c:	e004      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800392e:	bf00      	nop
 8003930:	e002      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003932:	bf00      	nop
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003938:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10d      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003940:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003944:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800394e:	4a02      	ldr	r2, [pc, #8]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003950:	430b      	orrs	r3, r1
 8003952:	6513      	str	r3, [r2, #80]	@ 0x50
 8003954:	e006      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003956:	bf00      	nop
 8003958:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003970:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003974:	2300      	movs	r3, #0
 8003976:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800397a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800397e:	460b      	mov	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	d055      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800398c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003990:	d033      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003992:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003996:	d82c      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800399c:	d02f      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800399e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a2:	d826      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039a8:	d02b      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80039aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039ae:	d820      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039b4:	d012      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80039b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039ba:	d81a      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d022      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80039c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039c4:	d115      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ca:	3308      	adds	r3, #8
 80039cc:	2101      	movs	r1, #1
 80039ce:	4618      	mov	r0, r3
 80039d0:	f001 f9a6 	bl	8004d20 <RCCEx_PLL2_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039da:	e015      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e0:	3328      	adds	r3, #40	@ 0x28
 80039e2:	2101      	movs	r1, #1
 80039e4:	4618      	mov	r0, r3
 80039e6:	f001 fa4d 	bl	8004e84 <RCCEx_PLL3_Config>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039f0:	e00a      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f8:	e006      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039fa:	bf00      	nop
 80039fc:	e004      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10b      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a10:	4ba3      	ldr	r3, [pc, #652]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a14:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a20:	4a9f      	ldr	r2, [pc, #636]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a22:	430b      	orrs	r3, r1
 8003a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a26:	e003      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a38:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003a3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a40:	2300      	movs	r3, #0
 8003a42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003a46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	d037      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a5a:	d00e      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003a5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a60:	d816      	bhi.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d018      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003a66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a6a:	d111      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a6c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a70:	4a8b      	ldr	r2, [pc, #556]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a78:	e00f      	b.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7e:	3308      	adds	r3, #8
 8003a80:	2101      	movs	r1, #1
 8003a82:	4618      	mov	r0, r3
 8003a84:	f001 f94c 	bl	8004d20 <RCCEx_PLL2_Config>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a8e:	e004      	b.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a96:	e000      	b.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003a98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10a      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003aa2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab0:	4a7b      	ldr	r2, [pc, #492]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab2:	430b      	orrs	r3, r1
 8003ab4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ab6:	e003      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003abc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003acc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003ad6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003ada:	460b      	mov	r3, r1
 8003adc:	4313      	orrs	r3, r2
 8003ade:	d039      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ae6:	2b03      	cmp	r3, #3
 8003ae8:	d81c      	bhi.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003aea:	a201      	add	r2, pc, #4	@ (adr r2, 8003af0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af0:	08003b2d 	.word	0x08003b2d
 8003af4:	08003b01 	.word	0x08003b01
 8003af8:	08003b0f 	.word	0x08003b0f
 8003afc:	08003b2d 	.word	0x08003b2d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b00:	4b67      	ldr	r3, [pc, #412]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	4a66      	ldr	r2, [pc, #408]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b0c:	e00f      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b12:	3308      	adds	r3, #8
 8003b14:	2102      	movs	r1, #2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f001 f902 	bl	8004d20 <RCCEx_PLL2_Config>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b22:	e004      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b2a:	e000      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003b2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10a      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003b36:	4b5a      	ldr	r3, [pc, #360]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b3a:	f023 0103 	bic.w	r1, r3, #3
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b44:	4a56      	ldr	r2, [pc, #344]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b46:	430b      	orrs	r3, r1
 8003b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b4a:	e003      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003b60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b64:	2300      	movs	r3, #0
 8003b66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b6a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4313      	orrs	r3, r2
 8003b72:	f000 809f 	beq.w	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b76:	4b4b      	ldr	r3, [pc, #300]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a4a      	ldr	r2, [pc, #296]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b82:	f7fd fb1b 	bl	80011bc <HAL_GetTick>
 8003b86:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8c:	f7fd fb16 	bl	80011bc <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b64      	cmp	r3, #100	@ 0x64
 8003b9a:	d903      	bls.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ba2:	e005      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0ed      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003bb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d179      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003bb8:	4b39      	ldr	r3, [pc, #228]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bc4:	4053      	eors	r3, r2
 8003bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d015      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bce:	4b34      	ldr	r3, [pc, #208]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bd6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bda:	4b31      	ldr	r3, [pc, #196]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bde:	4a30      	ldr	r2, [pc, #192]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003be6:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bea:	4a2d      	ldr	r2, [pc, #180]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003bf2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bf4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bf8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c06:	d118      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c08:	f7fd fad8 	bl	80011bc <HAL_GetTick>
 8003c0c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c10:	e00d      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c12:	f7fd fad3 	bl	80011bc <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c1c:	1ad2      	subs	r2, r2, r3
 8003c1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d903      	bls.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003c2c:	e005      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0eb      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d129      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c52:	d10e      	bne.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003c54:	4b12      	ldr	r3, [pc, #72]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c64:	091a      	lsrs	r2, r3, #4
 8003c66:	4b10      	ldr	r3, [pc, #64]	@ (8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	6113      	str	r3, [r2, #16]
 8003c70:	e005      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003c72:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c7c:	6113      	str	r3, [r2, #16]
 8003c7e:	4b08      	ldr	r3, [pc, #32]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c80:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c8e:	4a04      	ldr	r2, [pc, #16]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c90:	430b      	orrs	r3, r1
 8003c92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c94:	e00e      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003c9e:	e009      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003ca0:	58024400 	.word	0x58024400
 8003ca4:	58024800 	.word	0x58024800
 8003ca8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbc:	f002 0301 	and.w	r3, r2, #1
 8003cc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003cca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f000 8089 	beq.w	8003de8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cdc:	2b28      	cmp	r3, #40	@ 0x28
 8003cde:	d86b      	bhi.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce6:	bf00      	nop
 8003ce8:	08003dc1 	.word	0x08003dc1
 8003cec:	08003db9 	.word	0x08003db9
 8003cf0:	08003db9 	.word	0x08003db9
 8003cf4:	08003db9 	.word	0x08003db9
 8003cf8:	08003db9 	.word	0x08003db9
 8003cfc:	08003db9 	.word	0x08003db9
 8003d00:	08003db9 	.word	0x08003db9
 8003d04:	08003db9 	.word	0x08003db9
 8003d08:	08003d8d 	.word	0x08003d8d
 8003d0c:	08003db9 	.word	0x08003db9
 8003d10:	08003db9 	.word	0x08003db9
 8003d14:	08003db9 	.word	0x08003db9
 8003d18:	08003db9 	.word	0x08003db9
 8003d1c:	08003db9 	.word	0x08003db9
 8003d20:	08003db9 	.word	0x08003db9
 8003d24:	08003db9 	.word	0x08003db9
 8003d28:	08003da3 	.word	0x08003da3
 8003d2c:	08003db9 	.word	0x08003db9
 8003d30:	08003db9 	.word	0x08003db9
 8003d34:	08003db9 	.word	0x08003db9
 8003d38:	08003db9 	.word	0x08003db9
 8003d3c:	08003db9 	.word	0x08003db9
 8003d40:	08003db9 	.word	0x08003db9
 8003d44:	08003db9 	.word	0x08003db9
 8003d48:	08003dc1 	.word	0x08003dc1
 8003d4c:	08003db9 	.word	0x08003db9
 8003d50:	08003db9 	.word	0x08003db9
 8003d54:	08003db9 	.word	0x08003db9
 8003d58:	08003db9 	.word	0x08003db9
 8003d5c:	08003db9 	.word	0x08003db9
 8003d60:	08003db9 	.word	0x08003db9
 8003d64:	08003db9 	.word	0x08003db9
 8003d68:	08003dc1 	.word	0x08003dc1
 8003d6c:	08003db9 	.word	0x08003db9
 8003d70:	08003db9 	.word	0x08003db9
 8003d74:	08003db9 	.word	0x08003db9
 8003d78:	08003db9 	.word	0x08003db9
 8003d7c:	08003db9 	.word	0x08003db9
 8003d80:	08003db9 	.word	0x08003db9
 8003d84:	08003db9 	.word	0x08003db9
 8003d88:	08003dc1 	.word	0x08003dc1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d90:	3308      	adds	r3, #8
 8003d92:	2101      	movs	r1, #1
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 ffc3 	bl	8004d20 <RCCEx_PLL2_Config>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003da0:	e00f      	b.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da6:	3328      	adds	r3, #40	@ 0x28
 8003da8:	2101      	movs	r1, #1
 8003daa:	4618      	mov	r0, r3
 8003dac:	f001 f86a 	bl	8004e84 <RCCEx_PLL3_Config>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003db6:	e004      	b.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dbe:	e000      	b.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10a      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003dca:	4bbf      	ldr	r3, [pc, #764]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd8:	4abb      	ldr	r2, [pc, #748]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	6553      	str	r3, [r2, #84]	@ 0x54
 8003dde:	e003      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df0:	f002 0302 	and.w	r3, r2, #2
 8003df4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003dfe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003e02:	460b      	mov	r3, r1
 8003e04:	4313      	orrs	r3, r2
 8003e06:	d041      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e0e:	2b05      	cmp	r3, #5
 8003e10:	d824      	bhi.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003e12:	a201      	add	r2, pc, #4	@ (adr r2, 8003e18 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e18:	08003e65 	.word	0x08003e65
 8003e1c:	08003e31 	.word	0x08003e31
 8003e20:	08003e47 	.word	0x08003e47
 8003e24:	08003e65 	.word	0x08003e65
 8003e28:	08003e65 	.word	0x08003e65
 8003e2c:	08003e65 	.word	0x08003e65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e34:	3308      	adds	r3, #8
 8003e36:	2101      	movs	r1, #1
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 ff71 	bl	8004d20 <RCCEx_PLL2_Config>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e44:	e00f      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4a:	3328      	adds	r3, #40	@ 0x28
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f001 f818 	bl	8004e84 <RCCEx_PLL3_Config>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e5a:	e004      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e62:	e000      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10a      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e6e:	4b96      	ldr	r3, [pc, #600]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e72:	f023 0107 	bic.w	r1, r3, #7
 8003e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e7c:	4a92      	ldr	r2, [pc, #584]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e82:	e003      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e94:	f002 0304 	and.w	r3, r2, #4
 8003e98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ea2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	d044      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb4:	2b05      	cmp	r3, #5
 8003eb6:	d825      	bhi.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ebe:	bf00      	nop
 8003ec0:	08003f0d 	.word	0x08003f0d
 8003ec4:	08003ed9 	.word	0x08003ed9
 8003ec8:	08003eef 	.word	0x08003eef
 8003ecc:	08003f0d 	.word	0x08003f0d
 8003ed0:	08003f0d 	.word	0x08003f0d
 8003ed4:	08003f0d 	.word	0x08003f0d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003edc:	3308      	adds	r3, #8
 8003ede:	2101      	movs	r1, #1
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 ff1d 	bl	8004d20 <RCCEx_PLL2_Config>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003eec:	e00f      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	3328      	adds	r3, #40	@ 0x28
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 ffc4 	bl	8004e84 <RCCEx_PLL3_Config>
 8003efc:	4603      	mov	r3, r0
 8003efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f02:	e004      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f0a:	e000      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10b      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f16:	4b6c      	ldr	r3, [pc, #432]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1a:	f023 0107 	bic.w	r1, r3, #7
 8003f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f26:	4a68      	ldr	r2, [pc, #416]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f28:	430b      	orrs	r3, r1
 8003f2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f2c:	e003      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3e:	f002 0320 	and.w	r3, r2, #32
 8003f42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f46:	2300      	movs	r3, #0
 8003f48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f50:	460b      	mov	r3, r1
 8003f52:	4313      	orrs	r3, r2
 8003f54:	d055      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f62:	d033      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003f64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f68:	d82c      	bhi.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6e:	d02f      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f74:	d826      	bhi.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f7a:	d02b      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003f7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f80:	d820      	bhi.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f86:	d012      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003f88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f8c:	d81a      	bhi.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d022      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003f92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f96:	d115      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9c:	3308      	adds	r3, #8
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 febd 	bl	8004d20 <RCCEx_PLL2_Config>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003fac:	e015      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb2:	3328      	adds	r3, #40	@ 0x28
 8003fb4:	2102      	movs	r1, #2
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 ff64 	bl	8004e84 <RCCEx_PLL3_Config>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003fc2:	e00a      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fca:	e006      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fcc:	bf00      	nop
 8003fce:	e004      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fd0:	bf00      	nop
 8003fd2:	e002      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fd4:	bf00      	nop
 8003fd6:	e000      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10b      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fe2:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff2:	4a35      	ldr	r2, [pc, #212]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ff8:	e003      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800400e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004012:	2300      	movs	r3, #0
 8004014:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004018:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800401c:	460b      	mov	r3, r1
 800401e:	4313      	orrs	r3, r2
 8004020:	d058      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004026:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800402a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800402e:	d033      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004030:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004034:	d82c      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800403a:	d02f      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800403c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004040:	d826      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004042:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004046:	d02b      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004048:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800404c:	d820      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800404e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004052:	d012      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004054:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004058:	d81a      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d022      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800405e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004062:	d115      	bne.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004068:	3308      	adds	r3, #8
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fe57 	bl	8004d20 <RCCEx_PLL2_Config>
 8004072:	4603      	mov	r3, r0
 8004074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004078:	e015      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800407a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407e:	3328      	adds	r3, #40	@ 0x28
 8004080:	2102      	movs	r1, #2
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fefe 	bl	8004e84 <RCCEx_PLL3_Config>
 8004088:	4603      	mov	r3, r0
 800408a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800408e:	e00a      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004096:	e006      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004098:	bf00      	nop
 800409a:	e004      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800409c:	bf00      	nop
 800409e:	e002      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80040a0:	bf00      	nop
 80040a2:	e000      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80040a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10e      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80040b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040be:	4a02      	ldr	r2, [pc, #8]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040c0:	430b      	orrs	r3, r1
 80040c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80040c4:	e006      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80040c6:	bf00      	nop
 80040c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80040e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040e4:	2300      	movs	r3, #0
 80040e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040ea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80040ee:	460b      	mov	r3, r1
 80040f0:	4313      	orrs	r3, r2
 80040f2:	d055      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80040f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004100:	d033      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004102:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004106:	d82c      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800410c:	d02f      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800410e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004112:	d826      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004114:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004118:	d02b      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800411a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800411e:	d820      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004120:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004124:	d012      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004126:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800412a:	d81a      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800412c:	2b00      	cmp	r3, #0
 800412e:	d022      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004134:	d115      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413a:	3308      	adds	r3, #8
 800413c:	2100      	movs	r1, #0
 800413e:	4618      	mov	r0, r3
 8004140:	f000 fdee 	bl	8004d20 <RCCEx_PLL2_Config>
 8004144:	4603      	mov	r3, r0
 8004146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800414a:	e015      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800414c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004150:	3328      	adds	r3, #40	@ 0x28
 8004152:	2102      	movs	r1, #2
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fe95 	bl	8004e84 <RCCEx_PLL3_Config>
 800415a:	4603      	mov	r3, r0
 800415c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004160:	e00a      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004168:	e006      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800416a:	bf00      	nop
 800416c:	e004      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800416e:	bf00      	nop
 8004170:	e002      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10b      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004180:	4ba1      	ldr	r3, [pc, #644]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004184:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004190:	4a9d      	ldr	r2, [pc, #628]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004192:	430b      	orrs	r3, r1
 8004194:	6593      	str	r3, [r2, #88]	@ 0x58
 8004196:	e003      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004198:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80041a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a8:	f002 0308 	and.w	r3, r2, #8
 80041ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041b0:	2300      	movs	r3, #0
 80041b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80041ba:	460b      	mov	r3, r1
 80041bc:	4313      	orrs	r3, r2
 80041be:	d01e      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041cc:	d10c      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	3328      	adds	r3, #40	@ 0x28
 80041d4:	2102      	movs	r1, #2
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fe54 	bl	8004e84 <RCCEx_PLL3_Config>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d002      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80041e8:	4b87      	ldr	r3, [pc, #540]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041f8:	4a83      	ldr	r2, [pc, #524]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041fa:	430b      	orrs	r3, r1
 80041fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	f002 0310 	and.w	r3, r2, #16
 800420a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800420e:	2300      	movs	r3, #0
 8004210:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004214:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004218:	460b      	mov	r3, r1
 800421a:	4313      	orrs	r3, r2
 800421c:	d01e      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800421e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004222:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800422a:	d10c      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	3328      	adds	r3, #40	@ 0x28
 8004232:	2102      	movs	r1, #2
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fe25 	bl	8004e84 <RCCEx_PLL3_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004246:	4b70      	ldr	r3, [pc, #448]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800424e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004252:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004256:	4a6c      	ldr	r2, [pc, #432]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004258:	430b      	orrs	r3, r1
 800425a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800425c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004264:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004268:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800426c:	2300      	movs	r3, #0
 800426e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004272:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004276:	460b      	mov	r3, r1
 8004278:	4313      	orrs	r3, r2
 800427a:	d03e      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800427c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004280:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004288:	d022      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800428a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800428e:	d81b      	bhi.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004298:	d00b      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800429a:	e015      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800429c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a0:	3308      	adds	r3, #8
 80042a2:	2100      	movs	r1, #0
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fd3b 	bl	8004d20 <RCCEx_PLL2_Config>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80042b0:	e00f      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b6:	3328      	adds	r3, #40	@ 0x28
 80042b8:	2102      	movs	r1, #2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f000 fde2 	bl	8004e84 <RCCEx_PLL3_Config>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80042c6:	e004      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042ce:	e000      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80042d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10b      	bne.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042da:	4b4b      	ldr	r3, [pc, #300]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80042e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042ea:	4a47      	ldr	r2, [pc, #284]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ec:	430b      	orrs	r3, r1
 80042ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80042f0:	e003      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004306:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004308:	2300      	movs	r3, #0
 800430a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800430c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004310:	460b      	mov	r3, r1
 8004312:	4313      	orrs	r3, r2
 8004314:	d03b      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004322:	d01f      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004324:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004328:	d818      	bhi.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800432a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800432e:	d003      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004330:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004334:	d007      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004336:	e011      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004338:	4b33      	ldr	r3, [pc, #204]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800433a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433c:	4a32      	ldr	r2, [pc, #200]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800433e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004344:	e00f      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434a:	3328      	adds	r3, #40	@ 0x28
 800434c:	2101      	movs	r1, #1
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fd98 	bl	8004e84 <RCCEx_PLL3_Config>
 8004354:	4603      	mov	r3, r0
 8004356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800435a:	e004      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004362:	e000      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004364:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10b      	bne.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800436e:	4b26      	ldr	r3, [pc, #152]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004372:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437e:	4a22      	ldr	r2, [pc, #136]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004380:	430b      	orrs	r3, r1
 8004382:	6553      	str	r3, [r2, #84]	@ 0x54
 8004384:	e003      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800438a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800438e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004396:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800439a:	673b      	str	r3, [r7, #112]	@ 0x70
 800439c:	2300      	movs	r3, #0
 800439e:	677b      	str	r3, [r7, #116]	@ 0x74
 80043a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80043a4:	460b      	mov	r3, r1
 80043a6:	4313      	orrs	r3, r2
 80043a8:	d034      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80043b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b8:	d007      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80043ba:	e011      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043bc:	4b12      	ldr	r3, [pc, #72]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	4a11      	ldr	r2, [pc, #68]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043c8:	e00e      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	3308      	adds	r3, #8
 80043d0:	2102      	movs	r1, #2
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fca4 	bl	8004d20 <RCCEx_PLL2_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043de:	e003      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10d      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80043f0:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043f4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80043f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043fe:	4a02      	ldr	r2, [pc, #8]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004400:	430b      	orrs	r3, r1
 8004402:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004404:	e006      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004406:	bf00      	nop
 8004408:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004410:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004420:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004422:	2300      	movs	r3, #0
 8004424:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004426:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800442a:	460b      	mov	r3, r1
 800442c:	4313      	orrs	r3, r2
 800442e:	d00c      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004434:	3328      	adds	r3, #40	@ 0x28
 8004436:	2102      	movs	r1, #2
 8004438:	4618      	mov	r0, r3
 800443a:	f000 fd23 	bl	8004e84 <RCCEx_PLL3_Config>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800444a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004452:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004456:	663b      	str	r3, [r7, #96]	@ 0x60
 8004458:	2300      	movs	r3, #0
 800445a:	667b      	str	r3, [r7, #100]	@ 0x64
 800445c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004460:	460b      	mov	r3, r1
 8004462:	4313      	orrs	r3, r2
 8004464:	d038      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004472:	d018      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004474:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004478:	d811      	bhi.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800447a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800447e:	d014      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004484:	d80b      	bhi.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004486:	2b00      	cmp	r3, #0
 8004488:	d011      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800448a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800448e:	d106      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004490:	4bc3      	ldr	r3, [pc, #780]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004494:	4ac2      	ldr	r2, [pc, #776]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800449a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800449c:	e008      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044a4:	e004      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80044a6:	bf00      	nop
 80044a8:	e002      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80044aa:	bf00      	nop
 80044ac:	e000      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80044ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10b      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044b8:	4bb9      	ldr	r3, [pc, #740]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80044c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044c8:	4ab5      	ldr	r2, [pc, #724]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044ca:	430b      	orrs	r3, r1
 80044cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80044ce:	e003      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80044e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044e6:	2300      	movs	r3, #0
 80044e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80044ee:	460b      	mov	r3, r1
 80044f0:	4313      	orrs	r3, r2
 80044f2:	d009      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80044f4:	4baa      	ldr	r3, [pc, #680]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80044fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004502:	4aa7      	ldr	r2, [pc, #668]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004504:	430b      	orrs	r3, r1
 8004506:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004510:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004514:	653b      	str	r3, [r7, #80]	@ 0x50
 8004516:	2300      	movs	r3, #0
 8004518:	657b      	str	r3, [r7, #84]	@ 0x54
 800451a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800451e:	460b      	mov	r3, r1
 8004520:	4313      	orrs	r3, r2
 8004522:	d00a      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004524:	4b9e      	ldr	r3, [pc, #632]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800452c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004530:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004534:	4a9a      	ldr	r2, [pc, #616]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004536:	430b      	orrs	r3, r1
 8004538:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004548:	2300      	movs	r3, #0
 800454a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800454c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004550:	460b      	mov	r3, r1
 8004552:	4313      	orrs	r3, r2
 8004554:	d009      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004556:	4b92      	ldr	r3, [pc, #584]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004564:	4a8e      	ldr	r2, [pc, #568]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004566:	430b      	orrs	r3, r1
 8004568:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800456a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004572:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004576:	643b      	str	r3, [r7, #64]	@ 0x40
 8004578:	2300      	movs	r3, #0
 800457a:	647b      	str	r3, [r7, #68]	@ 0x44
 800457c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004580:	460b      	mov	r3, r1
 8004582:	4313      	orrs	r3, r2
 8004584:	d00e      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004586:	4b86      	ldr	r3, [pc, #536]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	4a85      	ldr	r2, [pc, #532]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800458c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004590:	6113      	str	r3, [r2, #16]
 8004592:	4b83      	ldr	r3, [pc, #524]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004594:	6919      	ldr	r1, [r3, #16]
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800459e:	4a80      	ldr	r2, [pc, #512]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045a0:	430b      	orrs	r3, r1
 80045a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80045a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80045b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045b2:	2300      	movs	r3, #0
 80045b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80045ba:	460b      	mov	r3, r1
 80045bc:	4313      	orrs	r3, r2
 80045be:	d009      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80045c0:	4b77      	ldr	r3, [pc, #476]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ce:	4a74      	ldr	r2, [pc, #464]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045d0:	430b      	orrs	r3, r1
 80045d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045dc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80045e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80045e2:	2300      	movs	r3, #0
 80045e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80045e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80045ea:	460b      	mov	r3, r1
 80045ec:	4313      	orrs	r3, r2
 80045ee:	d00a      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045f0:	4b6b      	ldr	r3, [pc, #428]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80045f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004600:	4a67      	ldr	r2, [pc, #412]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004602:	430b      	orrs	r3, r1
 8004604:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	2100      	movs	r1, #0
 8004610:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004618:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800461c:	460b      	mov	r3, r1
 800461e:	4313      	orrs	r3, r2
 8004620:	d011      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004626:	3308      	adds	r3, #8
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fb78 	bl	8004d20 <RCCEx_PLL2_Config>
 8004630:	4603      	mov	r3, r0
 8004632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464e:	2100      	movs	r1, #0
 8004650:	6239      	str	r1, [r7, #32]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	627b      	str	r3, [r7, #36]	@ 0x24
 8004658:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800465c:	460b      	mov	r3, r1
 800465e:	4313      	orrs	r3, r2
 8004660:	d011      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004666:	3308      	adds	r3, #8
 8004668:	2101      	movs	r1, #1
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fb58 	bl	8004d20 <RCCEx_PLL2_Config>
 8004670:	4603      	mov	r3, r0
 8004672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	2100      	movs	r1, #0
 8004690:	61b9      	str	r1, [r7, #24]
 8004692:	f003 0304 	and.w	r3, r3, #4
 8004696:	61fb      	str	r3, [r7, #28]
 8004698:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800469c:	460b      	mov	r3, r1
 800469e:	4313      	orrs	r3, r2
 80046a0:	d011      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	3308      	adds	r3, #8
 80046a8:	2102      	movs	r1, #2
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fb38 	bl	8004d20 <RCCEx_PLL2_Config>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80046c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ce:	2100      	movs	r1, #0
 80046d0:	6139      	str	r1, [r7, #16]
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80046dc:	460b      	mov	r3, r1
 80046de:	4313      	orrs	r3, r2
 80046e0:	d011      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e6:	3328      	adds	r3, #40	@ 0x28
 80046e8:	2100      	movs	r1, #0
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fbca 	bl	8004e84 <RCCEx_PLL3_Config>
 80046f0:	4603      	mov	r3, r0
 80046f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80046f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004702:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470e:	2100      	movs	r1, #0
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800471c:	460b      	mov	r3, r1
 800471e:	4313      	orrs	r3, r2
 8004720:	d011      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004726:	3328      	adds	r3, #40	@ 0x28
 8004728:	2101      	movs	r1, #1
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fbaa 	bl	8004e84 <RCCEx_PLL3_Config>
 8004730:	4603      	mov	r3, r0
 8004732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	2100      	movs	r1, #0
 8004750:	6039      	str	r1, [r7, #0]
 8004752:	f003 0320 	and.w	r3, r3, #32
 8004756:	607b      	str	r3, [r7, #4]
 8004758:	e9d7 1200 	ldrd	r1, r2, [r7]
 800475c:	460b      	mov	r3, r1
 800475e:	4313      	orrs	r3, r2
 8004760:	d011      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	3328      	adds	r3, #40	@ 0x28
 8004768:	2102      	movs	r1, #2
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fb8a 	bl	8004e84 <RCCEx_PLL3_Config>
 8004770:	4603      	mov	r3, r0
 8004772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800477e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004782:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004786:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e000      	b.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
}
 8004794:	4618      	mov	r0, r3
 8004796:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800479a:	46bd      	mov	sp, r7
 800479c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047a0:	58024400 	.word	0x58024400

080047a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80047a8:	f7fe fd54 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	091b      	lsrs	r3, r3, #4
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4904      	ldr	r1, [pc, #16]	@ (80047cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	58024400 	.word	0x58024400
 80047cc:	08009b90 	.word	0x08009b90

080047d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b089      	sub	sp, #36	@ 0x24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047d8:	4ba1      	ldr	r3, [pc, #644]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	f003 0303 	and.w	r3, r3, #3
 80047e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80047e2:	4b9f      	ldr	r3, [pc, #636]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e6:	0b1b      	lsrs	r3, r3, #12
 80047e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80047ee:	4b9c      	ldr	r3, [pc, #624]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f2:	091b      	lsrs	r3, r3, #4
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80047fa:	4b99      	ldr	r3, [pc, #612]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047fe:	08db      	lsrs	r3, r3, #3
 8004800:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	fb02 f303 	mul.w	r3, r2, r3
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004812:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 8111 	beq.w	8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b02      	cmp	r3, #2
 8004822:	f000 8083 	beq.w	800492c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	2b02      	cmp	r3, #2
 800482a:	f200 80a1 	bhi.w	8004970 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d056      	beq.n	80048e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800483a:	e099      	b.n	8004970 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800483c:	4b88      	ldr	r3, [pc, #544]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0320 	and.w	r3, r3, #32
 8004844:	2b00      	cmp	r3, #0
 8004846:	d02d      	beq.n	80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004848:	4b85      	ldr	r3, [pc, #532]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	08db      	lsrs	r3, r3, #3
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	4a84      	ldr	r2, [pc, #528]	@ (8004a64 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004854:	fa22 f303 	lsr.w	r3, r2, r3
 8004858:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	ee07 3a90 	vmov	s15, r3
 8004860:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004872:	4b7b      	ldr	r3, [pc, #492]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800487a:	ee07 3a90 	vmov	s15, r3
 800487e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004882:	ed97 6a03 	vldr	s12, [r7, #12]
 8004886:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800488a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800488e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800489a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800489e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80048a2:	e087      	b.n	80049b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	ee07 3a90 	vmov	s15, r3
 80048aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a6c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80048b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048e6:	e065      	b.n	80049b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80048f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fa:	4b59      	ldr	r3, [pc, #356]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004902:	ee07 3a90 	vmov	s15, r3
 8004906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800490a:	ed97 6a03 	vldr	s12, [r7, #12]
 800490e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800491a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004926:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800492a:	e043      	b.n	80049b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004936:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800493a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493e:	4b48      	ldr	r3, [pc, #288]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004946:	ee07 3a90 	vmov	s15, r3
 800494a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004952:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800496e:	e021      	b.n	80049b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800497e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004982:	4b37      	ldr	r3, [pc, #220]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004992:	ed97 6a03 	vldr	s12, [r7, #12]
 8004996:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800499a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800499e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80049b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b8:	0a5b      	lsrs	r3, r3, #9
 80049ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049be:	ee07 3a90 	vmov	s15, r3
 80049c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80049d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049da:	ee17 2a90 	vmov	r2, s15
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80049e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	0c1b      	lsrs	r3, r3, #16
 80049e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ec:	ee07 3a90 	vmov	s15, r3
 80049f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a08:	ee17 2a90 	vmov	r2, s15
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004a10:	4b13      	ldr	r3, [pc, #76]	@ (8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a14:	0e1b      	lsrs	r3, r3, #24
 8004a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a1a:	ee07 3a90 	vmov	s15, r3
 8004a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a36:	ee17 2a90 	vmov	r2, s15
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a3e:	e008      	b.n	8004a52 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]
}
 8004a52:	bf00      	nop
 8004a54:	3724      	adds	r7, #36	@ 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	58024400 	.word	0x58024400
 8004a64:	03d09000 	.word	0x03d09000
 8004a68:	46000000 	.word	0x46000000
 8004a6c:	4c742400 	.word	0x4c742400
 8004a70:	4a742400 	.word	0x4a742400
 8004a74:	4af42400 	.word	0x4af42400

08004a78 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b089      	sub	sp, #36	@ 0x24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a80:	4ba1      	ldr	r3, [pc, #644]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004a8a:	4b9f      	ldr	r3, [pc, #636]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8e:	0d1b      	lsrs	r3, r3, #20
 8004a90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a94:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a96:	4b9c      	ldr	r3, [pc, #624]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9a:	0a1b      	lsrs	r3, r3, #8
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004aa2:	4b99      	ldr	r3, [pc, #612]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa6:	08db      	lsrs	r3, r3, #3
 8004aa8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	fb02 f303 	mul.w	r3, r2, r3
 8004ab2:	ee07 3a90 	vmov	s15, r3
 8004ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8111 	beq.w	8004ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	f000 8083 	beq.w	8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	f200 80a1 	bhi.w	8004c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d003      	beq.n	8004ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d056      	beq.n	8004b90 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004ae2:	e099      	b.n	8004c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ae4:	4b88      	ldr	r3, [pc, #544]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0320 	and.w	r3, r3, #32
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d02d      	beq.n	8004b4c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004af0:	4b85      	ldr	r3, [pc, #532]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	08db      	lsrs	r3, r3, #3
 8004af6:	f003 0303 	and.w	r3, r3, #3
 8004afa:	4a84      	ldr	r2, [pc, #528]	@ (8004d0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004afc:	fa22 f303 	lsr.w	r3, r2, r3
 8004b00:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	ee07 3a90 	vmov	s15, r3
 8004b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	ee07 3a90 	vmov	s15, r3
 8004b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b1a:	4b7b      	ldr	r3, [pc, #492]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b22:	ee07 3a90 	vmov	s15, r3
 8004b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b2e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b46:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b4a:	e087      	b.n	8004c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	ee07 3a90 	vmov	s15, r3
 8004b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b56:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b66:	ee07 3a90 	vmov	s15, r3
 8004b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b72:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b8e:	e065      	b.n	8004c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ba2:	4b59      	ldr	r3, [pc, #356]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004baa:	ee07 3a90 	vmov	s15, r3
 8004bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bd2:	e043      	b.n	8004c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bde:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004d1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be6:	4b48      	ldr	r3, [pc, #288]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bee:	ee07 3a90 	vmov	s15, r3
 8004bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bfa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c16:	e021      	b.n	8004c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	ee07 3a90 	vmov	s15, r3
 8004c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c22:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c2a:	4b37      	ldr	r3, [pc, #220]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c5a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	0a5b      	lsrs	r3, r3, #9
 8004c62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c66:	ee07 3a90 	vmov	s15, r3
 8004c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c76:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c82:	ee17 2a90 	vmov	r2, s15
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	0c1b      	lsrs	r3, r3, #16
 8004c90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c94:	ee07 3a90 	vmov	s15, r3
 8004c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ca0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ca4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cb0:	ee17 2a90 	vmov	r2, s15
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004cb8:	4b13      	ldr	r3, [pc, #76]	@ (8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbc:	0e1b      	lsrs	r3, r3, #24
 8004cbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cc2:	ee07 3a90 	vmov	s15, r3
 8004cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cde:	ee17 2a90 	vmov	r2, s15
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ce6:	e008      	b.n	8004cfa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	609a      	str	r2, [r3, #8]
}
 8004cfa:	bf00      	nop
 8004cfc:	3724      	adds	r7, #36	@ 0x24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	58024400 	.word	0x58024400
 8004d0c:	03d09000 	.word	0x03d09000
 8004d10:	46000000 	.word	0x46000000
 8004d14:	4c742400 	.word	0x4c742400
 8004d18:	4a742400 	.word	0x4a742400
 8004d1c:	4af42400 	.word	0x4af42400

08004d20 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d2e:	4b53      	ldr	r3, [pc, #332]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d101      	bne.n	8004d3e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e099      	b.n	8004e72 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004d3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a4e      	ldr	r2, [pc, #312]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d44:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d4a:	f7fc fa37 	bl	80011bc <HAL_GetTick>
 8004d4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d50:	e008      	b.n	8004d64 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d52:	f7fc fa33 	bl	80011bc <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e086      	b.n	8004e72 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d64:	4b45      	ldr	r3, [pc, #276]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f0      	bne.n	8004d52 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d70:	4b42      	ldr	r3, [pc, #264]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d74:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	031b      	lsls	r3, r3, #12
 8004d7e:	493f      	ldr	r1, [pc, #252]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	025b      	lsls	r3, r3, #9
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	041b      	lsls	r3, r3, #16
 8004da2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	3b01      	subs	r3, #1
 8004dae:	061b      	lsls	r3, r3, #24
 8004db0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004db4:	4931      	ldr	r1, [pc, #196]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004dba:	4b30      	ldr	r3, [pc, #192]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	492d      	ldr	r1, [pc, #180]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	f023 0220 	bic.w	r2, r3, #32
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	4928      	ldr	r1, [pc, #160]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004dde:	4b27      	ldr	r3, [pc, #156]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de2:	4a26      	ldr	r2, [pc, #152]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004de4:	f023 0310 	bic.w	r3, r3, #16
 8004de8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004dea:	4b24      	ldr	r3, [pc, #144]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dee:	4b24      	ldr	r3, [pc, #144]	@ (8004e80 <RCCEx_PLL2_Config+0x160>)
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	69d2      	ldr	r2, [r2, #28]
 8004df6:	00d2      	lsls	r2, r2, #3
 8004df8:	4920      	ldr	r1, [pc, #128]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	4a1e      	ldr	r2, [pc, #120]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e04:	f043 0310 	orr.w	r3, r3, #16
 8004e08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d106      	bne.n	8004e1e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e10:	4b1a      	ldr	r3, [pc, #104]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e14:	4a19      	ldr	r2, [pc, #100]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e1c:	e00f      	b.n	8004e3e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d106      	bne.n	8004e32 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e24:	4b15      	ldr	r3, [pc, #84]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	4a14      	ldr	r2, [pc, #80]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e30:	e005      	b.n	8004e3e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e32:	4b12      	ldr	r3, [pc, #72]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4a11      	ldr	r2, [pc, #68]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a0e      	ldr	r2, [pc, #56]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4a:	f7fc f9b7 	bl	80011bc <HAL_GetTick>
 8004e4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e50:	e008      	b.n	8004e64 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e52:	f7fc f9b3 	bl	80011bc <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e006      	b.n	8004e72 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <RCCEx_PLL2_Config+0x15c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0f0      	beq.n	8004e52 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	58024400 	.word	0x58024400
 8004e80:	ffff0007 	.word	0xffff0007

08004e84 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e92:	4b53      	ldr	r3, [pc, #332]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d101      	bne.n	8004ea2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e099      	b.n	8004fd6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a4e      	ldr	r2, [pc, #312]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eae:	f7fc f985 	bl	80011bc <HAL_GetTick>
 8004eb2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004eb4:	e008      	b.n	8004ec8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004eb6:	f7fc f981 	bl	80011bc <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e086      	b.n	8004fd6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ec8:	4b45      	ldr	r3, [pc, #276]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1f0      	bne.n	8004eb6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ed4:	4b42      	ldr	r3, [pc, #264]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	051b      	lsls	r3, r3, #20
 8004ee2:	493f      	ldr	r1, [pc, #252]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	3b01      	subs	r3, #1
 8004eee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	025b      	lsls	r3, r3, #9
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	431a      	orrs	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	041b      	lsls	r3, r3, #16
 8004f06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	061b      	lsls	r3, r3, #24
 8004f14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f18:	4931      	ldr	r1, [pc, #196]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f1e:	4b30      	ldr	r3, [pc, #192]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	492d      	ldr	r1, [pc, #180]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f30:	4b2b      	ldr	r3, [pc, #172]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f34:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	4928      	ldr	r1, [pc, #160]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f42:	4b27      	ldr	r3, [pc, #156]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f46:	4a26      	ldr	r2, [pc, #152]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f4e:	4b24      	ldr	r3, [pc, #144]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f52:	4b24      	ldr	r3, [pc, #144]	@ (8004fe4 <RCCEx_PLL3_Config+0x160>)
 8004f54:	4013      	ands	r3, r2
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	69d2      	ldr	r2, [r2, #28]
 8004f5a:	00d2      	lsls	r2, r2, #3
 8004f5c:	4920      	ldr	r1, [pc, #128]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f62:	4b1f      	ldr	r3, [pc, #124]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f66:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d106      	bne.n	8004f82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f74:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f78:	4a19      	ldr	r2, [pc, #100]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f80:	e00f      	b.n	8004fa2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d106      	bne.n	8004f96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f88:	4b15      	ldr	r3, [pc, #84]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	4a14      	ldr	r2, [pc, #80]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f8e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f94:	e005      	b.n	8004fa2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f96:	4b12      	ldr	r3, [pc, #72]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9a:	4a11      	ldr	r2, [pc, #68]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004f9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fa0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004fa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fae:	f7fc f905 	bl	80011bc <HAL_GetTick>
 8004fb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fb4:	e008      	b.n	8004fc8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004fb6:	f7fc f901 	bl	80011bc <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d901      	bls.n	8004fc8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e006      	b.n	8004fd6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fc8:	4b05      	ldr	r3, [pc, #20]	@ (8004fe0 <RCCEx_PLL3_Config+0x15c>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0f0      	beq.n	8004fb6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	58024400 	.word	0x58024400
 8004fe4:	ffff0007 	.word	0xffff0007

08004fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e049      	b.n	800508e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f841 	bl	8005096 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2202      	movs	r2, #2
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f000 f9e8 	bl	80053fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
	...

080050ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d001      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e054      	b.n	800516e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0201 	orr.w	r2, r2, #1
 80050da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a26      	ldr	r2, [pc, #152]	@ (800517c <HAL_TIM_Base_Start_IT+0xd0>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d022      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ee:	d01d      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a22      	ldr	r2, [pc, #136]	@ (8005180 <HAL_TIM_Base_Start_IT+0xd4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d018      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a21      	ldr	r2, [pc, #132]	@ (8005184 <HAL_TIM_Base_Start_IT+0xd8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d013      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a1f      	ldr	r2, [pc, #124]	@ (8005188 <HAL_TIM_Base_Start_IT+0xdc>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00e      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a1e      	ldr	r2, [pc, #120]	@ (800518c <HAL_TIM_Base_Start_IT+0xe0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d009      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a1c      	ldr	r2, [pc, #112]	@ (8005190 <HAL_TIM_Base_Start_IT+0xe4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d004      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x80>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a1b      	ldr	r2, [pc, #108]	@ (8005194 <HAL_TIM_Base_Start_IT+0xe8>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d115      	bne.n	8005158 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	4b19      	ldr	r3, [pc, #100]	@ (8005198 <HAL_TIM_Base_Start_IT+0xec>)
 8005134:	4013      	ands	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b06      	cmp	r3, #6
 800513c:	d015      	beq.n	800516a <HAL_TIM_Base_Start_IT+0xbe>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005144:	d011      	beq.n	800516a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0201 	orr.w	r2, r2, #1
 8005154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005156:	e008      	b.n	800516a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0201 	orr.w	r2, r2, #1
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	e000      	b.n	800516c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	40010000 	.word	0x40010000
 8005180:	40000400 	.word	0x40000400
 8005184:	40000800 	.word	0x40000800
 8005188:	40000c00 	.word	0x40000c00
 800518c:	40010400 	.word	0x40010400
 8005190:	40001800 	.word	0x40001800
 8005194:	40014000 	.word	0x40014000
 8005198:	00010007 	.word	0x00010007

0800519c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d020      	beq.n	8005200 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d01b      	beq.n	8005200 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f06f 0202 	mvn.w	r2, #2
 80051d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	f003 0303 	and.w	r3, r3, #3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d003      	beq.n	80051ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f8e9 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 80051ec:	e005      	b.n	80051fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f8db 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f8ec 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f003 0304 	and.w	r3, r3, #4
 8005206:	2b00      	cmp	r3, #0
 8005208:	d020      	beq.n	800524c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f003 0304 	and.w	r3, r3, #4
 8005210:	2b00      	cmp	r3, #0
 8005212:	d01b      	beq.n	800524c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f06f 0204 	mvn.w	r2, #4
 800521c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2202      	movs	r2, #2
 8005222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f8c3 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 8005238:	e005      	b.n	8005246 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f8b5 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 f8c6 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d020      	beq.n	8005298 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01b      	beq.n	8005298 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f06f 0208 	mvn.w	r2, #8
 8005268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2204      	movs	r2, #4
 800526e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	f003 0303 	and.w	r3, r3, #3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f89d 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 8005284:	e005      	b.n	8005292 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f88f 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f8a0 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	f003 0310 	and.w	r3, r3, #16
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d020      	beq.n	80052e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f003 0310 	and.w	r3, r3, #16
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01b      	beq.n	80052e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0210 	mvn.w	r2, #16
 80052b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2208      	movs	r2, #8
 80052ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f877 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 80052d0:	e005      	b.n	80052de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 f869 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f87a 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00c      	beq.n	8005308 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f003 0301 	and.w	r3, r3, #1
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d007      	beq.n	8005308 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0201 	mvn.w	r2, #1
 8005300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fb fbdc 	bl	8000ac0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530e:	2b00      	cmp	r3, #0
 8005310:	d104      	bne.n	800531c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00c      	beq.n	8005336 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005322:	2b00      	cmp	r3, #0
 8005324:	d007      	beq.n	8005336 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800532e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f913 	bl	800555c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00c      	beq.n	800535a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005346:	2b00      	cmp	r3, #0
 8005348:	d007      	beq.n	800535a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f90b 	bl	8005570 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00c      	beq.n	800537e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536a:	2b00      	cmp	r3, #0
 800536c:	d007      	beq.n	800537e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f834 	bl	80053e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f003 0320 	and.w	r3, r3, #32
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00c      	beq.n	80053a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d007      	beq.n	80053a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f06f 0220 	mvn.w	r2, #32
 800539a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f8d3 	bl	8005548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053a2:	bf00      	nop
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053aa:	b480      	push	{r7}
 80053ac:	b083      	sub	sp, #12
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr

080053d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053d2:	b480      	push	{r7}
 80053d4:	b083      	sub	sp, #12
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b083      	sub	sp, #12
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053ee:	bf00      	nop
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
	...

080053fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a46      	ldr	r2, [pc, #280]	@ (8005528 <TIM_Base_SetConfig+0x12c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d013      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541a:	d00f      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a43      	ldr	r2, [pc, #268]	@ (800552c <TIM_Base_SetConfig+0x130>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00b      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a42      	ldr	r2, [pc, #264]	@ (8005530 <TIM_Base_SetConfig+0x134>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d007      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a41      	ldr	r2, [pc, #260]	@ (8005534 <TIM_Base_SetConfig+0x138>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a40      	ldr	r2, [pc, #256]	@ (8005538 <TIM_Base_SetConfig+0x13c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d108      	bne.n	800544e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a35      	ldr	r2, [pc, #212]	@ (8005528 <TIM_Base_SetConfig+0x12c>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d01f      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800545c:	d01b      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a32      	ldr	r2, [pc, #200]	@ (800552c <TIM_Base_SetConfig+0x130>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d017      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a31      	ldr	r2, [pc, #196]	@ (8005530 <TIM_Base_SetConfig+0x134>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a30      	ldr	r2, [pc, #192]	@ (8005534 <TIM_Base_SetConfig+0x138>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00f      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2f      	ldr	r2, [pc, #188]	@ (8005538 <TIM_Base_SetConfig+0x13c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2e      	ldr	r2, [pc, #184]	@ (800553c <TIM_Base_SetConfig+0x140>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2d      	ldr	r2, [pc, #180]	@ (8005540 <TIM_Base_SetConfig+0x144>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_Base_SetConfig+0x9a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2c      	ldr	r2, [pc, #176]	@ (8005544 <TIM_Base_SetConfig+0x148>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d108      	bne.n	80054a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800549c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <TIM_Base_SetConfig+0x12c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00f      	beq.n	80054f4 <TIM_Base_SetConfig+0xf8>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a18      	ldr	r2, [pc, #96]	@ (8005538 <TIM_Base_SetConfig+0x13c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00b      	beq.n	80054f4 <TIM_Base_SetConfig+0xf8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a17      	ldr	r2, [pc, #92]	@ (800553c <TIM_Base_SetConfig+0x140>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d007      	beq.n	80054f4 <TIM_Base_SetConfig+0xf8>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a16      	ldr	r2, [pc, #88]	@ (8005540 <TIM_Base_SetConfig+0x144>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d003      	beq.n	80054f4 <TIM_Base_SetConfig+0xf8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a15      	ldr	r2, [pc, #84]	@ (8005544 <TIM_Base_SetConfig+0x148>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d103      	bne.n	80054fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d105      	bne.n	800551a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	f023 0201 	bic.w	r2, r3, #1
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	611a      	str	r2, [r3, #16]
  }
}
 800551a:	bf00      	nop
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000
 800552c:	40000400 	.word	0x40000400
 8005530:	40000800 	.word	0x40000800
 8005534:	40000c00 	.word	0x40000c00
 8005538:	40010400 	.word	0x40010400
 800553c:	40014000 	.word	0x40014000
 8005540:	40014400 	.word	0x40014400
 8005544:	40014800 	.word	0x40014800

08005548 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e042      	b.n	800561c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559c:	2b00      	cmp	r3, #0
 800559e:	d106      	bne.n	80055ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fb fb8d 	bl	8000cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2224      	movs	r2, #36	@ 0x24
 80055b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0201 	bic.w	r2, r2, #1
 80055c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fd90 	bl	80060f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f825 	bl	8005624 <UART_SetConfig>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d101      	bne.n	80055e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e01b      	b.n	800561c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005602:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f042 0201 	orr.w	r2, r2, #1
 8005612:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 fe0f 	bl	8006238 <UART_CheckIdleState>
 800561a:	4603      	mov	r3, r0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3708      	adds	r7, #8
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005628:	b092      	sub	sp, #72	@ 0x48
 800562a:	af00      	add	r7, sp, #0
 800562c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800562e:	2300      	movs	r3, #0
 8005630:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	431a      	orrs	r2, r3
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	431a      	orrs	r2, r3
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	69db      	ldr	r3, [r3, #28]
 8005648:	4313      	orrs	r3, r2
 800564a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	4bbe      	ldr	r3, [pc, #760]	@ (800594c <UART_SetConfig+0x328>)
 8005654:	4013      	ands	r3, r2
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	6812      	ldr	r2, [r2, #0]
 800565a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800565c:	430b      	orrs	r3, r1
 800565e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4ab3      	ldr	r2, [pc, #716]	@ (8005950 <UART_SetConfig+0x32c>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d004      	beq.n	8005690 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800568c:	4313      	orrs	r3, r2
 800568e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689a      	ldr	r2, [r3, #8]
 8005696:	4baf      	ldr	r3, [pc, #700]	@ (8005954 <UART_SetConfig+0x330>)
 8005698:	4013      	ands	r3, r2
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	6812      	ldr	r2, [r2, #0]
 800569e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80056a0:	430b      	orrs	r3, r1
 80056a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056aa:	f023 010f 	bic.w	r1, r3, #15
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4aa6      	ldr	r2, [pc, #664]	@ (8005958 <UART_SetConfig+0x334>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d177      	bne.n	80057b4 <UART_SetConfig+0x190>
 80056c4:	4ba5      	ldr	r3, [pc, #660]	@ (800595c <UART_SetConfig+0x338>)
 80056c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056cc:	2b28      	cmp	r3, #40	@ 0x28
 80056ce:	d86d      	bhi.n	80057ac <UART_SetConfig+0x188>
 80056d0:	a201      	add	r2, pc, #4	@ (adr r2, 80056d8 <UART_SetConfig+0xb4>)
 80056d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d6:	bf00      	nop
 80056d8:	0800577d 	.word	0x0800577d
 80056dc:	080057ad 	.word	0x080057ad
 80056e0:	080057ad 	.word	0x080057ad
 80056e4:	080057ad 	.word	0x080057ad
 80056e8:	080057ad 	.word	0x080057ad
 80056ec:	080057ad 	.word	0x080057ad
 80056f0:	080057ad 	.word	0x080057ad
 80056f4:	080057ad 	.word	0x080057ad
 80056f8:	08005785 	.word	0x08005785
 80056fc:	080057ad 	.word	0x080057ad
 8005700:	080057ad 	.word	0x080057ad
 8005704:	080057ad 	.word	0x080057ad
 8005708:	080057ad 	.word	0x080057ad
 800570c:	080057ad 	.word	0x080057ad
 8005710:	080057ad 	.word	0x080057ad
 8005714:	080057ad 	.word	0x080057ad
 8005718:	0800578d 	.word	0x0800578d
 800571c:	080057ad 	.word	0x080057ad
 8005720:	080057ad 	.word	0x080057ad
 8005724:	080057ad 	.word	0x080057ad
 8005728:	080057ad 	.word	0x080057ad
 800572c:	080057ad 	.word	0x080057ad
 8005730:	080057ad 	.word	0x080057ad
 8005734:	080057ad 	.word	0x080057ad
 8005738:	08005795 	.word	0x08005795
 800573c:	080057ad 	.word	0x080057ad
 8005740:	080057ad 	.word	0x080057ad
 8005744:	080057ad 	.word	0x080057ad
 8005748:	080057ad 	.word	0x080057ad
 800574c:	080057ad 	.word	0x080057ad
 8005750:	080057ad 	.word	0x080057ad
 8005754:	080057ad 	.word	0x080057ad
 8005758:	0800579d 	.word	0x0800579d
 800575c:	080057ad 	.word	0x080057ad
 8005760:	080057ad 	.word	0x080057ad
 8005764:	080057ad 	.word	0x080057ad
 8005768:	080057ad 	.word	0x080057ad
 800576c:	080057ad 	.word	0x080057ad
 8005770:	080057ad 	.word	0x080057ad
 8005774:	080057ad 	.word	0x080057ad
 8005778:	080057a5 	.word	0x080057a5
 800577c:	2301      	movs	r3, #1
 800577e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005782:	e222      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005784:	2304      	movs	r3, #4
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578a:	e21e      	b.n	8005bca <UART_SetConfig+0x5a6>
 800578c:	2308      	movs	r3, #8
 800578e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005792:	e21a      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005794:	2310      	movs	r3, #16
 8005796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800579a:	e216      	b.n	8005bca <UART_SetConfig+0x5a6>
 800579c:	2320      	movs	r3, #32
 800579e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057a2:	e212      	b.n	8005bca <UART_SetConfig+0x5a6>
 80057a4:	2340      	movs	r3, #64	@ 0x40
 80057a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057aa:	e20e      	b.n	8005bca <UART_SetConfig+0x5a6>
 80057ac:	2380      	movs	r3, #128	@ 0x80
 80057ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057b2:	e20a      	b.n	8005bca <UART_SetConfig+0x5a6>
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a69      	ldr	r2, [pc, #420]	@ (8005960 <UART_SetConfig+0x33c>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d130      	bne.n	8005820 <UART_SetConfig+0x1fc>
 80057be:	4b67      	ldr	r3, [pc, #412]	@ (800595c <UART_SetConfig+0x338>)
 80057c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057c2:	f003 0307 	and.w	r3, r3, #7
 80057c6:	2b05      	cmp	r3, #5
 80057c8:	d826      	bhi.n	8005818 <UART_SetConfig+0x1f4>
 80057ca:	a201      	add	r2, pc, #4	@ (adr r2, 80057d0 <UART_SetConfig+0x1ac>)
 80057cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d0:	080057e9 	.word	0x080057e9
 80057d4:	080057f1 	.word	0x080057f1
 80057d8:	080057f9 	.word	0x080057f9
 80057dc:	08005801 	.word	0x08005801
 80057e0:	08005809 	.word	0x08005809
 80057e4:	08005811 	.word	0x08005811
 80057e8:	2300      	movs	r3, #0
 80057ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ee:	e1ec      	b.n	8005bca <UART_SetConfig+0x5a6>
 80057f0:	2304      	movs	r3, #4
 80057f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057f6:	e1e8      	b.n	8005bca <UART_SetConfig+0x5a6>
 80057f8:	2308      	movs	r3, #8
 80057fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057fe:	e1e4      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005800:	2310      	movs	r3, #16
 8005802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005806:	e1e0      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005808:	2320      	movs	r3, #32
 800580a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800580e:	e1dc      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005810:	2340      	movs	r3, #64	@ 0x40
 8005812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005816:	e1d8      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005818:	2380      	movs	r3, #128	@ 0x80
 800581a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800581e:	e1d4      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a4f      	ldr	r2, [pc, #316]	@ (8005964 <UART_SetConfig+0x340>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d130      	bne.n	800588c <UART_SetConfig+0x268>
 800582a:	4b4c      	ldr	r3, [pc, #304]	@ (800595c <UART_SetConfig+0x338>)
 800582c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	2b05      	cmp	r3, #5
 8005834:	d826      	bhi.n	8005884 <UART_SetConfig+0x260>
 8005836:	a201      	add	r2, pc, #4	@ (adr r2, 800583c <UART_SetConfig+0x218>)
 8005838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583c:	08005855 	.word	0x08005855
 8005840:	0800585d 	.word	0x0800585d
 8005844:	08005865 	.word	0x08005865
 8005848:	0800586d 	.word	0x0800586d
 800584c:	08005875 	.word	0x08005875
 8005850:	0800587d 	.word	0x0800587d
 8005854:	2300      	movs	r3, #0
 8005856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800585a:	e1b6      	b.n	8005bca <UART_SetConfig+0x5a6>
 800585c:	2304      	movs	r3, #4
 800585e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005862:	e1b2      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005864:	2308      	movs	r3, #8
 8005866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800586a:	e1ae      	b.n	8005bca <UART_SetConfig+0x5a6>
 800586c:	2310      	movs	r3, #16
 800586e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005872:	e1aa      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005874:	2320      	movs	r3, #32
 8005876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800587a:	e1a6      	b.n	8005bca <UART_SetConfig+0x5a6>
 800587c:	2340      	movs	r3, #64	@ 0x40
 800587e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005882:	e1a2      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005884:	2380      	movs	r3, #128	@ 0x80
 8005886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800588a:	e19e      	b.n	8005bca <UART_SetConfig+0x5a6>
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a35      	ldr	r2, [pc, #212]	@ (8005968 <UART_SetConfig+0x344>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d130      	bne.n	80058f8 <UART_SetConfig+0x2d4>
 8005896:	4b31      	ldr	r3, [pc, #196]	@ (800595c <UART_SetConfig+0x338>)
 8005898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	2b05      	cmp	r3, #5
 80058a0:	d826      	bhi.n	80058f0 <UART_SetConfig+0x2cc>
 80058a2:	a201      	add	r2, pc, #4	@ (adr r2, 80058a8 <UART_SetConfig+0x284>)
 80058a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a8:	080058c1 	.word	0x080058c1
 80058ac:	080058c9 	.word	0x080058c9
 80058b0:	080058d1 	.word	0x080058d1
 80058b4:	080058d9 	.word	0x080058d9
 80058b8:	080058e1 	.word	0x080058e1
 80058bc:	080058e9 	.word	0x080058e9
 80058c0:	2300      	movs	r3, #0
 80058c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058c6:	e180      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058c8:	2304      	movs	r3, #4
 80058ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ce:	e17c      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058d0:	2308      	movs	r3, #8
 80058d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058d6:	e178      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058d8:	2310      	movs	r3, #16
 80058da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058de:	e174      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058e0:	2320      	movs	r3, #32
 80058e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058e6:	e170      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058e8:	2340      	movs	r3, #64	@ 0x40
 80058ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ee:	e16c      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058f0:	2380      	movs	r3, #128	@ 0x80
 80058f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058f6:	e168      	b.n	8005bca <UART_SetConfig+0x5a6>
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a1b      	ldr	r2, [pc, #108]	@ (800596c <UART_SetConfig+0x348>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d142      	bne.n	8005988 <UART_SetConfig+0x364>
 8005902:	4b16      	ldr	r3, [pc, #88]	@ (800595c <UART_SetConfig+0x338>)
 8005904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	2b05      	cmp	r3, #5
 800590c:	d838      	bhi.n	8005980 <UART_SetConfig+0x35c>
 800590e:	a201      	add	r2, pc, #4	@ (adr r2, 8005914 <UART_SetConfig+0x2f0>)
 8005910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005914:	0800592d 	.word	0x0800592d
 8005918:	08005935 	.word	0x08005935
 800591c:	0800593d 	.word	0x0800593d
 8005920:	08005945 	.word	0x08005945
 8005924:	08005971 	.word	0x08005971
 8005928:	08005979 	.word	0x08005979
 800592c:	2300      	movs	r3, #0
 800592e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005932:	e14a      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005934:	2304      	movs	r3, #4
 8005936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800593a:	e146      	b.n	8005bca <UART_SetConfig+0x5a6>
 800593c:	2308      	movs	r3, #8
 800593e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005942:	e142      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005944:	2310      	movs	r3, #16
 8005946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800594a:	e13e      	b.n	8005bca <UART_SetConfig+0x5a6>
 800594c:	cfff69f3 	.word	0xcfff69f3
 8005950:	58000c00 	.word	0x58000c00
 8005954:	11fff4ff 	.word	0x11fff4ff
 8005958:	40011000 	.word	0x40011000
 800595c:	58024400 	.word	0x58024400
 8005960:	40004400 	.word	0x40004400
 8005964:	40004800 	.word	0x40004800
 8005968:	40004c00 	.word	0x40004c00
 800596c:	40005000 	.word	0x40005000
 8005970:	2320      	movs	r3, #32
 8005972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005976:	e128      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005978:	2340      	movs	r3, #64	@ 0x40
 800597a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800597e:	e124      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005980:	2380      	movs	r3, #128	@ 0x80
 8005982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005986:	e120      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4acb      	ldr	r2, [pc, #812]	@ (8005cbc <UART_SetConfig+0x698>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d176      	bne.n	8005a80 <UART_SetConfig+0x45c>
 8005992:	4bcb      	ldr	r3, [pc, #812]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005996:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800599a:	2b28      	cmp	r3, #40	@ 0x28
 800599c:	d86c      	bhi.n	8005a78 <UART_SetConfig+0x454>
 800599e:	a201      	add	r2, pc, #4	@ (adr r2, 80059a4 <UART_SetConfig+0x380>)
 80059a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a4:	08005a49 	.word	0x08005a49
 80059a8:	08005a79 	.word	0x08005a79
 80059ac:	08005a79 	.word	0x08005a79
 80059b0:	08005a79 	.word	0x08005a79
 80059b4:	08005a79 	.word	0x08005a79
 80059b8:	08005a79 	.word	0x08005a79
 80059bc:	08005a79 	.word	0x08005a79
 80059c0:	08005a79 	.word	0x08005a79
 80059c4:	08005a51 	.word	0x08005a51
 80059c8:	08005a79 	.word	0x08005a79
 80059cc:	08005a79 	.word	0x08005a79
 80059d0:	08005a79 	.word	0x08005a79
 80059d4:	08005a79 	.word	0x08005a79
 80059d8:	08005a79 	.word	0x08005a79
 80059dc:	08005a79 	.word	0x08005a79
 80059e0:	08005a79 	.word	0x08005a79
 80059e4:	08005a59 	.word	0x08005a59
 80059e8:	08005a79 	.word	0x08005a79
 80059ec:	08005a79 	.word	0x08005a79
 80059f0:	08005a79 	.word	0x08005a79
 80059f4:	08005a79 	.word	0x08005a79
 80059f8:	08005a79 	.word	0x08005a79
 80059fc:	08005a79 	.word	0x08005a79
 8005a00:	08005a79 	.word	0x08005a79
 8005a04:	08005a61 	.word	0x08005a61
 8005a08:	08005a79 	.word	0x08005a79
 8005a0c:	08005a79 	.word	0x08005a79
 8005a10:	08005a79 	.word	0x08005a79
 8005a14:	08005a79 	.word	0x08005a79
 8005a18:	08005a79 	.word	0x08005a79
 8005a1c:	08005a79 	.word	0x08005a79
 8005a20:	08005a79 	.word	0x08005a79
 8005a24:	08005a69 	.word	0x08005a69
 8005a28:	08005a79 	.word	0x08005a79
 8005a2c:	08005a79 	.word	0x08005a79
 8005a30:	08005a79 	.word	0x08005a79
 8005a34:	08005a79 	.word	0x08005a79
 8005a38:	08005a79 	.word	0x08005a79
 8005a3c:	08005a79 	.word	0x08005a79
 8005a40:	08005a79 	.word	0x08005a79
 8005a44:	08005a71 	.word	0x08005a71
 8005a48:	2301      	movs	r3, #1
 8005a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a4e:	e0bc      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a50:	2304      	movs	r3, #4
 8005a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a56:	e0b8      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a58:	2308      	movs	r3, #8
 8005a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a5e:	e0b4      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a60:	2310      	movs	r3, #16
 8005a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a66:	e0b0      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a68:	2320      	movs	r3, #32
 8005a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a6e:	e0ac      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a70:	2340      	movs	r3, #64	@ 0x40
 8005a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a76:	e0a8      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a78:	2380      	movs	r3, #128	@ 0x80
 8005a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a7e:	e0a4      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a8f      	ldr	r2, [pc, #572]	@ (8005cc4 <UART_SetConfig+0x6a0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d130      	bne.n	8005aec <UART_SetConfig+0x4c8>
 8005a8a:	4b8d      	ldr	r3, [pc, #564]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	2b05      	cmp	r3, #5
 8005a94:	d826      	bhi.n	8005ae4 <UART_SetConfig+0x4c0>
 8005a96:	a201      	add	r2, pc, #4	@ (adr r2, 8005a9c <UART_SetConfig+0x478>)
 8005a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9c:	08005ab5 	.word	0x08005ab5
 8005aa0:	08005abd 	.word	0x08005abd
 8005aa4:	08005ac5 	.word	0x08005ac5
 8005aa8:	08005acd 	.word	0x08005acd
 8005aac:	08005ad5 	.word	0x08005ad5
 8005ab0:	08005add 	.word	0x08005add
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aba:	e086      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005abc:	2304      	movs	r3, #4
 8005abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ac2:	e082      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005ac4:	2308      	movs	r3, #8
 8005ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aca:	e07e      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005acc:	2310      	movs	r3, #16
 8005ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ad2:	e07a      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005ad4:	2320      	movs	r3, #32
 8005ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ada:	e076      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005adc:	2340      	movs	r3, #64	@ 0x40
 8005ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ae2:	e072      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005ae4:	2380      	movs	r3, #128	@ 0x80
 8005ae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aea:	e06e      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a75      	ldr	r2, [pc, #468]	@ (8005cc8 <UART_SetConfig+0x6a4>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d130      	bne.n	8005b58 <UART_SetConfig+0x534>
 8005af6:	4b72      	ldr	r3, [pc, #456]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afa:	f003 0307 	and.w	r3, r3, #7
 8005afe:	2b05      	cmp	r3, #5
 8005b00:	d826      	bhi.n	8005b50 <UART_SetConfig+0x52c>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <UART_SetConfig+0x4e4>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b21 	.word	0x08005b21
 8005b0c:	08005b29 	.word	0x08005b29
 8005b10:	08005b31 	.word	0x08005b31
 8005b14:	08005b39 	.word	0x08005b39
 8005b18:	08005b41 	.word	0x08005b41
 8005b1c:	08005b49 	.word	0x08005b49
 8005b20:	2300      	movs	r3, #0
 8005b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b26:	e050      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b28:	2304      	movs	r3, #4
 8005b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b2e:	e04c      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b30:	2308      	movs	r3, #8
 8005b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b36:	e048      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b38:	2310      	movs	r3, #16
 8005b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b3e:	e044      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b40:	2320      	movs	r3, #32
 8005b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b46:	e040      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b48:	2340      	movs	r3, #64	@ 0x40
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b4e:	e03c      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b50:	2380      	movs	r3, #128	@ 0x80
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b56:	e038      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a5b      	ldr	r2, [pc, #364]	@ (8005ccc <UART_SetConfig+0x6a8>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d130      	bne.n	8005bc4 <UART_SetConfig+0x5a0>
 8005b62:	4b57      	ldr	r3, [pc, #348]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	2b05      	cmp	r3, #5
 8005b6c:	d826      	bhi.n	8005bbc <UART_SetConfig+0x598>
 8005b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b74 <UART_SetConfig+0x550>)
 8005b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b74:	08005b8d 	.word	0x08005b8d
 8005b78:	08005b95 	.word	0x08005b95
 8005b7c:	08005b9d 	.word	0x08005b9d
 8005b80:	08005ba5 	.word	0x08005ba5
 8005b84:	08005bad 	.word	0x08005bad
 8005b88:	08005bb5 	.word	0x08005bb5
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b92:	e01a      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b94:	2304      	movs	r3, #4
 8005b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b9a:	e016      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005b9c:	2308      	movs	r3, #8
 8005b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ba2:	e012      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005ba4:	2310      	movs	r3, #16
 8005ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005baa:	e00e      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005bac:	2320      	movs	r3, #32
 8005bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bb2:	e00a      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005bb4:	2340      	movs	r3, #64	@ 0x40
 8005bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bba:	e006      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005bbc:	2380      	movs	r3, #128	@ 0x80
 8005bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bc2:	e002      	b.n	8005bca <UART_SetConfig+0x5a6>
 8005bc4:	2380      	movs	r3, #128	@ 0x80
 8005bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a3f      	ldr	r2, [pc, #252]	@ (8005ccc <UART_SetConfig+0x6a8>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	f040 80f8 	bne.w	8005dc6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005bd6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005bda:	2b20      	cmp	r3, #32
 8005bdc:	dc46      	bgt.n	8005c6c <UART_SetConfig+0x648>
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	f2c0 8082 	blt.w	8005ce8 <UART_SetConfig+0x6c4>
 8005be4:	3b02      	subs	r3, #2
 8005be6:	2b1e      	cmp	r3, #30
 8005be8:	d87e      	bhi.n	8005ce8 <UART_SetConfig+0x6c4>
 8005bea:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf0 <UART_SetConfig+0x5cc>)
 8005bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf0:	08005c73 	.word	0x08005c73
 8005bf4:	08005ce9 	.word	0x08005ce9
 8005bf8:	08005c7b 	.word	0x08005c7b
 8005bfc:	08005ce9 	.word	0x08005ce9
 8005c00:	08005ce9 	.word	0x08005ce9
 8005c04:	08005ce9 	.word	0x08005ce9
 8005c08:	08005c8b 	.word	0x08005c8b
 8005c0c:	08005ce9 	.word	0x08005ce9
 8005c10:	08005ce9 	.word	0x08005ce9
 8005c14:	08005ce9 	.word	0x08005ce9
 8005c18:	08005ce9 	.word	0x08005ce9
 8005c1c:	08005ce9 	.word	0x08005ce9
 8005c20:	08005ce9 	.word	0x08005ce9
 8005c24:	08005ce9 	.word	0x08005ce9
 8005c28:	08005c9b 	.word	0x08005c9b
 8005c2c:	08005ce9 	.word	0x08005ce9
 8005c30:	08005ce9 	.word	0x08005ce9
 8005c34:	08005ce9 	.word	0x08005ce9
 8005c38:	08005ce9 	.word	0x08005ce9
 8005c3c:	08005ce9 	.word	0x08005ce9
 8005c40:	08005ce9 	.word	0x08005ce9
 8005c44:	08005ce9 	.word	0x08005ce9
 8005c48:	08005ce9 	.word	0x08005ce9
 8005c4c:	08005ce9 	.word	0x08005ce9
 8005c50:	08005ce9 	.word	0x08005ce9
 8005c54:	08005ce9 	.word	0x08005ce9
 8005c58:	08005ce9 	.word	0x08005ce9
 8005c5c:	08005ce9 	.word	0x08005ce9
 8005c60:	08005ce9 	.word	0x08005ce9
 8005c64:	08005ce9 	.word	0x08005ce9
 8005c68:	08005cdb 	.word	0x08005cdb
 8005c6c:	2b40      	cmp	r3, #64	@ 0x40
 8005c6e:	d037      	beq.n	8005ce0 <UART_SetConfig+0x6bc>
 8005c70:	e03a      	b.n	8005ce8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005c72:	f7fe fd97 	bl	80047a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8005c76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c78:	e03c      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7fe fda6 	bl	80047d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c88:	e034      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c8a:	f107 0318 	add.w	r3, r7, #24
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7fe fef2 	bl	8004a78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c98:	e02c      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c9a:	4b09      	ldr	r3, [pc, #36]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0320 	and.w	r3, r3, #32
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d016      	beq.n	8005cd4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ca6:	4b06      	ldr	r3, [pc, #24]	@ (8005cc0 <UART_SetConfig+0x69c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	08db      	lsrs	r3, r3, #3
 8005cac:	f003 0303 	and.w	r3, r3, #3
 8005cb0:	4a07      	ldr	r2, [pc, #28]	@ (8005cd0 <UART_SetConfig+0x6ac>)
 8005cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005cb8:	e01c      	b.n	8005cf4 <UART_SetConfig+0x6d0>
 8005cba:	bf00      	nop
 8005cbc:	40011400 	.word	0x40011400
 8005cc0:	58024400 	.word	0x58024400
 8005cc4:	40007800 	.word	0x40007800
 8005cc8:	40007c00 	.word	0x40007c00
 8005ccc:	58000c00 	.word	0x58000c00
 8005cd0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005cd4:	4b9d      	ldr	r3, [pc, #628]	@ (8005f4c <UART_SetConfig+0x928>)
 8005cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd8:	e00c      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005cda:	4b9d      	ldr	r3, [pc, #628]	@ (8005f50 <UART_SetConfig+0x92c>)
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cde:	e009      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ce0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ce6:	e005      	b.n	8005cf4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005cf2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f000 81de 	beq.w	80060b8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d00:	4a94      	ldr	r2, [pc, #592]	@ (8005f54 <UART_SetConfig+0x930>)
 8005d02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d06:	461a      	mov	r2, r3
 8005d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d0e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	4613      	mov	r3, r2
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	4413      	add	r3, r2
 8005d1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d305      	bcc.n	8005d2c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d903      	bls.n	8005d34 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005d32:	e1c1      	b.n	80060b8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d36:	2200      	movs	r2, #0
 8005d38:	60bb      	str	r3, [r7, #8]
 8005d3a:	60fa      	str	r2, [r7, #12]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d40:	4a84      	ldr	r2, [pc, #528]	@ (8005f54 <UART_SetConfig+0x930>)
 8005d42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	2200      	movs	r2, #0
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	607a      	str	r2, [r7, #4]
 8005d4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d56:	f7fa fac3 	bl	80002e0 <__aeabi_uldivmod>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4610      	mov	r0, r2
 8005d60:	4619      	mov	r1, r3
 8005d62:	f04f 0200 	mov.w	r2, #0
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	020b      	lsls	r3, r1, #8
 8005d6c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d70:	0202      	lsls	r2, r0, #8
 8005d72:	6979      	ldr	r1, [r7, #20]
 8005d74:	6849      	ldr	r1, [r1, #4]
 8005d76:	0849      	lsrs	r1, r1, #1
 8005d78:	2000      	movs	r0, #0
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	4605      	mov	r5, r0
 8005d7e:	eb12 0804 	adds.w	r8, r2, r4
 8005d82:	eb43 0905 	adc.w	r9, r3, r5
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	469a      	mov	sl, r3
 8005d8e:	4693      	mov	fp, r2
 8005d90:	4652      	mov	r2, sl
 8005d92:	465b      	mov	r3, fp
 8005d94:	4640      	mov	r0, r8
 8005d96:	4649      	mov	r1, r9
 8005d98:	f7fa faa2 	bl	80002e0 <__aeabi_uldivmod>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	4613      	mov	r3, r2
 8005da2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005daa:	d308      	bcc.n	8005dbe <UART_SetConfig+0x79a>
 8005dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005db2:	d204      	bcs.n	8005dbe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005dba:	60da      	str	r2, [r3, #12]
 8005dbc:	e17c      	b.n	80060b8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005dc4:	e178      	b.n	80060b8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dce:	f040 80c5 	bne.w	8005f5c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005dd2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	dc48      	bgt.n	8005e6c <UART_SetConfig+0x848>
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	db7b      	blt.n	8005ed6 <UART_SetConfig+0x8b2>
 8005dde:	2b20      	cmp	r3, #32
 8005de0:	d879      	bhi.n	8005ed6 <UART_SetConfig+0x8b2>
 8005de2:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <UART_SetConfig+0x7c4>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e73 	.word	0x08005e73
 8005dec:	08005e7b 	.word	0x08005e7b
 8005df0:	08005ed7 	.word	0x08005ed7
 8005df4:	08005ed7 	.word	0x08005ed7
 8005df8:	08005e83 	.word	0x08005e83
 8005dfc:	08005ed7 	.word	0x08005ed7
 8005e00:	08005ed7 	.word	0x08005ed7
 8005e04:	08005ed7 	.word	0x08005ed7
 8005e08:	08005e93 	.word	0x08005e93
 8005e0c:	08005ed7 	.word	0x08005ed7
 8005e10:	08005ed7 	.word	0x08005ed7
 8005e14:	08005ed7 	.word	0x08005ed7
 8005e18:	08005ed7 	.word	0x08005ed7
 8005e1c:	08005ed7 	.word	0x08005ed7
 8005e20:	08005ed7 	.word	0x08005ed7
 8005e24:	08005ed7 	.word	0x08005ed7
 8005e28:	08005ea3 	.word	0x08005ea3
 8005e2c:	08005ed7 	.word	0x08005ed7
 8005e30:	08005ed7 	.word	0x08005ed7
 8005e34:	08005ed7 	.word	0x08005ed7
 8005e38:	08005ed7 	.word	0x08005ed7
 8005e3c:	08005ed7 	.word	0x08005ed7
 8005e40:	08005ed7 	.word	0x08005ed7
 8005e44:	08005ed7 	.word	0x08005ed7
 8005e48:	08005ed7 	.word	0x08005ed7
 8005e4c:	08005ed7 	.word	0x08005ed7
 8005e50:	08005ed7 	.word	0x08005ed7
 8005e54:	08005ed7 	.word	0x08005ed7
 8005e58:	08005ed7 	.word	0x08005ed7
 8005e5c:	08005ed7 	.word	0x08005ed7
 8005e60:	08005ed7 	.word	0x08005ed7
 8005e64:	08005ed7 	.word	0x08005ed7
 8005e68:	08005ec9 	.word	0x08005ec9
 8005e6c:	2b40      	cmp	r3, #64	@ 0x40
 8005e6e:	d02e      	beq.n	8005ece <UART_SetConfig+0x8aa>
 8005e70:	e031      	b.n	8005ed6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e72:	f7fd fa1f 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8005e76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e78:	e033      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e7a:	f7fd fa31 	bl	80032e0 <HAL_RCC_GetPCLK2Freq>
 8005e7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e80:	e02f      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fe fca2 	bl	80047d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e90:	e027      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e92:	f107 0318 	add.w	r3, r7, #24
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7fe fdee 	bl	8004a78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea0:	e01f      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ea2:	4b2d      	ldr	r3, [pc, #180]	@ (8005f58 <UART_SetConfig+0x934>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d009      	beq.n	8005ec2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005eae:	4b2a      	ldr	r3, [pc, #168]	@ (8005f58 <UART_SetConfig+0x934>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	08db      	lsrs	r3, r3, #3
 8005eb4:	f003 0303 	and.w	r3, r3, #3
 8005eb8:	4a24      	ldr	r2, [pc, #144]	@ (8005f4c <UART_SetConfig+0x928>)
 8005eba:	fa22 f303 	lsr.w	r3, r2, r3
 8005ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ec0:	e00f      	b.n	8005ee2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005ec2:	4b22      	ldr	r3, [pc, #136]	@ (8005f4c <UART_SetConfig+0x928>)
 8005ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ec6:	e00c      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005ec8:	4b21      	ldr	r3, [pc, #132]	@ (8005f50 <UART_SetConfig+0x92c>)
 8005eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ecc:	e009      	b.n	8005ee2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ed4:	e005      	b.n	8005ee2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ee0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 80e7 	beq.w	80060b8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eee:	4a19      	ldr	r2, [pc, #100]	@ (8005f54 <UART_SetConfig+0x930>)
 8005ef0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ef8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005efc:	005a      	lsls	r2, r3, #1
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	441a      	add	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f12:	2b0f      	cmp	r3, #15
 8005f14:	d916      	bls.n	8005f44 <UART_SetConfig+0x920>
 8005f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f1c:	d212      	bcs.n	8005f44 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	f023 030f 	bic.w	r3, r3, #15
 8005f26:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2a:	085b      	lsrs	r3, r3, #1
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f003 0307 	and.w	r3, r3, #7
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f36:	4313      	orrs	r3, r2
 8005f38:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005f40:	60da      	str	r2, [r3, #12]
 8005f42:	e0b9      	b.n	80060b8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005f4a:	e0b5      	b.n	80060b8 <UART_SetConfig+0xa94>
 8005f4c:	03d09000 	.word	0x03d09000
 8005f50:	003d0900 	.word	0x003d0900
 8005f54:	08009ba0 	.word	0x08009ba0
 8005f58:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f5c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	dc49      	bgt.n	8005ff8 <UART_SetConfig+0x9d4>
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	db7c      	blt.n	8006062 <UART_SetConfig+0xa3e>
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	d87a      	bhi.n	8006062 <UART_SetConfig+0xa3e>
 8005f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f74 <UART_SetConfig+0x950>)
 8005f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f72:	bf00      	nop
 8005f74:	08005fff 	.word	0x08005fff
 8005f78:	08006007 	.word	0x08006007
 8005f7c:	08006063 	.word	0x08006063
 8005f80:	08006063 	.word	0x08006063
 8005f84:	0800600f 	.word	0x0800600f
 8005f88:	08006063 	.word	0x08006063
 8005f8c:	08006063 	.word	0x08006063
 8005f90:	08006063 	.word	0x08006063
 8005f94:	0800601f 	.word	0x0800601f
 8005f98:	08006063 	.word	0x08006063
 8005f9c:	08006063 	.word	0x08006063
 8005fa0:	08006063 	.word	0x08006063
 8005fa4:	08006063 	.word	0x08006063
 8005fa8:	08006063 	.word	0x08006063
 8005fac:	08006063 	.word	0x08006063
 8005fb0:	08006063 	.word	0x08006063
 8005fb4:	0800602f 	.word	0x0800602f
 8005fb8:	08006063 	.word	0x08006063
 8005fbc:	08006063 	.word	0x08006063
 8005fc0:	08006063 	.word	0x08006063
 8005fc4:	08006063 	.word	0x08006063
 8005fc8:	08006063 	.word	0x08006063
 8005fcc:	08006063 	.word	0x08006063
 8005fd0:	08006063 	.word	0x08006063
 8005fd4:	08006063 	.word	0x08006063
 8005fd8:	08006063 	.word	0x08006063
 8005fdc:	08006063 	.word	0x08006063
 8005fe0:	08006063 	.word	0x08006063
 8005fe4:	08006063 	.word	0x08006063
 8005fe8:	08006063 	.word	0x08006063
 8005fec:	08006063 	.word	0x08006063
 8005ff0:	08006063 	.word	0x08006063
 8005ff4:	08006055 	.word	0x08006055
 8005ff8:	2b40      	cmp	r3, #64	@ 0x40
 8005ffa:	d02e      	beq.n	800605a <UART_SetConfig+0xa36>
 8005ffc:	e031      	b.n	8006062 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ffe:	f7fd f959 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8006002:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006004:	e033      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006006:	f7fd f96b 	bl	80032e0 <HAL_RCC_GetPCLK2Freq>
 800600a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800600c:	e02f      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800600e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006012:	4618      	mov	r0, r3
 8006014:	f7fe fbdc 	bl	80047d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800601c:	e027      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800601e:	f107 0318 	add.w	r3, r7, #24
 8006022:	4618      	mov	r0, r3
 8006024:	f7fe fd28 	bl	8004a78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800602c:	e01f      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800602e:	4b2d      	ldr	r3, [pc, #180]	@ (80060e4 <UART_SetConfig+0xac0>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0320 	and.w	r3, r3, #32
 8006036:	2b00      	cmp	r3, #0
 8006038:	d009      	beq.n	800604e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800603a:	4b2a      	ldr	r3, [pc, #168]	@ (80060e4 <UART_SetConfig+0xac0>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	08db      	lsrs	r3, r3, #3
 8006040:	f003 0303 	and.w	r3, r3, #3
 8006044:	4a28      	ldr	r2, [pc, #160]	@ (80060e8 <UART_SetConfig+0xac4>)
 8006046:	fa22 f303 	lsr.w	r3, r2, r3
 800604a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800604c:	e00f      	b.n	800606e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800604e:	4b26      	ldr	r3, [pc, #152]	@ (80060e8 <UART_SetConfig+0xac4>)
 8006050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006052:	e00c      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006054:	4b25      	ldr	r3, [pc, #148]	@ (80060ec <UART_SetConfig+0xac8>)
 8006056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006058:	e009      	b.n	800606e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800605a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800605e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006060:	e005      	b.n	800606e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800606c:	bf00      	nop
    }

    if (pclk != 0U)
 800606e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006070:	2b00      	cmp	r3, #0
 8006072:	d021      	beq.n	80060b8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	4a1d      	ldr	r2, [pc, #116]	@ (80060f0 <UART_SetConfig+0xacc>)
 800607a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800607e:	461a      	mov	r2, r3
 8006080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006082:	fbb3 f2f2 	udiv	r2, r3, r2
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	085b      	lsrs	r3, r3, #1
 800608c:	441a      	add	r2, r3
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	fbb2 f3f3 	udiv	r3, r2, r3
 8006096:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609a:	2b0f      	cmp	r3, #15
 800609c:	d909      	bls.n	80060b2 <UART_SetConfig+0xa8e>
 800609e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a4:	d205      	bcs.n	80060b2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	60da      	str	r2, [r3, #12]
 80060b0:	e002      	b.n	80060b8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	2200      	movs	r2, #0
 80060cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2200      	movs	r2, #0
 80060d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80060d4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3748      	adds	r7, #72	@ 0x48
 80060dc:	46bd      	mov	sp, r7
 80060de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060e2:	bf00      	nop
 80060e4:	58024400 	.word	0x58024400
 80060e8:	03d09000 	.word	0x03d09000
 80060ec:	003d0900 	.word	0x003d0900
 80060f0:	08009ba0 	.word	0x08009ba0

080060f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006100:	f003 0308 	and.w	r3, r3, #8
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00a      	beq.n	800611e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00a      	beq.n	8006140 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00a      	beq.n	8006162 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006166:	f003 0304 	and.w	r3, r3, #4
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00a      	beq.n	8006184 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	430a      	orrs	r2, r1
 8006182:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006188:	f003 0310 	and.w	r3, r3, #16
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00a      	beq.n	80061a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061aa:	f003 0320 	and.w	r3, r3, #32
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01a      	beq.n	800620a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f2:	d10a      	bne.n	800620a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	605a      	str	r2, [r3, #4]
  }
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b098      	sub	sp, #96	@ 0x60
 800623c:	af02      	add	r7, sp, #8
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006248:	f7fa ffb8 	bl	80011bc <HAL_GetTick>
 800624c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0308 	and.w	r3, r3, #8
 8006258:	2b08      	cmp	r3, #8
 800625a:	d12f      	bne.n	80062bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800625c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006264:	2200      	movs	r2, #0
 8006266:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f88e 	bl	800638c <UART_WaitOnFlagUntilTimeout>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d022      	beq.n	80062bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800627e:	e853 3f00 	ldrex	r3, [r3]
 8006282:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800628a:	653b      	str	r3, [r7, #80]	@ 0x50
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	461a      	mov	r2, r3
 8006292:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006294:	647b      	str	r3, [r7, #68]	@ 0x44
 8006296:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006298:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800629a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800629c:	e841 2300 	strex	r3, r2, [r1]
 80062a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1e6      	bne.n	8006276 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e063      	b.n	8006384 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0304 	and.w	r3, r3, #4
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d149      	bne.n	800635e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062d2:	2200      	movs	r2, #0
 80062d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 f857 	bl	800638c <UART_WaitOnFlagUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d03c      	beq.n	800635e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	623b      	str	r3, [r7, #32]
   return(result);
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	461a      	mov	r2, r3
 8006300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006302:	633b      	str	r3, [r7, #48]	@ 0x30
 8006304:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e6      	bne.n	80062e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3308      	adds	r3, #8
 800631c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	60fb      	str	r3, [r7, #12]
   return(result);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f023 0301 	bic.w	r3, r3, #1
 800632c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3308      	adds	r3, #8
 8006334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006336:	61fa      	str	r2, [r7, #28]
 8006338:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	69b9      	ldr	r1, [r7, #24]
 800633c:	69fa      	ldr	r2, [r7, #28]
 800633e:	e841 2300 	strex	r3, r2, [r1]
 8006342:	617b      	str	r3, [r7, #20]
   return(result);
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1e5      	bne.n	8006316 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2220      	movs	r2, #32
 800634e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e012      	b.n	8006384 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2220      	movs	r2, #32
 800636a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3758      	adds	r7, #88	@ 0x58
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	603b      	str	r3, [r7, #0]
 8006398:	4613      	mov	r3, r2
 800639a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800639c:	e04f      	b.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a4:	d04b      	beq.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a6:	f7fa ff09 	bl	80011bc <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d302      	bcc.n	80063bc <UART_WaitOnFlagUntilTimeout+0x30>
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e04e      	b.n	800645e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0304 	and.w	r3, r3, #4
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d037      	beq.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2b80      	cmp	r3, #128	@ 0x80
 80063d2:	d034      	beq.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b40      	cmp	r3, #64	@ 0x40
 80063d8:	d031      	beq.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b08      	cmp	r3, #8
 80063e6:	d110      	bne.n	800640a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2208      	movs	r2, #8
 80063ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 f839 	bl	8006468 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2208      	movs	r2, #8
 80063fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e029      	b.n	800645e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006414:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006418:	d111      	bne.n	800643e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006422:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 f81f 	bl	8006468 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2220      	movs	r2, #32
 800642e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e00f      	b.n	800645e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69da      	ldr	r2, [r3, #28]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	4013      	ands	r3, r2
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	429a      	cmp	r2, r3
 800644c:	bf0c      	ite	eq
 800644e:	2301      	moveq	r3, #1
 8006450:	2300      	movne	r3, #0
 8006452:	b2db      	uxtb	r3, r3
 8006454:	461a      	mov	r2, r3
 8006456:	79fb      	ldrb	r3, [r7, #7]
 8006458:	429a      	cmp	r2, r3
 800645a:	d0a0      	beq.n	800639e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
	...

08006468 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006468:	b480      	push	{r7}
 800646a:	b095      	sub	sp, #84	@ 0x54
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006478:	e853 3f00 	ldrex	r3, [r3]
 800647c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800647e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006480:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006484:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800648e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006490:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006492:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006494:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006496:	e841 2300 	strex	r3, r2, [r1]
 800649a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800649c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1e6      	bne.n	8006470 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3308      	adds	r3, #8
 80064a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	e853 3f00 	ldrex	r3, [r3]
 80064b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80064b2:	69fa      	ldr	r2, [r7, #28]
 80064b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006530 <UART_EndRxTransfer+0xc8>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	3308      	adds	r3, #8
 80064c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064ca:	e841 2300 	strex	r3, r2, [r1]
 80064ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e5      	bne.n	80064a2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d118      	bne.n	8006510 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	e853 3f00 	ldrex	r3, [r3]
 80064ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f023 0310 	bic.w	r3, r3, #16
 80064f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064fc:	61bb      	str	r3, [r7, #24]
 80064fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006500:	6979      	ldr	r1, [r7, #20]
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	e841 2300 	strex	r3, r2, [r1]
 8006508:	613b      	str	r3, [r7, #16]
   return(result);
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1e6      	bne.n	80064de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2220      	movs	r2, #32
 8006514:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006524:	bf00      	nop
 8006526:	3754      	adds	r7, #84	@ 0x54
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	effffffe 	.word	0xeffffffe

08006534 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006542:	2b01      	cmp	r3, #1
 8006544:	d101      	bne.n	800654a <HAL_UARTEx_DisableFifoMode+0x16>
 8006546:	2302      	movs	r3, #2
 8006548:	e027      	b.n	800659a <HAL_UARTEx_DisableFifoMode+0x66>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2224      	movs	r2, #36	@ 0x24
 8006556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f022 0201 	bic.w	r2, r2, #1
 8006570:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006578:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2220      	movs	r2, #32
 800658c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e02d      	b.n	800661a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2224      	movs	r2, #36	@ 0x24
 80065ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0201 	bic.w	r2, r2, #1
 80065e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	430a      	orrs	r2, r1
 80065f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f850 	bl	80066a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2220      	movs	r2, #32
 800660c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
 800662a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006632:	2b01      	cmp	r3, #1
 8006634:	d101      	bne.n	800663a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006636:	2302      	movs	r3, #2
 8006638:	e02d      	b.n	8006696 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2224      	movs	r2, #36	@ 0x24
 8006646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0201 	bic.w	r2, r2, #1
 8006660:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f812 	bl	80066a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2220      	movs	r2, #32
 8006688:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
	...

080066a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d108      	bne.n	80066c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80066c0:	e031      	b.n	8006726 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80066c2:	2310      	movs	r3, #16
 80066c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80066c6:	2310      	movs	r3, #16
 80066c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	0e5b      	lsrs	r3, r3, #25
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	0f5b      	lsrs	r3, r3, #29
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066ea:	7bbb      	ldrb	r3, [r7, #14]
 80066ec:	7b3a      	ldrb	r2, [r7, #12]
 80066ee:	4911      	ldr	r1, [pc, #68]	@ (8006734 <UARTEx_SetNbDataToProcess+0x94>)
 80066f0:	5c8a      	ldrb	r2, [r1, r2]
 80066f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80066f6:	7b3a      	ldrb	r2, [r7, #12]
 80066f8:	490f      	ldr	r1, [pc, #60]	@ (8006738 <UARTEx_SetNbDataToProcess+0x98>)
 80066fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006700:	b29a      	uxth	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006708:	7bfb      	ldrb	r3, [r7, #15]
 800670a:	7b7a      	ldrb	r2, [r7, #13]
 800670c:	4909      	ldr	r1, [pc, #36]	@ (8006734 <UARTEx_SetNbDataToProcess+0x94>)
 800670e:	5c8a      	ldrb	r2, [r1, r2]
 8006710:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006714:	7b7a      	ldrb	r2, [r7, #13]
 8006716:	4908      	ldr	r1, [pc, #32]	@ (8006738 <UARTEx_SetNbDataToProcess+0x98>)
 8006718:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800671a:	fb93 f3f2 	sdiv	r3, r3, r2
 800671e:	b29a      	uxth	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006726:	bf00      	nop
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	08009bb8 	.word	0x08009bb8
 8006738:	08009bc0 	.word	0x08009bc0

0800673c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800673c:	b084      	sub	sp, #16
 800673e:	b580      	push	{r7, lr}
 8006740:	b084      	sub	sp, #16
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
 8006746:	f107 001c 	add.w	r0, r7, #28
 800674a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800674e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006752:	2b01      	cmp	r3, #1
 8006754:	d121      	bne.n	800679a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	4b2c      	ldr	r3, [pc, #176]	@ (8006818 <USB_CoreInit+0xdc>)
 8006768:	4013      	ands	r3, r2
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800677a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800677e:	2b01      	cmp	r3, #1
 8006780:	d105      	bne.n	800678e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 faaa 	bl	8006ce8 <USB_CoreReset>
 8006794:	4603      	mov	r3, r0
 8006796:	73fb      	strb	r3, [r7, #15]
 8006798:	e01b      	b.n	80067d2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fa9e 	bl	8006ce8 <USB_CoreReset>
 80067ac:	4603      	mov	r3, r0
 80067ae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80067b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d106      	bne.n	80067c6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80067c4:	e005      	b.n	80067d2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80067d2:	7fbb      	ldrb	r3, [r7, #30]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d116      	bne.n	8006806 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067dc:	b29a      	uxth	r2, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80067e6:	4b0d      	ldr	r3, [pc, #52]	@ (800681c <USB_CoreInit+0xe0>)
 80067e8:	4313      	orrs	r3, r2
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f043 0206 	orr.w	r2, r3, #6
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f043 0220 	orr.w	r2, r3, #32
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006806:	7bfb      	ldrb	r3, [r7, #15]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006812:	b004      	add	sp, #16
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	ffbdffbf 	.word	0xffbdffbf
 800681c:	03ee0000 	.word	0x03ee0000

08006820 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f023 0201 	bic.w	r2, r3, #1
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr

08006842 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006842:	b580      	push	{r7, lr}
 8006844:	b084      	sub	sp, #16
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
 800684a:	460b      	mov	r3, r1
 800684c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800685e:	78fb      	ldrb	r3, [r7, #3]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d115      	bne.n	8006890 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006870:	200a      	movs	r0, #10
 8006872:	f7fa fcaf 	bl	80011d4 <HAL_Delay>
      ms += 10U;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	330a      	adds	r3, #10
 800687a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 fa25 	bl	8006ccc <USB_GetMode>
 8006882:	4603      	mov	r3, r0
 8006884:	2b01      	cmp	r3, #1
 8006886:	d01e      	beq.n	80068c6 <USB_SetCurrentMode+0x84>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2bc7      	cmp	r3, #199	@ 0xc7
 800688c:	d9f0      	bls.n	8006870 <USB_SetCurrentMode+0x2e>
 800688e:	e01a      	b.n	80068c6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d115      	bne.n	80068c2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80068a2:	200a      	movs	r0, #10
 80068a4:	f7fa fc96 	bl	80011d4 <HAL_Delay>
      ms += 10U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	330a      	adds	r3, #10
 80068ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fa0c 	bl	8006ccc <USB_GetMode>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d005      	beq.n	80068c6 <USB_SetCurrentMode+0x84>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80068be:	d9f0      	bls.n	80068a2 <USB_SetCurrentMode+0x60>
 80068c0:	e001      	b.n	80068c6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e005      	b.n	80068d2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2bc8      	cmp	r3, #200	@ 0xc8
 80068ca:	d101      	bne.n	80068d0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e000      	b.n	80068d2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
	...

080068dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068dc:	b084      	sub	sp, #16
 80068de:	b580      	push	{r7, lr}
 80068e0:	b086      	sub	sp, #24
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
 80068e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80068ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80068f6:	2300      	movs	r3, #0
 80068f8:	613b      	str	r3, [r7, #16]
 80068fa:	e009      	b.n	8006910 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	3340      	adds	r3, #64	@ 0x40
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	2200      	movs	r2, #0
 8006908:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	3301      	adds	r3, #1
 800690e:	613b      	str	r3, [r7, #16]
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	2b0e      	cmp	r3, #14
 8006914:	d9f2      	bls.n	80068fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006916:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800691a:	2b00      	cmp	r3, #0
 800691c:	d11c      	bne.n	8006958 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800692c:	f043 0302 	orr.w	r3, r3, #2
 8006930:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006936:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	e005      	b.n	8006964 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800696a:	461a      	mov	r2, r3
 800696c:	2300      	movs	r3, #0
 800696e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006970:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006974:	2b01      	cmp	r3, #1
 8006976:	d10d      	bne.n	8006994 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800697c:	2b00      	cmp	r3, #0
 800697e:	d104      	bne.n	800698a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006980:	2100      	movs	r1, #0
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f968 	bl	8006c58 <USB_SetDevSpeed>
 8006988:	e008      	b.n	800699c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800698a:	2101      	movs	r1, #1
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 f963 	bl	8006c58 <USB_SetDevSpeed>
 8006992:	e003      	b.n	800699c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006994:	2103      	movs	r1, #3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f95e 	bl	8006c58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800699c:	2110      	movs	r1, #16
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f8fa 	bl	8006b98 <USB_FlushTxFifo>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f924 	bl	8006bfc <USB_FlushRxFifo>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c4:	461a      	mov	r2, r3
 80069c6:	2300      	movs	r3, #0
 80069c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d0:	461a      	mov	r2, r3
 80069d2:	2300      	movs	r3, #0
 80069d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069dc:	461a      	mov	r2, r3
 80069de:	2300      	movs	r3, #0
 80069e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069e2:	2300      	movs	r3, #0
 80069e4:	613b      	str	r3, [r7, #16]
 80069e6:	e043      	b.n	8006a70 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	015a      	lsls	r2, r3, #5
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	4413      	add	r3, r2
 80069f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069fe:	d118      	bne.n	8006a32 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10a      	bne.n	8006a1c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	015a      	lsls	r2, r3, #5
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a12:	461a      	mov	r2, r3
 8006a14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a18:	6013      	str	r3, [r2, #0]
 8006a1a:	e013      	b.n	8006a44 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	015a      	lsls	r2, r3, #5
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a2e:	6013      	str	r3, [r2, #0]
 8006a30:	e008      	b.n	8006a44 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	015a      	lsls	r2, r3, #5
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	4413      	add	r3, r2
 8006a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a3e:	461a      	mov	r2, r3
 8006a40:	2300      	movs	r3, #0
 8006a42:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	015a      	lsls	r2, r3, #5
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a50:	461a      	mov	r2, r3
 8006a52:	2300      	movs	r3, #0
 8006a54:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a62:	461a      	mov	r2, r3
 8006a64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	613b      	str	r3, [r7, #16]
 8006a70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a74:	461a      	mov	r2, r3
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d3b5      	bcc.n	80069e8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	613b      	str	r3, [r7, #16]
 8006a80:	e043      	b.n	8006b0a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a98:	d118      	bne.n	8006acc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10a      	bne.n	8006ab6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aac:	461a      	mov	r2, r3
 8006aae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	e013      	b.n	8006ade <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006ac8:	6013      	str	r3, [r2, #0]
 8006aca:	e008      	b.n	8006ade <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad8:	461a      	mov	r2, r3
 8006ada:	2300      	movs	r3, #0
 8006adc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	015a      	lsls	r2, r3, #5
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aea:	461a      	mov	r2, r3
 8006aec:	2300      	movs	r3, #0
 8006aee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	015a      	lsls	r2, r3, #5
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	4413      	add	r3, r2
 8006af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006afc:	461a      	mov	r2, r3
 8006afe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006b02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	3301      	adds	r3, #1
 8006b08:	613b      	str	r3, [r7, #16]
 8006b0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006b0e:	461a      	mov	r2, r3
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d3b5      	bcc.n	8006a82 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006b36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006b38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d105      	bne.n	8006b4c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	f043 0210 	orr.w	r2, r3, #16
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	699a      	ldr	r2, [r3, #24]
 8006b50:	4b0f      	ldr	r3, [pc, #60]	@ (8006b90 <USB_DevInit+0x2b4>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d005      	beq.n	8006b6c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	f043 0208 	orr.w	r2, r3, #8
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d105      	bne.n	8006b80 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	699a      	ldr	r2, [r3, #24]
 8006b78:	4b06      	ldr	r3, [pc, #24]	@ (8006b94 <USB_DevInit+0x2b8>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b8c:	b004      	add	sp, #16
 8006b8e:	4770      	bx	lr
 8006b90:	803c3800 	.word	0x803c3800
 8006b94:	40000004 	.word	0x40000004

08006b98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bb2:	d901      	bls.n	8006bb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e01b      	b.n	8006bf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	daf2      	bge.n	8006ba6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	019b      	lsls	r3, r3, #6
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bdc:	d901      	bls.n	8006be2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e006      	b.n	8006bf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0320 	and.w	r3, r3, #32
 8006bea:	2b20      	cmp	r3, #32
 8006bec:	d0f0      	beq.n	8006bd0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c14:	d901      	bls.n	8006c1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e018      	b.n	8006c4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	daf2      	bge.n	8006c08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2210      	movs	r2, #16
 8006c2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c38:	d901      	bls.n	8006c3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e006      	b.n	8006c4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	f003 0310 	and.w	r3, r3, #16
 8006c46:	2b10      	cmp	r3, #16
 8006c48:	d0f0      	beq.n	8006c2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006c4a:	2300      	movs	r3, #0
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3714      	adds	r7, #20
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	460b      	mov	r3, r1
 8006c62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	78fb      	ldrb	r3, [r7, #3]
 8006c72:	68f9      	ldr	r1, [r7, #12]
 8006c74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006ca4:	f023 0303 	bic.w	r3, r3, #3
 8006ca8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cb8:	f043 0302 	orr.w	r3, r3, #2
 8006cbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	695b      	ldr	r3, [r3, #20]
 8006cd8:	f003 0301 	and.w	r3, r3, #1
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d00:	d901      	bls.n	8006d06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e01b      	b.n	8006d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	daf2      	bge.n	8006cf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f043 0201 	orr.w	r2, r3, #1
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	3301      	adds	r3, #1
 8006d22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d2a:	d901      	bls.n	8006d30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e006      	b.n	8006d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	691b      	ldr	r3, [r3, #16]
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d0f0      	beq.n	8006d1e <USB_CoreReset+0x36>

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
	...

08006d4c <__NVIC_SetPriority>:
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	4603      	mov	r3, r0
 8006d54:	6039      	str	r1, [r7, #0]
 8006d56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006d58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	db0a      	blt.n	8006d76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	490c      	ldr	r1, [pc, #48]	@ (8006d98 <__NVIC_SetPriority+0x4c>)
 8006d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d6a:	0112      	lsls	r2, r2, #4
 8006d6c:	b2d2      	uxtb	r2, r2
 8006d6e:	440b      	add	r3, r1
 8006d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d74:	e00a      	b.n	8006d8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	4908      	ldr	r1, [pc, #32]	@ (8006d9c <__NVIC_SetPriority+0x50>)
 8006d7c:	88fb      	ldrh	r3, [r7, #6]
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	3b04      	subs	r3, #4
 8006d84:	0112      	lsls	r2, r2, #4
 8006d86:	b2d2      	uxtb	r2, r2
 8006d88:	440b      	add	r3, r1
 8006d8a:	761a      	strb	r2, [r3, #24]
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr
 8006d98:	e000e100 	.word	0xe000e100
 8006d9c:	e000ed00 	.word	0xe000ed00

08006da0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006da4:	4b05      	ldr	r3, [pc, #20]	@ (8006dbc <SysTick_Handler+0x1c>)
 8006da6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006da8:	f001 fd46 	bl	8008838 <xTaskGetSchedulerState>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d001      	beq.n	8006db6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006db2:	f002 fb41 	bl	8009438 <xPortSysTickHandler>
  }
}
 8006db6:	bf00      	nop
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	e000e010 	.word	0xe000e010

08006dc0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	f06f 0004 	mvn.w	r0, #4
 8006dca:	f7ff ffbf 	bl	8006d4c <__NVIC_SetPriority>
#endif
}
 8006dce:	bf00      	nop
 8006dd0:	bd80      	pop	{r7, pc}
	...

08006dd4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dda:	f3ef 8305 	mrs	r3, IPSR
 8006dde:	603b      	str	r3, [r7, #0]
  return(result);
 8006de0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006de6:	f06f 0305 	mvn.w	r3, #5
 8006dea:	607b      	str	r3, [r7, #4]
 8006dec:	e00c      	b.n	8006e08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006dee:	4b0a      	ldr	r3, [pc, #40]	@ (8006e18 <osKernelInitialize+0x44>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d105      	bne.n	8006e02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006df6:	4b08      	ldr	r3, [pc, #32]	@ (8006e18 <osKernelInitialize+0x44>)
 8006df8:	2201      	movs	r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	607b      	str	r3, [r7, #4]
 8006e00:	e002      	b.n	8006e08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006e02:	f04f 33ff 	mov.w	r3, #4294967295
 8006e06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e08:	687b      	ldr	r3, [r7, #4]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	24000800 	.word	0x24000800

08006e1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e22:	f3ef 8305 	mrs	r3, IPSR
 8006e26:	603b      	str	r3, [r7, #0]
  return(result);
 8006e28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d003      	beq.n	8006e36 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006e2e:	f06f 0305 	mvn.w	r3, #5
 8006e32:	607b      	str	r3, [r7, #4]
 8006e34:	e010      	b.n	8006e58 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006e36:	4b0b      	ldr	r3, [pc, #44]	@ (8006e64 <osKernelStart+0x48>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d109      	bne.n	8006e52 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006e3e:	f7ff ffbf 	bl	8006dc0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006e42:	4b08      	ldr	r3, [pc, #32]	@ (8006e64 <osKernelStart+0x48>)
 8006e44:	2202      	movs	r2, #2
 8006e46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006e48:	f001 f892 	bl	8007f70 <vTaskStartScheduler>
      stat = osOK;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	607b      	str	r3, [r7, #4]
 8006e50:	e002      	b.n	8006e58 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e52:	f04f 33ff 	mov.w	r3, #4294967295
 8006e56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e58:	687b      	ldr	r3, [r7, #4]
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3708      	adds	r7, #8
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	24000800 	.word	0x24000800

08006e68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08e      	sub	sp, #56	@ 0x38
 8006e6c:	af04      	add	r7, sp, #16
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e78:	f3ef 8305 	mrs	r3, IPSR
 8006e7c:	617b      	str	r3, [r7, #20]
  return(result);
 8006e7e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d17e      	bne.n	8006f82 <osThreadNew+0x11a>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d07b      	beq.n	8006f82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e8a:	2380      	movs	r3, #128	@ 0x80
 8006e8c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e8e:	2318      	movs	r3, #24
 8006e90:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006e96:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d045      	beq.n	8006f2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d002      	beq.n	8006eb0 <osThreadNew+0x48>
        name = attr->name;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d008      	beq.n	8006ed6 <osThreadNew+0x6e>
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	2b38      	cmp	r3, #56	@ 0x38
 8006ec8:	d805      	bhi.n	8006ed6 <osThreadNew+0x6e>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d001      	beq.n	8006eda <osThreadNew+0x72>
        return (NULL);
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	e054      	b.n	8006f84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	089b      	lsrs	r3, r3, #2
 8006ee8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00e      	beq.n	8006f10 <osThreadNew+0xa8>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	2ba7      	cmp	r3, #167	@ 0xa7
 8006ef8:	d90a      	bls.n	8006f10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d006      	beq.n	8006f10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d002      	beq.n	8006f10 <osThreadNew+0xa8>
        mem = 1;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	61bb      	str	r3, [r7, #24]
 8006f0e:	e010      	b.n	8006f32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10c      	bne.n	8006f32 <osThreadNew+0xca>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d108      	bne.n	8006f32 <osThreadNew+0xca>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d104      	bne.n	8006f32 <osThreadNew+0xca>
          mem = 0;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	61bb      	str	r3, [r7, #24]
 8006f2c:	e001      	b.n	8006f32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d110      	bne.n	8006f5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f40:	9202      	str	r2, [sp, #8]
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	6a3a      	ldr	r2, [r7, #32]
 8006f4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f000 fe1a 	bl	8007b88 <xTaskCreateStatic>
 8006f54:	4603      	mov	r3, r0
 8006f56:	613b      	str	r3, [r7, #16]
 8006f58:	e013      	b.n	8006f82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d110      	bne.n	8006f82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	f107 0310 	add.w	r3, r7, #16
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 fe68 	bl	8007c48 <xTaskCreate>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d001      	beq.n	8006f82 <osThreadNew+0x11a>
            hTask = NULL;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006f82:	693b      	ldr	r3, [r7, #16]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3728      	adds	r7, #40	@ 0x28
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f94:	f3ef 8305 	mrs	r3, IPSR
 8006f98:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f9a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <osDelay+0x1c>
    stat = osErrorISR;
 8006fa0:	f06f 0305 	mvn.w	r3, #5
 8006fa4:	60fb      	str	r3, [r7, #12]
 8006fa6:	e007      	b.n	8006fb8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d002      	beq.n	8006fb8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 ffa6 	bl	8007f04 <vTaskDelay>
    }
  }

  return (stat);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	4a07      	ldr	r2, [pc, #28]	@ (8006ff0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006fd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	4a06      	ldr	r2, [pc, #24]	@ (8006ff4 <vApplicationGetIdleTaskMemory+0x30>)
 8006fda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2280      	movs	r2, #128	@ 0x80
 8006fe0:	601a      	str	r2, [r3, #0]
}
 8006fe2:	bf00      	nop
 8006fe4:	3714      	adds	r7, #20
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	24000804 	.word	0x24000804
 8006ff4:	240008ac 	.word	0x240008ac

08006ff8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	4a07      	ldr	r2, [pc, #28]	@ (8007024 <vApplicationGetTimerTaskMemory+0x2c>)
 8007008:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	4a06      	ldr	r2, [pc, #24]	@ (8007028 <vApplicationGetTimerTaskMemory+0x30>)
 800700e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007016:	601a      	str	r2, [r3, #0]
}
 8007018:	bf00      	nop
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	24000aac 	.word	0x24000aac
 8007028:	24000b54 	.word	0x24000b54

0800702c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f103 0208 	add.w	r2, r3, #8
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f04f 32ff 	mov.w	r2, #4294967295
 8007044:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f103 0208 	add.w	r2, r3, #8
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f103 0208 	add.w	r2, r3, #8
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800707a:	bf00      	nop
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
 800708e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070ce:	b480      	push	{r7}
 80070d0:	b085      	sub	sp, #20
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
 80070d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e4:	d103      	bne.n	80070ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	60fb      	str	r3, [r7, #12]
 80070ec:	e00c      	b.n	8007108 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	3308      	adds	r3, #8
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e002      	b.n	80070fc <vListInsert+0x2e>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	429a      	cmp	r2, r3
 8007106:	d2f6      	bcs.n	80070f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	683a      	ldr	r2, [r7, #0]
 8007122:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	601a      	str	r2, [r3, #0]
}
 8007134:	bf00      	nop
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	6892      	ldr	r2, [r2, #8]
 8007156:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	6852      	ldr	r2, [r2, #4]
 8007160:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	429a      	cmp	r2, r3
 800716a:	d103      	bne.n	8007174 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	1e5a      	subs	r2, r3, #1
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3714      	adds	r7, #20
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80071a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ac:	f383 8811 	msr	BASEPRI, r3
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	f3bf 8f4f 	dsb	sy
 80071b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80071ba:	bf00      	nop
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80071c0:	f002 f8aa 	bl	8009318 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071cc:	68f9      	ldr	r1, [r7, #12]
 80071ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071d0:	fb01 f303 	mul.w	r3, r1, r3
 80071d4:	441a      	add	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071f0:	3b01      	subs	r3, #1
 80071f2:	68f9      	ldr	r1, [r7, #12]
 80071f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071f6:	fb01 f303 	mul.w	r3, r1, r3
 80071fa:	441a      	add	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	22ff      	movs	r2, #255	@ 0xff
 8007204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	22ff      	movs	r2, #255	@ 0xff
 800720c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d114      	bne.n	8007240 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01a      	beq.n	8007254 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3310      	adds	r3, #16
 8007222:	4618      	mov	r0, r3
 8007224:	f001 f942 	bl	80084ac <xTaskRemoveFromEventList>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d012      	beq.n	8007254 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800722e:	4b0d      	ldr	r3, [pc, #52]	@ (8007264 <xQueueGenericReset+0xd0>)
 8007230:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	e009      	b.n	8007254 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3310      	adds	r3, #16
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fef1 	bl	800702c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	3324      	adds	r3, #36	@ 0x24
 800724e:	4618      	mov	r0, r3
 8007250:	f7ff feec 	bl	800702c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007254:	f002 f892 	bl	800937c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007258:	2301      	movs	r3, #1
}
 800725a:	4618      	mov	r0, r3
 800725c:	3710      	adds	r7, #16
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	e000ed04 	.word	0xe000ed04

08007268 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08e      	sub	sp, #56	@ 0x38
 800726c:	af02      	add	r7, sp, #8
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10b      	bne.n	8007294 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800728e:	bf00      	nop
 8007290:	bf00      	nop
 8007292:	e7fd      	b.n	8007290 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10b      	bne.n	80072b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80072ac:	bf00      	nop
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <xQueueGenericCreateStatic+0x56>
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <xQueueGenericCreateStatic+0x5a>
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <xQueueGenericCreateStatic+0x5c>
 80072c2:	2300      	movs	r3, #0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10b      	bne.n	80072e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	623b      	str	r3, [r7, #32]
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d102      	bne.n	80072ec <xQueueGenericCreateStatic+0x84>
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <xQueueGenericCreateStatic+0x88>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <xQueueGenericCreateStatic+0x8a>
 80072f0:	2300      	movs	r3, #0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10b      	bne.n	800730e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80072f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fa:	f383 8811 	msr	BASEPRI, r3
 80072fe:	f3bf 8f6f 	isb	sy
 8007302:	f3bf 8f4f 	dsb	sy
 8007306:	61fb      	str	r3, [r7, #28]
}
 8007308:	bf00      	nop
 800730a:	bf00      	nop
 800730c:	e7fd      	b.n	800730a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800730e:	2350      	movs	r3, #80	@ 0x50
 8007310:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b50      	cmp	r3, #80	@ 0x50
 8007316:	d00b      	beq.n	8007330 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731c:	f383 8811 	msr	BASEPRI, r3
 8007320:	f3bf 8f6f 	isb	sy
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	61bb      	str	r3, [r7, #24]
}
 800732a:	bf00      	nop
 800732c:	bf00      	nop
 800732e:	e7fd      	b.n	800732c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007330:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00d      	beq.n	8007358 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800733c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007344:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	68b9      	ldr	r1, [r7, #8]
 8007352:	68f8      	ldr	r0, [r7, #12]
 8007354:	f000 f805 	bl	8007362 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800735a:	4618      	mov	r0, r3
 800735c:	3730      	adds	r7, #48	@ 0x30
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	60f8      	str	r0, [r7, #12]
 800736a:	60b9      	str	r1, [r7, #8]
 800736c:	607a      	str	r2, [r7, #4]
 800736e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d103      	bne.n	800737e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	69ba      	ldr	r2, [r7, #24]
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	e002      	b.n	8007384 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007390:	2101      	movs	r1, #1
 8007392:	69b8      	ldr	r0, [r7, #24]
 8007394:	f7ff fefe 	bl	8007194 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	78fa      	ldrb	r2, [r7, #3]
 800739c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073a0:	bf00      	nop
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b08e      	sub	sp, #56	@ 0x38
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073b6:	2300      	movs	r3, #0
 80073b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <xQueueGenericSend+0x34>
	__asm volatile
 80073c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c8:	f383 8811 	msr	BASEPRI, r3
 80073cc:	f3bf 8f6f 	isb	sy
 80073d0:	f3bf 8f4f 	dsb	sy
 80073d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80073d6:	bf00      	nop
 80073d8:	bf00      	nop
 80073da:	e7fd      	b.n	80073d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d103      	bne.n	80073ea <xQueueGenericSend+0x42>
 80073e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <xQueueGenericSend+0x46>
 80073ea:	2301      	movs	r3, #1
 80073ec:	e000      	b.n	80073f0 <xQueueGenericSend+0x48>
 80073ee:	2300      	movs	r3, #0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10b      	bne.n	800740c <xQueueGenericSend+0x64>
	__asm volatile
 80073f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f8:	f383 8811 	msr	BASEPRI, r3
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f3bf 8f4f 	dsb	sy
 8007404:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	2b02      	cmp	r3, #2
 8007410:	d103      	bne.n	800741a <xQueueGenericSend+0x72>
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <xQueueGenericSend+0x76>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <xQueueGenericSend+0x78>
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <xQueueGenericSend+0x94>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	623b      	str	r3, [r7, #32]
}
 8007436:	bf00      	nop
 8007438:	bf00      	nop
 800743a:	e7fd      	b.n	8007438 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800743c:	f001 f9fc 	bl	8008838 <xTaskGetSchedulerState>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <xQueueGenericSend+0xa4>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <xQueueGenericSend+0xa8>
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <xQueueGenericSend+0xaa>
 8007450:	2300      	movs	r3, #0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10b      	bne.n	800746e <xQueueGenericSend+0xc6>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	61fb      	str	r3, [r7, #28]
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	e7fd      	b.n	800746a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800746e:	f001 ff53 	bl	8009318 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007474:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800747a:	429a      	cmp	r2, r3
 800747c:	d302      	bcc.n	8007484 <xQueueGenericSend+0xdc>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d129      	bne.n	80074d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	68b9      	ldr	r1, [r7, #8]
 8007488:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800748a:	f000 fa0f 	bl	80078ac <prvCopyDataToQueue>
 800748e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007494:	2b00      	cmp	r3, #0
 8007496:	d010      	beq.n	80074ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	3324      	adds	r3, #36	@ 0x24
 800749c:	4618      	mov	r0, r3
 800749e:	f001 f805 	bl	80084ac <xTaskRemoveFromEventList>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d013      	beq.n	80074d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80074a8:	4b3f      	ldr	r3, [pc, #252]	@ (80075a8 <xQueueGenericSend+0x200>)
 80074aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ae:	601a      	str	r2, [r3, #0]
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	e00a      	b.n	80074d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074c0:	4b39      	ldr	r3, [pc, #228]	@ (80075a8 <xQueueGenericSend+0x200>)
 80074c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c6:	601a      	str	r2, [r3, #0]
 80074c8:	f3bf 8f4f 	dsb	sy
 80074cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074d0:	f001 ff54 	bl	800937c <vPortExitCritical>
				return pdPASS;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e063      	b.n	80075a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d103      	bne.n	80074e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074de:	f001 ff4d 	bl	800937c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074e2:	2300      	movs	r3, #0
 80074e4:	e05c      	b.n	80075a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d106      	bne.n	80074fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074ec:	f107 0314 	add.w	r3, r7, #20
 80074f0:	4618      	mov	r0, r3
 80074f2:	f001 f83f 	bl	8008574 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074f6:	2301      	movs	r3, #1
 80074f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074fa:	f001 ff3f 	bl	800937c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074fe:	f000 fda7 	bl	8008050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007502:	f001 ff09 	bl	8009318 <vPortEnterCritical>
 8007506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800750c:	b25b      	sxtb	r3, r3
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d103      	bne.n	800751c <xQueueGenericSend+0x174>
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	2200      	movs	r2, #0
 8007518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007522:	b25b      	sxtb	r3, r3
 8007524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007528:	d103      	bne.n	8007532 <xQueueGenericSend+0x18a>
 800752a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007532:	f001 ff23 	bl	800937c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007536:	1d3a      	adds	r2, r7, #4
 8007538:	f107 0314 	add.w	r3, r7, #20
 800753c:	4611      	mov	r1, r2
 800753e:	4618      	mov	r0, r3
 8007540:	f001 f82e 	bl	80085a0 <xTaskCheckForTimeOut>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d124      	bne.n	8007594 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800754a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800754c:	f000 faa6 	bl	8007a9c <prvIsQueueFull>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d018      	beq.n	8007588 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	3310      	adds	r3, #16
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	4611      	mov	r1, r2
 800755e:	4618      	mov	r0, r3
 8007560:	f000 ff52 	bl	8008408 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007566:	f000 fa31 	bl	80079cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800756a:	f000 fd7f 	bl	800806c <xTaskResumeAll>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	f47f af7c 	bne.w	800746e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007576:	4b0c      	ldr	r3, [pc, #48]	@ (80075a8 <xQueueGenericSend+0x200>)
 8007578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	e772      	b.n	800746e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800758a:	f000 fa1f 	bl	80079cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800758e:	f000 fd6d 	bl	800806c <xTaskResumeAll>
 8007592:	e76c      	b.n	800746e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007596:	f000 fa19 	bl	80079cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800759a:	f000 fd67 	bl	800806c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800759e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3738      	adds	r7, #56	@ 0x38
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	e000ed04 	.word	0xe000ed04

080075ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b090      	sub	sp, #64	@ 0x40
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
 80075b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80075be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10b      	bne.n	80075dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075d6:	bf00      	nop
 80075d8:	bf00      	nop
 80075da:	e7fd      	b.n	80075d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d103      	bne.n	80075ea <xQueueGenericSendFromISR+0x3e>
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <xQueueGenericSendFromISR+0x42>
 80075ea:	2301      	movs	r3, #1
 80075ec:	e000      	b.n	80075f0 <xQueueGenericSendFromISR+0x44>
 80075ee:	2300      	movs	r3, #0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007606:	bf00      	nop
 8007608:	bf00      	nop
 800760a:	e7fd      	b.n	8007608 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	2b02      	cmp	r3, #2
 8007610:	d103      	bne.n	800761a <xQueueGenericSendFromISR+0x6e>
 8007612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007616:	2b01      	cmp	r3, #1
 8007618:	d101      	bne.n	800761e <xQueueGenericSendFromISR+0x72>
 800761a:	2301      	movs	r3, #1
 800761c:	e000      	b.n	8007620 <xQueueGenericSendFromISR+0x74>
 800761e:	2300      	movs	r3, #0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10b      	bne.n	800763c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	623b      	str	r3, [r7, #32]
}
 8007636:	bf00      	nop
 8007638:	bf00      	nop
 800763a:	e7fd      	b.n	8007638 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800763c:	f001 ff4c 	bl	80094d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007640:	f3ef 8211 	mrs	r2, BASEPRI
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	61fa      	str	r2, [r7, #28]
 8007656:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007658:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800765c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007664:	429a      	cmp	r2, r3
 8007666:	d302      	bcc.n	800766e <xQueueGenericSendFromISR+0xc2>
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	2b02      	cmp	r3, #2
 800766c:	d12f      	bne.n	80076ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800766e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007670:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007674:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	68b9      	ldr	r1, [r7, #8]
 8007682:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007684:	f000 f912 	bl	80078ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007688:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800768c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007690:	d112      	bne.n	80076b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007696:	2b00      	cmp	r3, #0
 8007698:	d016      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800769a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769c:	3324      	adds	r3, #36	@ 0x24
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 ff04 	bl	80084ac <xTaskRemoveFromEventList>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00e      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00b      	beq.n	80076c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	e007      	b.n	80076c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80076bc:	3301      	adds	r3, #1
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	b25a      	sxtb	r2, r3
 80076c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80076c8:	2301      	movs	r3, #1
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80076cc:	e001      	b.n	80076d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3740      	adds	r7, #64	@ 0x40
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b08c      	sub	sp, #48	@ 0x30
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076f4:	2300      	movs	r3, #0
 80076f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10b      	bne.n	800771a <xQueueReceive+0x32>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	623b      	str	r3, [r7, #32]
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	e7fd      	b.n	8007716 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d103      	bne.n	8007728 <xQueueReceive+0x40>
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <xQueueReceive+0x44>
 8007728:	2301      	movs	r3, #1
 800772a:	e000      	b.n	800772e <xQueueReceive+0x46>
 800772c:	2300      	movs	r3, #0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10b      	bne.n	800774a <xQueueReceive+0x62>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	61fb      	str	r3, [r7, #28]
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	e7fd      	b.n	8007746 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800774a:	f001 f875 	bl	8008838 <xTaskGetSchedulerState>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d102      	bne.n	800775a <xQueueReceive+0x72>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d101      	bne.n	800775e <xQueueReceive+0x76>
 800775a:	2301      	movs	r3, #1
 800775c:	e000      	b.n	8007760 <xQueueReceive+0x78>
 800775e:	2300      	movs	r3, #0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10b      	bne.n	800777c <xQueueReceive+0x94>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	61bb      	str	r3, [r7, #24]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800777c:	f001 fdcc 	bl	8009318 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007788:	2b00      	cmp	r3, #0
 800778a:	d01f      	beq.n	80077cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007790:	f000 f8f6 	bl	8007980 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	1e5a      	subs	r2, r3, #1
 8007798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800779c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00f      	beq.n	80077c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a6:	3310      	adds	r3, #16
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 fe7f 	bl	80084ac <xTaskRemoveFromEventList>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d007      	beq.n	80077c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077b4:	4b3c      	ldr	r3, [pc, #240]	@ (80078a8 <xQueueReceive+0x1c0>)
 80077b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077c4:	f001 fdda 	bl	800937c <vPortExitCritical>
				return pdPASS;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e069      	b.n	80078a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d103      	bne.n	80077da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077d2:	f001 fdd3 	bl	800937c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077d6:	2300      	movs	r3, #0
 80077d8:	e062      	b.n	80078a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d106      	bne.n	80077ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077e0:	f107 0310 	add.w	r3, r7, #16
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 fec5 	bl	8008574 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077ea:	2301      	movs	r3, #1
 80077ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077ee:	f001 fdc5 	bl	800937c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077f2:	f000 fc2d 	bl	8008050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077f6:	f001 fd8f 	bl	8009318 <vPortEnterCritical>
 80077fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007800:	b25b      	sxtb	r3, r3
 8007802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007806:	d103      	bne.n	8007810 <xQueueReceive+0x128>
 8007808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007816:	b25b      	sxtb	r3, r3
 8007818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800781c:	d103      	bne.n	8007826 <xQueueReceive+0x13e>
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007826:	f001 fda9 	bl	800937c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800782a:	1d3a      	adds	r2, r7, #4
 800782c:	f107 0310 	add.w	r3, r7, #16
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f000 feb4 	bl	80085a0 <xTaskCheckForTimeOut>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d123      	bne.n	8007886 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800783e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007840:	f000 f916 	bl	8007a70 <prvIsQueueEmpty>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d017      	beq.n	800787a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800784a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784c:	3324      	adds	r3, #36	@ 0x24
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	4611      	mov	r1, r2
 8007852:	4618      	mov	r0, r3
 8007854:	f000 fdd8 	bl	8008408 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007858:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800785a:	f000 f8b7 	bl	80079cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800785e:	f000 fc05 	bl	800806c <xTaskResumeAll>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d189      	bne.n	800777c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007868:	4b0f      	ldr	r3, [pc, #60]	@ (80078a8 <xQueueReceive+0x1c0>)
 800786a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	e780      	b.n	800777c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800787a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800787c:	f000 f8a6 	bl	80079cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007880:	f000 fbf4 	bl	800806c <xTaskResumeAll>
 8007884:	e77a      	b.n	800777c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007888:	f000 f8a0 	bl	80079cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800788c:	f000 fbee 	bl	800806c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007890:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007892:	f000 f8ed 	bl	8007a70 <prvIsQueueEmpty>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	f43f af6f 	beq.w	800777c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800789e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3730      	adds	r7, #48	@ 0x30
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80078b8:	2300      	movs	r3, #0
 80078ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10d      	bne.n	80078e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d14d      	bne.n	800796e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 ffcc 	bl	8008874 <xTaskPriorityDisinherit>
 80078dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	609a      	str	r2, [r3, #8]
 80078e4:	e043      	b.n	800796e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d119      	bne.n	8007920 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6858      	ldr	r0, [r3, #4]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f4:	461a      	mov	r2, r3
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	f002 f8a2 	bl	8009a40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	441a      	add	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	429a      	cmp	r2, r3
 8007914:	d32b      	bcc.n	800796e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	605a      	str	r2, [r3, #4]
 800791e:	e026      	b.n	800796e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	68d8      	ldr	r0, [r3, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007928:	461a      	mov	r2, r3
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	f002 f888 	bl	8009a40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007938:	425b      	negs	r3, r3
 800793a:	441a      	add	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	429a      	cmp	r2, r3
 800794a:	d207      	bcs.n	800795c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007954:	425b      	negs	r3, r3
 8007956:	441a      	add	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2b02      	cmp	r3, #2
 8007960:	d105      	bne.n	800796e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d002      	beq.n	800796e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	3b01      	subs	r3, #1
 800796c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007976:	697b      	ldr	r3, [r7, #20]
}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	2b00      	cmp	r3, #0
 8007990:	d018      	beq.n	80079c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	441a      	add	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68da      	ldr	r2, [r3, #12]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d303      	bcc.n	80079b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68d9      	ldr	r1, [r3, #12]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	461a      	mov	r2, r3
 80079be:	6838      	ldr	r0, [r7, #0]
 80079c0:	f002 f83e 	bl	8009a40 <memcpy>
	}
}
 80079c4:	bf00      	nop
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80079d4:	f001 fca0 	bl	8009318 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079e0:	e011      	b.n	8007a06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d012      	beq.n	8007a10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	3324      	adds	r3, #36	@ 0x24
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fd5c 	bl	80084ac <xTaskRemoveFromEventList>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079fa:	f000 fe35 	bl	8008668 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	dce9      	bgt.n	80079e2 <prvUnlockQueue+0x16>
 8007a0e:	e000      	b.n	8007a12 <prvUnlockQueue+0x46>
					break;
 8007a10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	22ff      	movs	r2, #255	@ 0xff
 8007a16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a1a:	f001 fcaf 	bl	800937c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a1e:	f001 fc7b 	bl	8009318 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a2a:	e011      	b.n	8007a50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d012      	beq.n	8007a5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	3310      	adds	r3, #16
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f000 fd37 	bl	80084ac <xTaskRemoveFromEventList>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a44:	f000 fe10 	bl	8008668 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	dce9      	bgt.n	8007a2c <prvUnlockQueue+0x60>
 8007a58:	e000      	b.n	8007a5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	22ff      	movs	r2, #255	@ 0xff
 8007a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a64:	f001 fc8a 	bl	800937c <vPortExitCritical>
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a78:	f001 fc4e 	bl	8009318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a84:	2301      	movs	r3, #1
 8007a86:	60fb      	str	r3, [r7, #12]
 8007a88:	e001      	b.n	8007a8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a8e:	f001 fc75 	bl	800937c <vPortExitCritical>

	return xReturn;
 8007a92:	68fb      	ldr	r3, [r7, #12]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007aa4:	f001 fc38 	bl	8009318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d102      	bne.n	8007aba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	60fb      	str	r3, [r7, #12]
 8007ab8:	e001      	b.n	8007abe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007abe:	f001 fc5d 	bl	800937c <vPortExitCritical>

	return xReturn;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007acc:	b480      	push	{r7}
 8007ace:	b085      	sub	sp, #20
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60fb      	str	r3, [r7, #12]
 8007ada:	e014      	b.n	8007b06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007adc:	4a0f      	ldr	r2, [pc, #60]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10b      	bne.n	8007b00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ae8:	490c      	ldr	r1, [pc, #48]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007af2:	4a0a      	ldr	r2, [pc, #40]	@ (8007b1c <vQueueAddToRegistry+0x50>)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	4413      	add	r3, r2
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007afe:	e006      	b.n	8007b0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	3301      	adds	r3, #1
 8007b04:	60fb      	str	r3, [r7, #12]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b07      	cmp	r3, #7
 8007b0a:	d9e7      	bls.n	8007adc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	24000f54 	.word	0x24000f54

08007b20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b30:	f001 fbf2 	bl	8009318 <vPortEnterCritical>
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b3a:	b25b      	sxtb	r3, r3
 8007b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b40:	d103      	bne.n	8007b4a <vQueueWaitForMessageRestricted+0x2a>
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b50:	b25b      	sxtb	r3, r3
 8007b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b56:	d103      	bne.n	8007b60 <vQueueWaitForMessageRestricted+0x40>
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b60:	f001 fc0c 	bl	800937c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d106      	bne.n	8007b7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	3324      	adds	r3, #36	@ 0x24
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	68b9      	ldr	r1, [r7, #8]
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fc6d 	bl	8008454 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b7a:	6978      	ldr	r0, [r7, #20]
 8007b7c:	f7ff ff26 	bl	80079cc <prvUnlockQueue>
	}
 8007b80:	bf00      	nop
 8007b82:	3718      	adds	r7, #24
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b08e      	sub	sp, #56	@ 0x38
 8007b8c:	af04      	add	r7, sp, #16
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10b      	bne.n	8007bb4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba0:	f383 8811 	msr	BASEPRI, r3
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	623b      	str	r3, [r7, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	bf00      	nop
 8007bb2:	e7fd      	b.n	8007bb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	61fb      	str	r3, [r7, #28]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007bd2:	23a8      	movs	r3, #168	@ 0xa8
 8007bd4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	2ba8      	cmp	r3, #168	@ 0xa8
 8007bda:	d00b      	beq.n	8007bf4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	61bb      	str	r3, [r7, #24]
}
 8007bee:	bf00      	nop
 8007bf0:	bf00      	nop
 8007bf2:	e7fd      	b.n	8007bf0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bf4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d01e      	beq.n	8007c3a <xTaskCreateStatic+0xb2>
 8007bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d01b      	beq.n	8007c3a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c14:	2300      	movs	r3, #0
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1a:	9302      	str	r3, [sp, #8]
 8007c1c:	f107 0314 	add.w	r3, r7, #20
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	68b9      	ldr	r1, [r7, #8]
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 f851 	bl	8007cd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c34:	f000 f8f6 	bl	8007e24 <prvAddNewTaskToReadyList>
 8007c38:	e001      	b.n	8007c3e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c3e:	697b      	ldr	r3, [r7, #20]
	}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3728      	adds	r7, #40	@ 0x28
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b08c      	sub	sp, #48	@ 0x30
 8007c4c:	af04      	add	r7, sp, #16
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	4613      	mov	r3, r2
 8007c56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c58:	88fb      	ldrh	r3, [r7, #6]
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f001 fc7d 	bl	800955c <pvPortMalloc>
 8007c62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00e      	beq.n	8007c88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c6a:	20a8      	movs	r0, #168	@ 0xa8
 8007c6c:	f001 fc76 	bl	800955c <pvPortMalloc>
 8007c70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c7e:	e005      	b.n	8007c8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c80:	6978      	ldr	r0, [r7, #20]
 8007c82:	f001 fd39 	bl	80096f8 <vPortFree>
 8007c86:	e001      	b.n	8007c8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d017      	beq.n	8007cc2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c9a:	88fa      	ldrh	r2, [r7, #6]
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9303      	str	r3, [sp, #12]
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	9302      	str	r3, [sp, #8]
 8007ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	68b9      	ldr	r1, [r7, #8]
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 f80f 	bl	8007cd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cb6:	69f8      	ldr	r0, [r7, #28]
 8007cb8:	f000 f8b4 	bl	8007e24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	61bb      	str	r3, [r7, #24]
 8007cc0:	e002      	b.n	8007cc8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8007cc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007cc8:	69bb      	ldr	r3, [r7, #24]
	}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3720      	adds	r7, #32
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
	...

08007cd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
 8007ce0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	461a      	mov	r2, r3
 8007cec:	21a5      	movs	r1, #165	@ 0xa5
 8007cee:	f001 fe23 	bl	8009938 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007cfc:	440b      	add	r3, r1
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	f023 0307 	bic.w	r3, r3, #7
 8007d0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	f003 0307 	and.w	r3, r3, #7
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00b      	beq.n	8007d2e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1a:	f383 8811 	msr	BASEPRI, r3
 8007d1e:	f3bf 8f6f 	isb	sy
 8007d22:	f3bf 8f4f 	dsb	sy
 8007d26:	617b      	str	r3, [r7, #20]
}
 8007d28:	bf00      	nop
 8007d2a:	bf00      	nop
 8007d2c:	e7fd      	b.n	8007d2a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d01f      	beq.n	8007d74 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d34:	2300      	movs	r3, #0
 8007d36:	61fb      	str	r3, [r7, #28]
 8007d38:	e012      	b.n	8007d60 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	4413      	add	r3, r2
 8007d40:	7819      	ldrb	r1, [r3, #0]
 8007d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	4413      	add	r3, r2
 8007d48:	3334      	adds	r3, #52	@ 0x34
 8007d4a:	460a      	mov	r2, r1
 8007d4c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	4413      	add	r3, r2
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d006      	beq.n	8007d68 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	61fb      	str	r3, [r7, #28]
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	2b0f      	cmp	r3, #15
 8007d64:	d9e9      	bls.n	8007d3a <prvInitialiseNewTask+0x66>
 8007d66:	e000      	b.n	8007d6a <prvInitialiseNewTask+0x96>
			{
				break;
 8007d68:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d72:	e003      	b.n	8007d7c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7e:	2b37      	cmp	r3, #55	@ 0x37
 8007d80:	d901      	bls.n	8007d86 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d82:	2337      	movs	r3, #55	@ 0x37
 8007d84:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d90:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	2200      	movs	r2, #0
 8007d96:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9a:	3304      	adds	r3, #4
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7ff f965 	bl	800706c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	3318      	adds	r3, #24
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff f960 	bl	800706c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007db0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd4:	3354      	adds	r3, #84	@ 0x54
 8007dd6:	224c      	movs	r2, #76	@ 0x4c
 8007dd8:	2100      	movs	r1, #0
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f001 fdac 	bl	8009938 <memset>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de2:	4a0d      	ldr	r2, [pc, #52]	@ (8007e18 <prvInitialiseNewTask+0x144>)
 8007de4:	659a      	str	r2, [r3, #88]	@ 0x58
 8007de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de8:	4a0c      	ldr	r2, [pc, #48]	@ (8007e1c <prvInitialiseNewTask+0x148>)
 8007dea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dee:	4a0c      	ldr	r2, [pc, #48]	@ (8007e20 <prvInitialiseNewTask+0x14c>)
 8007df0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	68f9      	ldr	r1, [r7, #12]
 8007df6:	69b8      	ldr	r0, [r7, #24]
 8007df8:	f001 f95a 	bl	80090b0 <pxPortInitialiseStack>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e0e:	bf00      	nop
 8007e10:	3720      	adds	r7, #32
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	240051e8 	.word	0x240051e8
 8007e1c:	24005250 	.word	0x24005250
 8007e20:	240052b8 	.word	0x240052b8

08007e24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007e2c:	f001 fa74 	bl	8009318 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e30:	4b2d      	ldr	r3, [pc, #180]	@ (8007ee8 <prvAddNewTaskToReadyList+0xc4>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3301      	adds	r3, #1
 8007e36:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee8 <prvAddNewTaskToReadyList+0xc4>)
 8007e38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8007eec <prvAddNewTaskToReadyList+0xc8>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d109      	bne.n	8007e56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e42:	4a2a      	ldr	r2, [pc, #168]	@ (8007eec <prvAddNewTaskToReadyList+0xc8>)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e48:	4b27      	ldr	r3, [pc, #156]	@ (8007ee8 <prvAddNewTaskToReadyList+0xc4>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d110      	bne.n	8007e72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e50:	f000 fc2e 	bl	80086b0 <prvInitialiseTaskLists>
 8007e54:	e00d      	b.n	8007e72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e56:	4b26      	ldr	r3, [pc, #152]	@ (8007ef0 <prvAddNewTaskToReadyList+0xcc>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d109      	bne.n	8007e72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e5e:	4b23      	ldr	r3, [pc, #140]	@ (8007eec <prvAddNewTaskToReadyList+0xc8>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d802      	bhi.n	8007e72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8007eec <prvAddNewTaskToReadyList+0xc8>)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e72:	4b20      	ldr	r3, [pc, #128]	@ (8007ef4 <prvAddNewTaskToReadyList+0xd0>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3301      	adds	r3, #1
 8007e78:	4a1e      	ldr	r2, [pc, #120]	@ (8007ef4 <prvAddNewTaskToReadyList+0xd0>)
 8007e7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ef4 <prvAddNewTaskToReadyList+0xd0>)
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e88:	4b1b      	ldr	r3, [pc, #108]	@ (8007ef8 <prvAddNewTaskToReadyList+0xd4>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d903      	bls.n	8007e98 <prvAddNewTaskToReadyList+0x74>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e94:	4a18      	ldr	r2, [pc, #96]	@ (8007ef8 <prvAddNewTaskToReadyList+0xd4>)
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a15      	ldr	r2, [pc, #84]	@ (8007efc <prvAddNewTaskToReadyList+0xd8>)
 8007ea6:	441a      	add	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	3304      	adds	r3, #4
 8007eac:	4619      	mov	r1, r3
 8007eae:	4610      	mov	r0, r2
 8007eb0:	f7ff f8e9 	bl	8007086 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007eb4:	f001 fa62 	bl	800937c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef0 <prvAddNewTaskToReadyList+0xcc>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00e      	beq.n	8007ede <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8007eec <prvAddNewTaskToReadyList+0xc8>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d207      	bcs.n	8007ede <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007ece:	4b0c      	ldr	r3, [pc, #48]	@ (8007f00 <prvAddNewTaskToReadyList+0xdc>)
 8007ed0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ede:	bf00      	nop
 8007ee0:	3708      	adds	r7, #8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	24001468 	.word	0x24001468
 8007eec:	24000f94 	.word	0x24000f94
 8007ef0:	24001474 	.word	0x24001474
 8007ef4:	24001484 	.word	0x24001484
 8007ef8:	24001470 	.word	0x24001470
 8007efc:	24000f98 	.word	0x24000f98
 8007f00:	e000ed04 	.word	0xe000ed04

08007f04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d018      	beq.n	8007f48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f16:	4b14      	ldr	r3, [pc, #80]	@ (8007f68 <vTaskDelay+0x64>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00b      	beq.n	8007f36 <vTaskDelay+0x32>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	60bb      	str	r3, [r7, #8]
}
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	e7fd      	b.n	8007f32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f36:	f000 f88b 	bl	8008050 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fd09 	bl	8008954 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f42:	f000 f893 	bl	800806c <xTaskResumeAll>
 8007f46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d107      	bne.n	8007f5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f4e:	4b07      	ldr	r3, [pc, #28]	@ (8007f6c <vTaskDelay+0x68>)
 8007f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f5e:	bf00      	nop
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	24001490 	.word	0x24001490
 8007f6c:	e000ed04 	.word	0xe000ed04

08007f70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08a      	sub	sp, #40	@ 0x28
 8007f74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f76:	2300      	movs	r3, #0
 8007f78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f7e:	463a      	mov	r2, r7
 8007f80:	1d39      	adds	r1, r7, #4
 8007f82:	f107 0308 	add.w	r3, r7, #8
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7ff f81c 	bl	8006fc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f8c:	6839      	ldr	r1, [r7, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	9202      	str	r2, [sp, #8]
 8007f94:	9301      	str	r3, [sp, #4]
 8007f96:	2300      	movs	r3, #0
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	460a      	mov	r2, r1
 8007f9e:	4924      	ldr	r1, [pc, #144]	@ (8008030 <vTaskStartScheduler+0xc0>)
 8007fa0:	4824      	ldr	r0, [pc, #144]	@ (8008034 <vTaskStartScheduler+0xc4>)
 8007fa2:	f7ff fdf1 	bl	8007b88 <xTaskCreateStatic>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	4a23      	ldr	r2, [pc, #140]	@ (8008038 <vTaskStartScheduler+0xc8>)
 8007faa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007fac:	4b22      	ldr	r3, [pc, #136]	@ (8008038 <vTaskStartScheduler+0xc8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	617b      	str	r3, [r7, #20]
 8007fb8:	e001      	b.n	8007fbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d102      	bne.n	8007fca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007fc4:	f000 fd1a 	bl	80089fc <xTimerCreateTimerTask>
 8007fc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d11b      	bne.n	8008008 <vTaskStartScheduler+0x98>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	613b      	str	r3, [r7, #16]
}
 8007fe2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007fe4:	4b15      	ldr	r3, [pc, #84]	@ (800803c <vTaskStartScheduler+0xcc>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	3354      	adds	r3, #84	@ 0x54
 8007fea:	4a15      	ldr	r2, [pc, #84]	@ (8008040 <vTaskStartScheduler+0xd0>)
 8007fec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007fee:	4b15      	ldr	r3, [pc, #84]	@ (8008044 <vTaskStartScheduler+0xd4>)
 8007ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ff4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ff6:	4b14      	ldr	r3, [pc, #80]	@ (8008048 <vTaskStartScheduler+0xd8>)
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007ffc:	4b13      	ldr	r3, [pc, #76]	@ (800804c <vTaskStartScheduler+0xdc>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008002:	f001 f8e5 	bl	80091d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008006:	e00f      	b.n	8008028 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800e:	d10b      	bne.n	8008028 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	60fb      	str	r3, [r7, #12]
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <vTaskStartScheduler+0xb4>
}
 8008028:	bf00      	nop
 800802a:	3718      	adds	r7, #24
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	08009b30 	.word	0x08009b30
 8008034:	08008681 	.word	0x08008681
 8008038:	2400148c 	.word	0x2400148c
 800803c:	24000f94 	.word	0x24000f94
 8008040:	24000014 	.word	0x24000014
 8008044:	24001488 	.word	0x24001488
 8008048:	24001474 	.word	0x24001474
 800804c:	2400146c 	.word	0x2400146c

08008050 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008050:	b480      	push	{r7}
 8008052:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008054:	4b04      	ldr	r3, [pc, #16]	@ (8008068 <vTaskSuspendAll+0x18>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	3301      	adds	r3, #1
 800805a:	4a03      	ldr	r2, [pc, #12]	@ (8008068 <vTaskSuspendAll+0x18>)
 800805c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800805e:	bf00      	nop
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr
 8008068:	24001490 	.word	0x24001490

0800806c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008072:	2300      	movs	r3, #0
 8008074:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008076:	2300      	movs	r3, #0
 8008078:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800807a:	4b42      	ldr	r3, [pc, #264]	@ (8008184 <xTaskResumeAll+0x118>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10b      	bne.n	800809a <xTaskResumeAll+0x2e>
	__asm volatile
 8008082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008086:	f383 8811 	msr	BASEPRI, r3
 800808a:	f3bf 8f6f 	isb	sy
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	603b      	str	r3, [r7, #0]
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop
 8008098:	e7fd      	b.n	8008096 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800809a:	f001 f93d 	bl	8009318 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800809e:	4b39      	ldr	r3, [pc, #228]	@ (8008184 <xTaskResumeAll+0x118>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	3b01      	subs	r3, #1
 80080a4:	4a37      	ldr	r2, [pc, #220]	@ (8008184 <xTaskResumeAll+0x118>)
 80080a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080a8:	4b36      	ldr	r3, [pc, #216]	@ (8008184 <xTaskResumeAll+0x118>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d162      	bne.n	8008176 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080b0:	4b35      	ldr	r3, [pc, #212]	@ (8008188 <xTaskResumeAll+0x11c>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d05e      	beq.n	8008176 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080b8:	e02f      	b.n	800811a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080ba:	4b34      	ldr	r3, [pc, #208]	@ (800818c <xTaskResumeAll+0x120>)
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	3318      	adds	r3, #24
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff f83a 	bl	8007140 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	3304      	adds	r3, #4
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7ff f835 	bl	8007140 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080da:	4b2d      	ldr	r3, [pc, #180]	@ (8008190 <xTaskResumeAll+0x124>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d903      	bls.n	80080ea <xTaskResumeAll+0x7e>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e6:	4a2a      	ldr	r2, [pc, #168]	@ (8008190 <xTaskResumeAll+0x124>)
 80080e8:	6013      	str	r3, [r2, #0]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ee:	4613      	mov	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	4413      	add	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	4a27      	ldr	r2, [pc, #156]	@ (8008194 <xTaskResumeAll+0x128>)
 80080f8:	441a      	add	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	3304      	adds	r3, #4
 80080fe:	4619      	mov	r1, r3
 8008100:	4610      	mov	r0, r2
 8008102:	f7fe ffc0 	bl	8007086 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800810a:	4b23      	ldr	r3, [pc, #140]	@ (8008198 <xTaskResumeAll+0x12c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008110:	429a      	cmp	r2, r3
 8008112:	d302      	bcc.n	800811a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008114:	4b21      	ldr	r3, [pc, #132]	@ (800819c <xTaskResumeAll+0x130>)
 8008116:	2201      	movs	r2, #1
 8008118:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800811a:	4b1c      	ldr	r3, [pc, #112]	@ (800818c <xTaskResumeAll+0x120>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1cb      	bne.n	80080ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d001      	beq.n	800812c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008128:	f000 fb66 	bl	80087f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800812c:	4b1c      	ldr	r3, [pc, #112]	@ (80081a0 <xTaskResumeAll+0x134>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d010      	beq.n	800815a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008138:	f000 f846 	bl	80081c8 <xTaskIncrementTick>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d002      	beq.n	8008148 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008142:	4b16      	ldr	r3, [pc, #88]	@ (800819c <xTaskResumeAll+0x130>)
 8008144:	2201      	movs	r2, #1
 8008146:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	3b01      	subs	r3, #1
 800814c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d1f1      	bne.n	8008138 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008154:	4b12      	ldr	r3, [pc, #72]	@ (80081a0 <xTaskResumeAll+0x134>)
 8008156:	2200      	movs	r2, #0
 8008158:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800815a:	4b10      	ldr	r3, [pc, #64]	@ (800819c <xTaskResumeAll+0x130>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d009      	beq.n	8008176 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008162:	2301      	movs	r3, #1
 8008164:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008166:	4b0f      	ldr	r3, [pc, #60]	@ (80081a4 <xTaskResumeAll+0x138>)
 8008168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800816c:	601a      	str	r2, [r3, #0]
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008176:	f001 f901 	bl	800937c <vPortExitCritical>

	return xAlreadyYielded;
 800817a:	68bb      	ldr	r3, [r7, #8]
}
 800817c:	4618      	mov	r0, r3
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	24001490 	.word	0x24001490
 8008188:	24001468 	.word	0x24001468
 800818c:	24001428 	.word	0x24001428
 8008190:	24001470 	.word	0x24001470
 8008194:	24000f98 	.word	0x24000f98
 8008198:	24000f94 	.word	0x24000f94
 800819c:	2400147c 	.word	0x2400147c
 80081a0:	24001478 	.word	0x24001478
 80081a4:	e000ed04 	.word	0xe000ed04

080081a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80081ae:	4b05      	ldr	r3, [pc, #20]	@ (80081c4 <xTaskGetTickCount+0x1c>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80081b4:	687b      	ldr	r3, [r7, #4]
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	2400146c 	.word	0x2400146c

080081c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b086      	sub	sp, #24
 80081cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80081ce:	2300      	movs	r3, #0
 80081d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081d2:	4b4f      	ldr	r3, [pc, #316]	@ (8008310 <xTaskIncrementTick+0x148>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f040 8090 	bne.w	80082fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80081dc:	4b4d      	ldr	r3, [pc, #308]	@ (8008314 <xTaskIncrementTick+0x14c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3301      	adds	r3, #1
 80081e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80081e4:	4a4b      	ldr	r2, [pc, #300]	@ (8008314 <xTaskIncrementTick+0x14c>)
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d121      	bne.n	8008234 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80081f0:	4b49      	ldr	r3, [pc, #292]	@ (8008318 <xTaskIncrementTick+0x150>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00b      	beq.n	8008212 <xTaskIncrementTick+0x4a>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	603b      	str	r3, [r7, #0]
}
 800820c:	bf00      	nop
 800820e:	bf00      	nop
 8008210:	e7fd      	b.n	800820e <xTaskIncrementTick+0x46>
 8008212:	4b41      	ldr	r3, [pc, #260]	@ (8008318 <xTaskIncrementTick+0x150>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	60fb      	str	r3, [r7, #12]
 8008218:	4b40      	ldr	r3, [pc, #256]	@ (800831c <xTaskIncrementTick+0x154>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a3e      	ldr	r2, [pc, #248]	@ (8008318 <xTaskIncrementTick+0x150>)
 800821e:	6013      	str	r3, [r2, #0]
 8008220:	4a3e      	ldr	r2, [pc, #248]	@ (800831c <xTaskIncrementTick+0x154>)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	4b3e      	ldr	r3, [pc, #248]	@ (8008320 <xTaskIncrementTick+0x158>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3301      	adds	r3, #1
 800822c:	4a3c      	ldr	r2, [pc, #240]	@ (8008320 <xTaskIncrementTick+0x158>)
 800822e:	6013      	str	r3, [r2, #0]
 8008230:	f000 fae2 	bl	80087f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008234:	4b3b      	ldr	r3, [pc, #236]	@ (8008324 <xTaskIncrementTick+0x15c>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	693a      	ldr	r2, [r7, #16]
 800823a:	429a      	cmp	r2, r3
 800823c:	d349      	bcc.n	80082d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800823e:	4b36      	ldr	r3, [pc, #216]	@ (8008318 <xTaskIncrementTick+0x150>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d104      	bne.n	8008252 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008248:	4b36      	ldr	r3, [pc, #216]	@ (8008324 <xTaskIncrementTick+0x15c>)
 800824a:	f04f 32ff 	mov.w	r2, #4294967295
 800824e:	601a      	str	r2, [r3, #0]
					break;
 8008250:	e03f      	b.n	80082d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008252:	4b31      	ldr	r3, [pc, #196]	@ (8008318 <xTaskIncrementTick+0x150>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008262:	693a      	ldr	r2, [r7, #16]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	429a      	cmp	r2, r3
 8008268:	d203      	bcs.n	8008272 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800826a:	4a2e      	ldr	r2, [pc, #184]	@ (8008324 <xTaskIncrementTick+0x15c>)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008270:	e02f      	b.n	80082d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	3304      	adds	r3, #4
 8008276:	4618      	mov	r0, r3
 8008278:	f7fe ff62 	bl	8007140 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008280:	2b00      	cmp	r3, #0
 8008282:	d004      	beq.n	800828e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	3318      	adds	r3, #24
 8008288:	4618      	mov	r0, r3
 800828a:	f7fe ff59 	bl	8007140 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008292:	4b25      	ldr	r3, [pc, #148]	@ (8008328 <xTaskIncrementTick+0x160>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	429a      	cmp	r2, r3
 8008298:	d903      	bls.n	80082a2 <xTaskIncrementTick+0xda>
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829e:	4a22      	ldr	r2, [pc, #136]	@ (8008328 <xTaskIncrementTick+0x160>)
 80082a0:	6013      	str	r3, [r2, #0]
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082a6:	4613      	mov	r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4413      	add	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4a1f      	ldr	r2, [pc, #124]	@ (800832c <xTaskIncrementTick+0x164>)
 80082b0:	441a      	add	r2, r3
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	3304      	adds	r3, #4
 80082b6:	4619      	mov	r1, r3
 80082b8:	4610      	mov	r0, r2
 80082ba:	f7fe fee4 	bl	8007086 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c2:	4b1b      	ldr	r3, [pc, #108]	@ (8008330 <xTaskIncrementTick+0x168>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d3b8      	bcc.n	800823e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80082cc:	2301      	movs	r3, #1
 80082ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082d0:	e7b5      	b.n	800823e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082d2:	4b17      	ldr	r3, [pc, #92]	@ (8008330 <xTaskIncrementTick+0x168>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d8:	4914      	ldr	r1, [pc, #80]	@ (800832c <xTaskIncrementTick+0x164>)
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	440b      	add	r3, r1
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d901      	bls.n	80082ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80082ea:	2301      	movs	r3, #1
 80082ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80082ee:	4b11      	ldr	r3, [pc, #68]	@ (8008334 <xTaskIncrementTick+0x16c>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d007      	beq.n	8008306 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80082f6:	2301      	movs	r3, #1
 80082f8:	617b      	str	r3, [r7, #20]
 80082fa:	e004      	b.n	8008306 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80082fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008338 <xTaskIncrementTick+0x170>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	3301      	adds	r3, #1
 8008302:	4a0d      	ldr	r2, [pc, #52]	@ (8008338 <xTaskIncrementTick+0x170>)
 8008304:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008306:	697b      	ldr	r3, [r7, #20]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}
 8008310:	24001490 	.word	0x24001490
 8008314:	2400146c 	.word	0x2400146c
 8008318:	24001420 	.word	0x24001420
 800831c:	24001424 	.word	0x24001424
 8008320:	24001480 	.word	0x24001480
 8008324:	24001488 	.word	0x24001488
 8008328:	24001470 	.word	0x24001470
 800832c:	24000f98 	.word	0x24000f98
 8008330:	24000f94 	.word	0x24000f94
 8008334:	2400147c 	.word	0x2400147c
 8008338:	24001478 	.word	0x24001478

0800833c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008342:	4b2b      	ldr	r3, [pc, #172]	@ (80083f0 <vTaskSwitchContext+0xb4>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d003      	beq.n	8008352 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800834a:	4b2a      	ldr	r3, [pc, #168]	@ (80083f4 <vTaskSwitchContext+0xb8>)
 800834c:	2201      	movs	r2, #1
 800834e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008350:	e047      	b.n	80083e2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008352:	4b28      	ldr	r3, [pc, #160]	@ (80083f4 <vTaskSwitchContext+0xb8>)
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008358:	4b27      	ldr	r3, [pc, #156]	@ (80083f8 <vTaskSwitchContext+0xbc>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	60fb      	str	r3, [r7, #12]
 800835e:	e011      	b.n	8008384 <vTaskSwitchContext+0x48>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10b      	bne.n	800837e <vTaskSwitchContext+0x42>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	607b      	str	r3, [r7, #4]
}
 8008378:	bf00      	nop
 800837a:	bf00      	nop
 800837c:	e7fd      	b.n	800837a <vTaskSwitchContext+0x3e>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3b01      	subs	r3, #1
 8008382:	60fb      	str	r3, [r7, #12]
 8008384:	491d      	ldr	r1, [pc, #116]	@ (80083fc <vTaskSwitchContext+0xc0>)
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	4613      	mov	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4413      	add	r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	440b      	add	r3, r1
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d0e3      	beq.n	8008360 <vTaskSwitchContext+0x24>
 8008398:	68fa      	ldr	r2, [r7, #12]
 800839a:	4613      	mov	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4a16      	ldr	r2, [pc, #88]	@ (80083fc <vTaskSwitchContext+0xc0>)
 80083a4:	4413      	add	r3, r2
 80083a6:	60bb      	str	r3, [r7, #8]
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	685a      	ldr	r2, [r3, #4]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	3308      	adds	r3, #8
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d104      	bne.n	80083c8 <vTaskSwitchContext+0x8c>
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	685a      	ldr	r2, [r3, #4]
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	605a      	str	r2, [r3, #4]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008400 <vTaskSwitchContext+0xc4>)
 80083d0:	6013      	str	r3, [r2, #0]
 80083d2:	4a09      	ldr	r2, [pc, #36]	@ (80083f8 <vTaskSwitchContext+0xbc>)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80083d8:	4b09      	ldr	r3, [pc, #36]	@ (8008400 <vTaskSwitchContext+0xc4>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	3354      	adds	r3, #84	@ 0x54
 80083de:	4a09      	ldr	r2, [pc, #36]	@ (8008404 <vTaskSwitchContext+0xc8>)
 80083e0:	6013      	str	r3, [r2, #0]
}
 80083e2:	bf00      	nop
 80083e4:	3714      	adds	r7, #20
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	24001490 	.word	0x24001490
 80083f4:	2400147c 	.word	0x2400147c
 80083f8:	24001470 	.word	0x24001470
 80083fc:	24000f98 	.word	0x24000f98
 8008400:	24000f94 	.word	0x24000f94
 8008404:	24000014 	.word	0x24000014

08008408 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10b      	bne.n	8008430 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	60fb      	str	r3, [r7, #12]
}
 800842a:	bf00      	nop
 800842c:	bf00      	nop
 800842e:	e7fd      	b.n	800842c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008430:	4b07      	ldr	r3, [pc, #28]	@ (8008450 <vTaskPlaceOnEventList+0x48>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	3318      	adds	r3, #24
 8008436:	4619      	mov	r1, r3
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f7fe fe48 	bl	80070ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800843e:	2101      	movs	r1, #1
 8008440:	6838      	ldr	r0, [r7, #0]
 8008442:	f000 fa87 	bl	8008954 <prvAddCurrentTaskToDelayedList>
}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	24000f94 	.word	0x24000f94

08008454 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10b      	bne.n	800847e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846a:	f383 8811 	msr	BASEPRI, r3
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f3bf 8f4f 	dsb	sy
 8008476:	617b      	str	r3, [r7, #20]
}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	e7fd      	b.n	800847a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800847e:	4b0a      	ldr	r3, [pc, #40]	@ (80084a8 <vTaskPlaceOnEventListRestricted+0x54>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	3318      	adds	r3, #24
 8008484:	4619      	mov	r1, r3
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	f7fe fdfd 	bl	8007086 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d002      	beq.n	8008498 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008492:	f04f 33ff 	mov.w	r3, #4294967295
 8008496:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008498:	6879      	ldr	r1, [r7, #4]
 800849a:	68b8      	ldr	r0, [r7, #8]
 800849c:	f000 fa5a 	bl	8008954 <prvAddCurrentTaskToDelayedList>
	}
 80084a0:	bf00      	nop
 80084a2:	3718      	adds	r7, #24
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	24000f94 	.word	0x24000f94

080084ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10b      	bne.n	80084da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	60fb      	str	r3, [r7, #12]
}
 80084d4:	bf00      	nop
 80084d6:	bf00      	nop
 80084d8:	e7fd      	b.n	80084d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	3318      	adds	r3, #24
 80084de:	4618      	mov	r0, r3
 80084e0:	f7fe fe2e 	bl	8007140 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084e4:	4b1d      	ldr	r3, [pc, #116]	@ (800855c <xTaskRemoveFromEventList+0xb0>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d11d      	bne.n	8008528 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	3304      	adds	r3, #4
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7fe fe25 	bl	8007140 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084fa:	4b19      	ldr	r3, [pc, #100]	@ (8008560 <xTaskRemoveFromEventList+0xb4>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d903      	bls.n	800850a <xTaskRemoveFromEventList+0x5e>
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008506:	4a16      	ldr	r2, [pc, #88]	@ (8008560 <xTaskRemoveFromEventList+0xb4>)
 8008508:	6013      	str	r3, [r2, #0]
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800850e:	4613      	mov	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4413      	add	r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	4a13      	ldr	r2, [pc, #76]	@ (8008564 <xTaskRemoveFromEventList+0xb8>)
 8008518:	441a      	add	r2, r3
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	3304      	adds	r3, #4
 800851e:	4619      	mov	r1, r3
 8008520:	4610      	mov	r0, r2
 8008522:	f7fe fdb0 	bl	8007086 <vListInsertEnd>
 8008526:	e005      	b.n	8008534 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	3318      	adds	r3, #24
 800852c:	4619      	mov	r1, r3
 800852e:	480e      	ldr	r0, [pc, #56]	@ (8008568 <xTaskRemoveFromEventList+0xbc>)
 8008530:	f7fe fda9 	bl	8007086 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008538:	4b0c      	ldr	r3, [pc, #48]	@ (800856c <xTaskRemoveFromEventList+0xc0>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853e:	429a      	cmp	r2, r3
 8008540:	d905      	bls.n	800854e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008542:	2301      	movs	r3, #1
 8008544:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008546:	4b0a      	ldr	r3, [pc, #40]	@ (8008570 <xTaskRemoveFromEventList+0xc4>)
 8008548:	2201      	movs	r2, #1
 800854a:	601a      	str	r2, [r3, #0]
 800854c:	e001      	b.n	8008552 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800854e:	2300      	movs	r3, #0
 8008550:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008552:	697b      	ldr	r3, [r7, #20]
}
 8008554:	4618      	mov	r0, r3
 8008556:	3718      	adds	r7, #24
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	24001490 	.word	0x24001490
 8008560:	24001470 	.word	0x24001470
 8008564:	24000f98 	.word	0x24000f98
 8008568:	24001428 	.word	0x24001428
 800856c:	24000f94 	.word	0x24000f94
 8008570:	2400147c 	.word	0x2400147c

08008574 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800857c:	4b06      	ldr	r3, [pc, #24]	@ (8008598 <vTaskInternalSetTimeOutState+0x24>)
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008584:	4b05      	ldr	r3, [pc, #20]	@ (800859c <vTaskInternalSetTimeOutState+0x28>)
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	605a      	str	r2, [r3, #4]
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr
 8008598:	24001480 	.word	0x24001480
 800859c:	2400146c 	.word	0x2400146c

080085a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b088      	sub	sp, #32
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10b      	bne.n	80085c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	613b      	str	r3, [r7, #16]
}
 80085c2:	bf00      	nop
 80085c4:	bf00      	nop
 80085c6:	e7fd      	b.n	80085c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10b      	bne.n	80085e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80085ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d2:	f383 8811 	msr	BASEPRI, r3
 80085d6:	f3bf 8f6f 	isb	sy
 80085da:	f3bf 8f4f 	dsb	sy
 80085de:	60fb      	str	r3, [r7, #12]
}
 80085e0:	bf00      	nop
 80085e2:	bf00      	nop
 80085e4:	e7fd      	b.n	80085e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80085e6:	f000 fe97 	bl	8009318 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80085ea:	4b1d      	ldr	r3, [pc, #116]	@ (8008660 <xTaskCheckForTimeOut+0xc0>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	69ba      	ldr	r2, [r7, #24]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008602:	d102      	bne.n	800860a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008604:	2300      	movs	r3, #0
 8008606:	61fb      	str	r3, [r7, #28]
 8008608:	e023      	b.n	8008652 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	4b15      	ldr	r3, [pc, #84]	@ (8008664 <xTaskCheckForTimeOut+0xc4>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	429a      	cmp	r2, r3
 8008614:	d007      	beq.n	8008626 <xTaskCheckForTimeOut+0x86>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	69ba      	ldr	r2, [r7, #24]
 800861c:	429a      	cmp	r2, r3
 800861e:	d302      	bcc.n	8008626 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008620:	2301      	movs	r3, #1
 8008622:	61fb      	str	r3, [r7, #28]
 8008624:	e015      	b.n	8008652 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	429a      	cmp	r2, r3
 800862e:	d20b      	bcs.n	8008648 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	1ad2      	subs	r2, r2, r3
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7ff ff99 	bl	8008574 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008642:	2300      	movs	r3, #0
 8008644:	61fb      	str	r3, [r7, #28]
 8008646:	e004      	b.n	8008652 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800864e:	2301      	movs	r3, #1
 8008650:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008652:	f000 fe93 	bl	800937c <vPortExitCritical>

	return xReturn;
 8008656:	69fb      	ldr	r3, [r7, #28]
}
 8008658:	4618      	mov	r0, r3
 800865a:	3720      	adds	r7, #32
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	2400146c 	.word	0x2400146c
 8008664:	24001480 	.word	0x24001480

08008668 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008668:	b480      	push	{r7}
 800866a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800866c:	4b03      	ldr	r3, [pc, #12]	@ (800867c <vTaskMissedYield+0x14>)
 800866e:	2201      	movs	r2, #1
 8008670:	601a      	str	r2, [r3, #0]
}
 8008672:	bf00      	nop
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	2400147c 	.word	0x2400147c

08008680 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008688:	f000 f852 	bl	8008730 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800868c:	4b06      	ldr	r3, [pc, #24]	@ (80086a8 <prvIdleTask+0x28>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b01      	cmp	r3, #1
 8008692:	d9f9      	bls.n	8008688 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008694:	4b05      	ldr	r3, [pc, #20]	@ (80086ac <prvIdleTask+0x2c>)
 8008696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800869a:	601a      	str	r2, [r3, #0]
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80086a4:	e7f0      	b.n	8008688 <prvIdleTask+0x8>
 80086a6:	bf00      	nop
 80086a8:	24000f98 	.word	0x24000f98
 80086ac:	e000ed04 	.word	0xe000ed04

080086b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086b6:	2300      	movs	r3, #0
 80086b8:	607b      	str	r3, [r7, #4]
 80086ba:	e00c      	b.n	80086d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	4613      	mov	r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	4a12      	ldr	r2, [pc, #72]	@ (8008710 <prvInitialiseTaskLists+0x60>)
 80086c8:	4413      	add	r3, r2
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7fe fcae 	bl	800702c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3301      	adds	r3, #1
 80086d4:	607b      	str	r3, [r7, #4]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2b37      	cmp	r3, #55	@ 0x37
 80086da:	d9ef      	bls.n	80086bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80086dc:	480d      	ldr	r0, [pc, #52]	@ (8008714 <prvInitialiseTaskLists+0x64>)
 80086de:	f7fe fca5 	bl	800702c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80086e2:	480d      	ldr	r0, [pc, #52]	@ (8008718 <prvInitialiseTaskLists+0x68>)
 80086e4:	f7fe fca2 	bl	800702c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80086e8:	480c      	ldr	r0, [pc, #48]	@ (800871c <prvInitialiseTaskLists+0x6c>)
 80086ea:	f7fe fc9f 	bl	800702c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80086ee:	480c      	ldr	r0, [pc, #48]	@ (8008720 <prvInitialiseTaskLists+0x70>)
 80086f0:	f7fe fc9c 	bl	800702c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80086f4:	480b      	ldr	r0, [pc, #44]	@ (8008724 <prvInitialiseTaskLists+0x74>)
 80086f6:	f7fe fc99 	bl	800702c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80086fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008728 <prvInitialiseTaskLists+0x78>)
 80086fc:	4a05      	ldr	r2, [pc, #20]	@ (8008714 <prvInitialiseTaskLists+0x64>)
 80086fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008700:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <prvInitialiseTaskLists+0x7c>)
 8008702:	4a05      	ldr	r2, [pc, #20]	@ (8008718 <prvInitialiseTaskLists+0x68>)
 8008704:	601a      	str	r2, [r3, #0]
}
 8008706:	bf00      	nop
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	24000f98 	.word	0x24000f98
 8008714:	240013f8 	.word	0x240013f8
 8008718:	2400140c 	.word	0x2400140c
 800871c:	24001428 	.word	0x24001428
 8008720:	2400143c 	.word	0x2400143c
 8008724:	24001454 	.word	0x24001454
 8008728:	24001420 	.word	0x24001420
 800872c:	24001424 	.word	0x24001424

08008730 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008736:	e019      	b.n	800876c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008738:	f000 fdee 	bl	8009318 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873c:	4b10      	ldr	r3, [pc, #64]	@ (8008780 <prvCheckTasksWaitingTermination+0x50>)
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	3304      	adds	r3, #4
 8008748:	4618      	mov	r0, r3
 800874a:	f7fe fcf9 	bl	8007140 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800874e:	4b0d      	ldr	r3, [pc, #52]	@ (8008784 <prvCheckTasksWaitingTermination+0x54>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	3b01      	subs	r3, #1
 8008754:	4a0b      	ldr	r2, [pc, #44]	@ (8008784 <prvCheckTasksWaitingTermination+0x54>)
 8008756:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008758:	4b0b      	ldr	r3, [pc, #44]	@ (8008788 <prvCheckTasksWaitingTermination+0x58>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	3b01      	subs	r3, #1
 800875e:	4a0a      	ldr	r2, [pc, #40]	@ (8008788 <prvCheckTasksWaitingTermination+0x58>)
 8008760:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008762:	f000 fe0b 	bl	800937c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f810 	bl	800878c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800876c:	4b06      	ldr	r3, [pc, #24]	@ (8008788 <prvCheckTasksWaitingTermination+0x58>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1e1      	bne.n	8008738 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008774:	bf00      	nop
 8008776:	bf00      	nop
 8008778:	3708      	adds	r7, #8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	2400143c 	.word	0x2400143c
 8008784:	24001468 	.word	0x24001468
 8008788:	24001450 	.word	0x24001450

0800878c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	3354      	adds	r3, #84	@ 0x54
 8008798:	4618      	mov	r0, r3
 800879a:	f001 f8d5 	bl	8009948 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d108      	bne.n	80087ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 ffa3 	bl	80096f8 <vPortFree>
				vPortFree( pxTCB );
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 ffa0 	bl	80096f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087b8:	e019      	b.n	80087ee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d103      	bne.n	80087cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 ff97 	bl	80096f8 <vPortFree>
	}
 80087ca:	e010      	b.n	80087ee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d00b      	beq.n	80087ee <prvDeleteTCB+0x62>
	__asm volatile
 80087d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087da:	f383 8811 	msr	BASEPRI, r3
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f3bf 8f4f 	dsb	sy
 80087e6:	60fb      	str	r3, [r7, #12]
}
 80087e8:	bf00      	nop
 80087ea:	bf00      	nop
 80087ec:	e7fd      	b.n	80087ea <prvDeleteTCB+0x5e>
	}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
	...

080087f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087fe:	4b0c      	ldr	r3, [pc, #48]	@ (8008830 <prvResetNextTaskUnblockTime+0x38>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d104      	bne.n	8008812 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008808:	4b0a      	ldr	r3, [pc, #40]	@ (8008834 <prvResetNextTaskUnblockTime+0x3c>)
 800880a:	f04f 32ff 	mov.w	r2, #4294967295
 800880e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008810:	e008      	b.n	8008824 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008812:	4b07      	ldr	r3, [pc, #28]	@ (8008830 <prvResetNextTaskUnblockTime+0x38>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	4a04      	ldr	r2, [pc, #16]	@ (8008834 <prvResetNextTaskUnblockTime+0x3c>)
 8008822:	6013      	str	r3, [r2, #0]
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr
 8008830:	24001420 	.word	0x24001420
 8008834:	24001488 	.word	0x24001488

08008838 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800883e:	4b0b      	ldr	r3, [pc, #44]	@ (800886c <xTaskGetSchedulerState+0x34>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d102      	bne.n	800884c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008846:	2301      	movs	r3, #1
 8008848:	607b      	str	r3, [r7, #4]
 800884a:	e008      	b.n	800885e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800884c:	4b08      	ldr	r3, [pc, #32]	@ (8008870 <xTaskGetSchedulerState+0x38>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d102      	bne.n	800885a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008854:	2302      	movs	r3, #2
 8008856:	607b      	str	r3, [r7, #4]
 8008858:	e001      	b.n	800885e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800885a:	2300      	movs	r3, #0
 800885c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800885e:	687b      	ldr	r3, [r7, #4]
	}
 8008860:	4618      	mov	r0, r3
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	24001474 	.word	0x24001474
 8008870:	24001490 	.word	0x24001490

08008874 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008880:	2300      	movs	r3, #0
 8008882:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d058      	beq.n	800893c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800888a:	4b2f      	ldr	r3, [pc, #188]	@ (8008948 <xTaskPriorityDisinherit+0xd4>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	429a      	cmp	r2, r3
 8008892:	d00b      	beq.n	80088ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	60fb      	str	r3, [r7, #12]
}
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10b      	bne.n	80088cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80088b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b8:	f383 8811 	msr	BASEPRI, r3
 80088bc:	f3bf 8f6f 	isb	sy
 80088c0:	f3bf 8f4f 	dsb	sy
 80088c4:	60bb      	str	r3, [r7, #8]
}
 80088c6:	bf00      	nop
 80088c8:	bf00      	nop
 80088ca:	e7fd      	b.n	80088c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088d0:	1e5a      	subs	r2, r3, #1
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088de:	429a      	cmp	r2, r3
 80088e0:	d02c      	beq.n	800893c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d128      	bne.n	800893c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	3304      	adds	r3, #4
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7fe fc26 	bl	8007140 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008900:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800890c:	4b0f      	ldr	r3, [pc, #60]	@ (800894c <xTaskPriorityDisinherit+0xd8>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	429a      	cmp	r2, r3
 8008912:	d903      	bls.n	800891c <xTaskPriorityDisinherit+0xa8>
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	4a0c      	ldr	r2, [pc, #48]	@ (800894c <xTaskPriorityDisinherit+0xd8>)
 800891a:	6013      	str	r3, [r2, #0]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008920:	4613      	mov	r3, r2
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	4413      	add	r3, r2
 8008926:	009b      	lsls	r3, r3, #2
 8008928:	4a09      	ldr	r2, [pc, #36]	@ (8008950 <xTaskPriorityDisinherit+0xdc>)
 800892a:	441a      	add	r2, r3
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	3304      	adds	r3, #4
 8008930:	4619      	mov	r1, r3
 8008932:	4610      	mov	r0, r2
 8008934:	f7fe fba7 	bl	8007086 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008938:	2301      	movs	r3, #1
 800893a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800893c:	697b      	ldr	r3, [r7, #20]
	}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	24000f94 	.word	0x24000f94
 800894c:	24001470 	.word	0x24001470
 8008950:	24000f98 	.word	0x24000f98

08008954 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b084      	sub	sp, #16
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800895e:	4b21      	ldr	r3, [pc, #132]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008964:	4b20      	ldr	r3, [pc, #128]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3304      	adds	r3, #4
 800896a:	4618      	mov	r0, r3
 800896c:	f7fe fbe8 	bl	8007140 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008976:	d10a      	bne.n	800898e <prvAddCurrentTaskToDelayedList+0x3a>
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d007      	beq.n	800898e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800897e:	4b1a      	ldr	r3, [pc, #104]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3304      	adds	r3, #4
 8008984:	4619      	mov	r1, r3
 8008986:	4819      	ldr	r0, [pc, #100]	@ (80089ec <prvAddCurrentTaskToDelayedList+0x98>)
 8008988:	f7fe fb7d 	bl	8007086 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800898c:	e026      	b.n	80089dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4413      	add	r3, r2
 8008994:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008996:	4b14      	ldr	r3, [pc, #80]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d209      	bcs.n	80089ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089a6:	4b12      	ldr	r3, [pc, #72]	@ (80089f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	4b0f      	ldr	r3, [pc, #60]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3304      	adds	r3, #4
 80089b0:	4619      	mov	r1, r3
 80089b2:	4610      	mov	r0, r2
 80089b4:	f7fe fb8b 	bl	80070ce <vListInsert>
}
 80089b8:	e010      	b.n	80089dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089ba:	4b0e      	ldr	r3, [pc, #56]	@ (80089f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	4b0a      	ldr	r3, [pc, #40]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3304      	adds	r3, #4
 80089c4:	4619      	mov	r1, r3
 80089c6:	4610      	mov	r0, r2
 80089c8:	f7fe fb81 	bl	80070ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089cc:	4b0a      	ldr	r3, [pc, #40]	@ (80089f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d202      	bcs.n	80089dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80089d6:	4a08      	ldr	r2, [pc, #32]	@ (80089f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	6013      	str	r3, [r2, #0]
}
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	2400146c 	.word	0x2400146c
 80089e8:	24000f94 	.word	0x24000f94
 80089ec:	24001454 	.word	0x24001454
 80089f0:	24001424 	.word	0x24001424
 80089f4:	24001420 	.word	0x24001420
 80089f8:	24001488 	.word	0x24001488

080089fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	@ 0x28
 8008a00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008a02:	2300      	movs	r3, #0
 8008a04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008a06:	f000 fb13 	bl	8009030 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8008a80 <xTimerCreateTimerTask+0x84>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d021      	beq.n	8008a56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a16:	2300      	movs	r3, #0
 8008a18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a1a:	1d3a      	adds	r2, r7, #4
 8008a1c:	f107 0108 	add.w	r1, r7, #8
 8008a20:	f107 030c 	add.w	r3, r7, #12
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7fe fae7 	bl	8006ff8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008a2a:	6879      	ldr	r1, [r7, #4]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	9202      	str	r2, [sp, #8]
 8008a32:	9301      	str	r3, [sp, #4]
 8008a34:	2302      	movs	r3, #2
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	2300      	movs	r3, #0
 8008a3a:	460a      	mov	r2, r1
 8008a3c:	4911      	ldr	r1, [pc, #68]	@ (8008a84 <xTimerCreateTimerTask+0x88>)
 8008a3e:	4812      	ldr	r0, [pc, #72]	@ (8008a88 <xTimerCreateTimerTask+0x8c>)
 8008a40:	f7ff f8a2 	bl	8007b88 <xTaskCreateStatic>
 8008a44:	4603      	mov	r3, r0
 8008a46:	4a11      	ldr	r2, [pc, #68]	@ (8008a8c <xTimerCreateTimerTask+0x90>)
 8008a48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008a4a:	4b10      	ldr	r3, [pc, #64]	@ (8008a8c <xTimerCreateTimerTask+0x90>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008a52:	2301      	movs	r3, #1
 8008a54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10b      	bne.n	8008a74 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	613b      	str	r3, [r7, #16]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a74:	697b      	ldr	r3, [r7, #20]
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3718      	adds	r7, #24
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	240014c4 	.word	0x240014c4
 8008a84:	08009b38 	.word	0x08009b38
 8008a88:	08008bc9 	.word	0x08008bc9
 8008a8c:	240014c8 	.word	0x240014c8

08008a90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08a      	sub	sp, #40	@ 0x28
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
 8008a9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10b      	bne.n	8008ac0 <xTimerGenericCommand+0x30>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	623b      	str	r3, [r7, #32]
}
 8008aba:	bf00      	nop
 8008abc:	bf00      	nop
 8008abe:	e7fd      	b.n	8008abc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008ac0:	4b19      	ldr	r3, [pc, #100]	@ (8008b28 <xTimerGenericCommand+0x98>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d02a      	beq.n	8008b1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	2b05      	cmp	r3, #5
 8008ad8:	dc18      	bgt.n	8008b0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ada:	f7ff fead 	bl	8008838 <xTaskGetSchedulerState>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d109      	bne.n	8008af8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ae4:	4b10      	ldr	r3, [pc, #64]	@ (8008b28 <xTimerGenericCommand+0x98>)
 8008ae6:	6818      	ldr	r0, [r3, #0]
 8008ae8:	f107 0110 	add.w	r1, r7, #16
 8008aec:	2300      	movs	r3, #0
 8008aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008af0:	f7fe fc5a 	bl	80073a8 <xQueueGenericSend>
 8008af4:	6278      	str	r0, [r7, #36]	@ 0x24
 8008af6:	e012      	b.n	8008b1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008af8:	4b0b      	ldr	r3, [pc, #44]	@ (8008b28 <xTimerGenericCommand+0x98>)
 8008afa:	6818      	ldr	r0, [r3, #0]
 8008afc:	f107 0110 	add.w	r1, r7, #16
 8008b00:	2300      	movs	r3, #0
 8008b02:	2200      	movs	r2, #0
 8008b04:	f7fe fc50 	bl	80073a8 <xQueueGenericSend>
 8008b08:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b0a:	e008      	b.n	8008b1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008b0c:	4b06      	ldr	r3, [pc, #24]	@ (8008b28 <xTimerGenericCommand+0x98>)
 8008b0e:	6818      	ldr	r0, [r3, #0]
 8008b10:	f107 0110 	add.w	r1, r7, #16
 8008b14:	2300      	movs	r3, #0
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	f7fe fd48 	bl	80075ac <xQueueGenericSendFromISR>
 8008b1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3728      	adds	r7, #40	@ 0x28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	240014c4 	.word	0x240014c4

08008b2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b088      	sub	sp, #32
 8008b30:	af02      	add	r7, sp, #8
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b36:	4b23      	ldr	r3, [pc, #140]	@ (8008bc4 <prvProcessExpiredTimer+0x98>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	3304      	adds	r3, #4
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe fafb 	bl	8007140 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b50:	f003 0304 	and.w	r3, r3, #4
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d023      	beq.n	8008ba0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	699a      	ldr	r2, [r3, #24]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	18d1      	adds	r1, r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	6978      	ldr	r0, [r7, #20]
 8008b66:	f000 f8d5 	bl	8008d14 <prvInsertTimerInActiveList>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d020      	beq.n	8008bb2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b70:	2300      	movs	r3, #0
 8008b72:	9300      	str	r3, [sp, #0]
 8008b74:	2300      	movs	r3, #0
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	2100      	movs	r1, #0
 8008b7a:	6978      	ldr	r0, [r7, #20]
 8008b7c:	f7ff ff88 	bl	8008a90 <xTimerGenericCommand>
 8008b80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d114      	bne.n	8008bb2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8c:	f383 8811 	msr	BASEPRI, r3
 8008b90:	f3bf 8f6f 	isb	sy
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	60fb      	str	r3, [r7, #12]
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	e7fd      	b.n	8008b9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ba6:	f023 0301 	bic.w	r3, r3, #1
 8008baa:	b2da      	uxtb	r2, r3
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	6978      	ldr	r0, [r7, #20]
 8008bb8:	4798      	blx	r3
}
 8008bba:	bf00      	nop
 8008bbc:	3718      	adds	r7, #24
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	240014bc 	.word	0x240014bc

08008bc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008bd0:	f107 0308 	add.w	r3, r7, #8
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f000 f859 	bl	8008c8c <prvGetNextExpireTime>
 8008bda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	4619      	mov	r1, r3
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 f805 	bl	8008bf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008be6:	f000 f8d7 	bl	8008d98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008bea:	bf00      	nop
 8008bec:	e7f0      	b.n	8008bd0 <prvTimerTask+0x8>
	...

08008bf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008bfa:	f7ff fa29 	bl	8008050 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008bfe:	f107 0308 	add.w	r3, r7, #8
 8008c02:	4618      	mov	r0, r3
 8008c04:	f000 f866 	bl	8008cd4 <prvSampleTimeNow>
 8008c08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d130      	bne.n	8008c72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10a      	bne.n	8008c2c <prvProcessTimerOrBlockTask+0x3c>
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d806      	bhi.n	8008c2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008c1e:	f7ff fa25 	bl	800806c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008c22:	68f9      	ldr	r1, [r7, #12]
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f7ff ff81 	bl	8008b2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008c2a:	e024      	b.n	8008c76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d008      	beq.n	8008c44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008c32:	4b13      	ldr	r3, [pc, #76]	@ (8008c80 <prvProcessTimerOrBlockTask+0x90>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d101      	bne.n	8008c40 <prvProcessTimerOrBlockTask+0x50>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e000      	b.n	8008c42 <prvProcessTimerOrBlockTask+0x52>
 8008c40:	2300      	movs	r3, #0
 8008c42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008c44:	4b0f      	ldr	r3, [pc, #60]	@ (8008c84 <prvProcessTimerOrBlockTask+0x94>)
 8008c46:	6818      	ldr	r0, [r3, #0]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	1ad3      	subs	r3, r2, r3
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	4619      	mov	r1, r3
 8008c52:	f7fe ff65 	bl	8007b20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c56:	f7ff fa09 	bl	800806c <xTaskResumeAll>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d10a      	bne.n	8008c76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008c60:	4b09      	ldr	r3, [pc, #36]	@ (8008c88 <prvProcessTimerOrBlockTask+0x98>)
 8008c62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	f3bf 8f6f 	isb	sy
}
 8008c70:	e001      	b.n	8008c76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c72:	f7ff f9fb 	bl	800806c <xTaskResumeAll>
}
 8008c76:	bf00      	nop
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
 8008c7e:	bf00      	nop
 8008c80:	240014c0 	.word	0x240014c0
 8008c84:	240014c4 	.word	0x240014c4
 8008c88:	e000ed04 	.word	0xe000ed04

08008c8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008c94:	4b0e      	ldr	r3, [pc, #56]	@ (8008cd0 <prvGetNextExpireTime+0x44>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <prvGetNextExpireTime+0x16>
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	e000      	b.n	8008ca4 <prvGetNextExpireTime+0x18>
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d105      	bne.n	8008cbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cb0:	4b07      	ldr	r3, [pc, #28]	@ (8008cd0 <prvGetNextExpireTime+0x44>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	60fb      	str	r3, [r7, #12]
 8008cba:	e001      	b.n	8008cc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	240014bc 	.word	0x240014bc

08008cd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008cdc:	f7ff fa64 	bl	80081a8 <xTaskGetTickCount>
 8008ce0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <prvSampleTimeNow+0x3c>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d205      	bcs.n	8008cf8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008cec:	f000 f93a 	bl	8008f64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	601a      	str	r2, [r3, #0]
 8008cf6:	e002      	b.n	8008cfe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008cfe:	4a04      	ldr	r2, [pc, #16]	@ (8008d10 <prvSampleTimeNow+0x3c>)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008d04:	68fb      	ldr	r3, [r7, #12]
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3710      	adds	r7, #16
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	240014cc 	.word	0x240014cc

08008d14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008d32:	68ba      	ldr	r2, [r7, #8]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d812      	bhi.n	8008d60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	1ad2      	subs	r2, r2, r3
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d302      	bcc.n	8008d4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	617b      	str	r3, [r7, #20]
 8008d4c:	e01b      	b.n	8008d86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008d4e:	4b10      	ldr	r3, [pc, #64]	@ (8008d90 <prvInsertTimerInActiveList+0x7c>)
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3304      	adds	r3, #4
 8008d56:	4619      	mov	r1, r3
 8008d58:	4610      	mov	r0, r2
 8008d5a:	f7fe f9b8 	bl	80070ce <vListInsert>
 8008d5e:	e012      	b.n	8008d86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d206      	bcs.n	8008d76 <prvInsertTimerInActiveList+0x62>
 8008d68:	68ba      	ldr	r2, [r7, #8]
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d302      	bcc.n	8008d76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d70:	2301      	movs	r3, #1
 8008d72:	617b      	str	r3, [r7, #20]
 8008d74:	e007      	b.n	8008d86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d76:	4b07      	ldr	r3, [pc, #28]	@ (8008d94 <prvInsertTimerInActiveList+0x80>)
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3304      	adds	r3, #4
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f7fe f9a4 	bl	80070ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008d86:	697b      	ldr	r3, [r7, #20]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3718      	adds	r7, #24
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	240014c0 	.word	0x240014c0
 8008d94:	240014bc 	.word	0x240014bc

08008d98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b08e      	sub	sp, #56	@ 0x38
 8008d9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d9e:	e0ce      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	da19      	bge.n	8008dda <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008da6:	1d3b      	adds	r3, r7, #4
 8008da8:	3304      	adds	r3, #4
 8008daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d10b      	bne.n	8008dca <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db6:	f383 8811 	msr	BASEPRI, r3
 8008dba:	f3bf 8f6f 	isb	sy
 8008dbe:	f3bf 8f4f 	dsb	sy
 8008dc2:	61fb      	str	r3, [r7, #28]
}
 8008dc4:	bf00      	nop
 8008dc6:	bf00      	nop
 8008dc8:	e7fd      	b.n	8008dc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dd0:	6850      	ldr	r0, [r2, #4]
 8008dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dd4:	6892      	ldr	r2, [r2, #8]
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f2c0 80ae 	blt.w	8008f3e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d004      	beq.n	8008df8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df0:	3304      	adds	r3, #4
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7fe f9a4 	bl	8007140 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008df8:	463b      	mov	r3, r7
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7ff ff6a 	bl	8008cd4 <prvSampleTimeNow>
 8008e00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b09      	cmp	r3, #9
 8008e06:	f200 8097 	bhi.w	8008f38 <prvProcessReceivedCommands+0x1a0>
 8008e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e10 <prvProcessReceivedCommands+0x78>)
 8008e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e10:	08008e39 	.word	0x08008e39
 8008e14:	08008e39 	.word	0x08008e39
 8008e18:	08008e39 	.word	0x08008e39
 8008e1c:	08008eaf 	.word	0x08008eaf
 8008e20:	08008ec3 	.word	0x08008ec3
 8008e24:	08008f0f 	.word	0x08008f0f
 8008e28:	08008e39 	.word	0x08008e39
 8008e2c:	08008e39 	.word	0x08008e39
 8008e30:	08008eaf 	.word	0x08008eaf
 8008e34:	08008ec3 	.word	0x08008ec3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e3e:	f043 0301 	orr.w	r3, r3, #1
 8008e42:	b2da      	uxtb	r2, r3
 8008e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e4a:	68ba      	ldr	r2, [r7, #8]
 8008e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	18d1      	adds	r1, r2, r3
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e58:	f7ff ff5c 	bl	8008d14 <prvInsertTimerInActiveList>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d06c      	beq.n	8008f3c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e64:	6a1b      	ldr	r3, [r3, #32]
 8008e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e70:	f003 0304 	and.w	r3, r3, #4
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d061      	beq.n	8008f3c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e78:	68ba      	ldr	r2, [r7, #8]
 8008e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	441a      	add	r2, r3
 8008e80:	2300      	movs	r3, #0
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	2300      	movs	r3, #0
 8008e86:	2100      	movs	r1, #0
 8008e88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e8a:	f7ff fe01 	bl	8008a90 <xTimerGenericCommand>
 8008e8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d152      	bne.n	8008f3c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9a:	f383 8811 	msr	BASEPRI, r3
 8008e9e:	f3bf 8f6f 	isb	sy
 8008ea2:	f3bf 8f4f 	dsb	sy
 8008ea6:	61bb      	str	r3, [r7, #24]
}
 8008ea8:	bf00      	nop
 8008eaa:	bf00      	nop
 8008eac:	e7fd      	b.n	8008eaa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008eb4:	f023 0301 	bic.w	r3, r3, #1
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008ec0:	e03d      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ec8:	f043 0301 	orr.w	r3, r3, #1
 8008ecc:	b2da      	uxtb	r2, r3
 8008ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008edc:	699b      	ldr	r3, [r3, #24]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d10b      	bne.n	8008efa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	617b      	str	r3, [r7, #20]
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop
 8008ef8:	e7fd      	b.n	8008ef6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efc:	699a      	ldr	r2, [r3, #24]
 8008efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f00:	18d1      	adds	r1, r2, r3
 8008f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f08:	f7ff ff04 	bl	8008d14 <prvInsertTimerInActiveList>
					break;
 8008f0c:	e017      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f14:	f003 0302 	and.w	r3, r3, #2
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d103      	bne.n	8008f24 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008f1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f1e:	f000 fbeb 	bl	80096f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008f22:	e00c      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f2a:	f023 0301 	bic.w	r3, r3, #1
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f36:	e002      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008f38:	bf00      	nop
 8008f3a:	e000      	b.n	8008f3e <prvProcessReceivedCommands+0x1a6>
					break;
 8008f3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f3e:	4b08      	ldr	r3, [pc, #32]	@ (8008f60 <prvProcessReceivedCommands+0x1c8>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	1d39      	adds	r1, r7, #4
 8008f44:	2200      	movs	r2, #0
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe fbce 	bl	80076e8 <xQueueReceive>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f47f af26 	bne.w	8008da0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008f54:	bf00      	nop
 8008f56:	bf00      	nop
 8008f58:	3730      	adds	r7, #48	@ 0x30
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	240014c4 	.word	0x240014c4

08008f64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b088      	sub	sp, #32
 8008f68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f6a:	e049      	b.n	8009000 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f76:	4b2c      	ldr	r3, [pc, #176]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	3304      	adds	r3, #4
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7fe f8db 	bl	8007140 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f98:	f003 0304 	and.w	r3, r3, #4
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d02f      	beq.n	8009000 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	699b      	ldr	r3, [r3, #24]
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008faa:	68ba      	ldr	r2, [r7, #8]
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d90e      	bls.n	8008fd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	68ba      	ldr	r2, [r7, #8]
 8008fb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	3304      	adds	r3, #4
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	4610      	mov	r0, r2
 8008fca:	f7fe f880 	bl	80070ce <vListInsert>
 8008fce:	e017      	b.n	8009000 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	2100      	movs	r1, #0
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	f7ff fd58 	bl	8008a90 <xTimerGenericCommand>
 8008fe0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d10b      	bne.n	8009000 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fec:	f383 8811 	msr	BASEPRI, r3
 8008ff0:	f3bf 8f6f 	isb	sy
 8008ff4:	f3bf 8f4f 	dsb	sy
 8008ff8:	603b      	str	r3, [r7, #0]
}
 8008ffa:	bf00      	nop
 8008ffc:	bf00      	nop
 8008ffe:	e7fd      	b.n	8008ffc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009000:	4b09      	ldr	r3, [pc, #36]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1b0      	bne.n	8008f6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800900a:	4b07      	ldr	r3, [pc, #28]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009010:	4b06      	ldr	r3, [pc, #24]	@ (800902c <prvSwitchTimerLists+0xc8>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a04      	ldr	r2, [pc, #16]	@ (8009028 <prvSwitchTimerLists+0xc4>)
 8009016:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009018:	4a04      	ldr	r2, [pc, #16]	@ (800902c <prvSwitchTimerLists+0xc8>)
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	6013      	str	r3, [r2, #0]
}
 800901e:	bf00      	nop
 8009020:	3718      	adds	r7, #24
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	240014bc 	.word	0x240014bc
 800902c:	240014c0 	.word	0x240014c0

08009030 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009036:	f000 f96f 	bl	8009318 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800903a:	4b15      	ldr	r3, [pc, #84]	@ (8009090 <prvCheckForValidListAndQueue+0x60>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d120      	bne.n	8009084 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009042:	4814      	ldr	r0, [pc, #80]	@ (8009094 <prvCheckForValidListAndQueue+0x64>)
 8009044:	f7fd fff2 	bl	800702c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009048:	4813      	ldr	r0, [pc, #76]	@ (8009098 <prvCheckForValidListAndQueue+0x68>)
 800904a:	f7fd ffef 	bl	800702c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800904e:	4b13      	ldr	r3, [pc, #76]	@ (800909c <prvCheckForValidListAndQueue+0x6c>)
 8009050:	4a10      	ldr	r2, [pc, #64]	@ (8009094 <prvCheckForValidListAndQueue+0x64>)
 8009052:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009054:	4b12      	ldr	r3, [pc, #72]	@ (80090a0 <prvCheckForValidListAndQueue+0x70>)
 8009056:	4a10      	ldr	r2, [pc, #64]	@ (8009098 <prvCheckForValidListAndQueue+0x68>)
 8009058:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800905a:	2300      	movs	r3, #0
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	4b11      	ldr	r3, [pc, #68]	@ (80090a4 <prvCheckForValidListAndQueue+0x74>)
 8009060:	4a11      	ldr	r2, [pc, #68]	@ (80090a8 <prvCheckForValidListAndQueue+0x78>)
 8009062:	2110      	movs	r1, #16
 8009064:	200a      	movs	r0, #10
 8009066:	f7fe f8ff 	bl	8007268 <xQueueGenericCreateStatic>
 800906a:	4603      	mov	r3, r0
 800906c:	4a08      	ldr	r2, [pc, #32]	@ (8009090 <prvCheckForValidListAndQueue+0x60>)
 800906e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009070:	4b07      	ldr	r3, [pc, #28]	@ (8009090 <prvCheckForValidListAndQueue+0x60>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d005      	beq.n	8009084 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009078:	4b05      	ldr	r3, [pc, #20]	@ (8009090 <prvCheckForValidListAndQueue+0x60>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	490b      	ldr	r1, [pc, #44]	@ (80090ac <prvCheckForValidListAndQueue+0x7c>)
 800907e:	4618      	mov	r0, r3
 8009080:	f7fe fd24 	bl	8007acc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009084:	f000 f97a 	bl	800937c <vPortExitCritical>
}
 8009088:	bf00      	nop
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	240014c4 	.word	0x240014c4
 8009094:	24001494 	.word	0x24001494
 8009098:	240014a8 	.word	0x240014a8
 800909c:	240014bc 	.word	0x240014bc
 80090a0:	240014c0 	.word	0x240014c0
 80090a4:	24001570 	.word	0x24001570
 80090a8:	240014d0 	.word	0x240014d0
 80090ac:	08009b40 	.word	0x08009b40

080090b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80090b0:	b480      	push	{r7}
 80090b2:	b085      	sub	sp, #20
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	3b04      	subs	r3, #4
 80090c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80090c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	3b04      	subs	r3, #4
 80090ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	f023 0201 	bic.w	r2, r3, #1
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	3b04      	subs	r3, #4
 80090de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80090e0:	4a0c      	ldr	r2, [pc, #48]	@ (8009114 <pxPortInitialiseStack+0x64>)
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3b14      	subs	r3, #20
 80090ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	3b04      	subs	r3, #4
 80090f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f06f 0202 	mvn.w	r2, #2
 80090fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3b20      	subs	r3, #32
 8009104:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009106:	68fb      	ldr	r3, [r7, #12]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3714      	adds	r7, #20
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	08009119 	.word	0x08009119

08009118 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800911e:	2300      	movs	r3, #0
 8009120:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009122:	4b13      	ldr	r3, [pc, #76]	@ (8009170 <prvTaskExitError+0x58>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800912a:	d00b      	beq.n	8009144 <prvTaskExitError+0x2c>
	__asm volatile
 800912c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009130:	f383 8811 	msr	BASEPRI, r3
 8009134:	f3bf 8f6f 	isb	sy
 8009138:	f3bf 8f4f 	dsb	sy
 800913c:	60fb      	str	r3, [r7, #12]
}
 800913e:	bf00      	nop
 8009140:	bf00      	nop
 8009142:	e7fd      	b.n	8009140 <prvTaskExitError+0x28>
	__asm volatile
 8009144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009148:	f383 8811 	msr	BASEPRI, r3
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f3bf 8f4f 	dsb	sy
 8009154:	60bb      	str	r3, [r7, #8]
}
 8009156:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009158:	bf00      	nop
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0fc      	beq.n	800915a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	3714      	adds	r7, #20
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	24000010 	.word	0x24000010
	...

08009180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009180:	4b07      	ldr	r3, [pc, #28]	@ (80091a0 <pxCurrentTCBConst2>)
 8009182:	6819      	ldr	r1, [r3, #0]
 8009184:	6808      	ldr	r0, [r1, #0]
 8009186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918a:	f380 8809 	msr	PSP, r0
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f04f 0000 	mov.w	r0, #0
 8009196:	f380 8811 	msr	BASEPRI, r0
 800919a:	4770      	bx	lr
 800919c:	f3af 8000 	nop.w

080091a0 <pxCurrentTCBConst2>:
 80091a0:	24000f94 	.word	0x24000f94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop

080091a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80091a8:	4808      	ldr	r0, [pc, #32]	@ (80091cc <prvPortStartFirstTask+0x24>)
 80091aa:	6800      	ldr	r0, [r0, #0]
 80091ac:	6800      	ldr	r0, [r0, #0]
 80091ae:	f380 8808 	msr	MSP, r0
 80091b2:	f04f 0000 	mov.w	r0, #0
 80091b6:	f380 8814 	msr	CONTROL, r0
 80091ba:	b662      	cpsie	i
 80091bc:	b661      	cpsie	f
 80091be:	f3bf 8f4f 	dsb	sy
 80091c2:	f3bf 8f6f 	isb	sy
 80091c6:	df00      	svc	0
 80091c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80091ca:	bf00      	nop
 80091cc:	e000ed08 	.word	0xe000ed08

080091d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80091d6:	4b47      	ldr	r3, [pc, #284]	@ (80092f4 <xPortStartScheduler+0x124>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a47      	ldr	r2, [pc, #284]	@ (80092f8 <xPortStartScheduler+0x128>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d10b      	bne.n	80091f8 <xPortStartScheduler+0x28>
	__asm volatile
 80091e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e4:	f383 8811 	msr	BASEPRI, r3
 80091e8:	f3bf 8f6f 	isb	sy
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	613b      	str	r3, [r7, #16]
}
 80091f2:	bf00      	nop
 80091f4:	bf00      	nop
 80091f6:	e7fd      	b.n	80091f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80091f8:	4b3e      	ldr	r3, [pc, #248]	@ (80092f4 <xPortStartScheduler+0x124>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a3f      	ldr	r2, [pc, #252]	@ (80092fc <xPortStartScheduler+0x12c>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d10b      	bne.n	800921a <xPortStartScheduler+0x4a>
	__asm volatile
 8009202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009206:	f383 8811 	msr	BASEPRI, r3
 800920a:	f3bf 8f6f 	isb	sy
 800920e:	f3bf 8f4f 	dsb	sy
 8009212:	60fb      	str	r3, [r7, #12]
}
 8009214:	bf00      	nop
 8009216:	bf00      	nop
 8009218:	e7fd      	b.n	8009216 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800921a:	4b39      	ldr	r3, [pc, #228]	@ (8009300 <xPortStartScheduler+0x130>)
 800921c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	b2db      	uxtb	r3, r3
 8009224:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	22ff      	movs	r2, #255	@ 0xff
 800922a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	b2db      	uxtb	r3, r3
 8009232:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009234:	78fb      	ldrb	r3, [r7, #3]
 8009236:	b2db      	uxtb	r3, r3
 8009238:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800923c:	b2da      	uxtb	r2, r3
 800923e:	4b31      	ldr	r3, [pc, #196]	@ (8009304 <xPortStartScheduler+0x134>)
 8009240:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009242:	4b31      	ldr	r3, [pc, #196]	@ (8009308 <xPortStartScheduler+0x138>)
 8009244:	2207      	movs	r2, #7
 8009246:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009248:	e009      	b.n	800925e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800924a:	4b2f      	ldr	r3, [pc, #188]	@ (8009308 <xPortStartScheduler+0x138>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	3b01      	subs	r3, #1
 8009250:	4a2d      	ldr	r2, [pc, #180]	@ (8009308 <xPortStartScheduler+0x138>)
 8009252:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	b2db      	uxtb	r3, r3
 8009258:	005b      	lsls	r3, r3, #1
 800925a:	b2db      	uxtb	r3, r3
 800925c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800925e:	78fb      	ldrb	r3, [r7, #3]
 8009260:	b2db      	uxtb	r3, r3
 8009262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009266:	2b80      	cmp	r3, #128	@ 0x80
 8009268:	d0ef      	beq.n	800924a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800926a:	4b27      	ldr	r3, [pc, #156]	@ (8009308 <xPortStartScheduler+0x138>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f1c3 0307 	rsb	r3, r3, #7
 8009272:	2b04      	cmp	r3, #4
 8009274:	d00b      	beq.n	800928e <xPortStartScheduler+0xbe>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	60bb      	str	r3, [r7, #8]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800928e:	4b1e      	ldr	r3, [pc, #120]	@ (8009308 <xPortStartScheduler+0x138>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	021b      	lsls	r3, r3, #8
 8009294:	4a1c      	ldr	r2, [pc, #112]	@ (8009308 <xPortStartScheduler+0x138>)
 8009296:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009298:	4b1b      	ldr	r3, [pc, #108]	@ (8009308 <xPortStartScheduler+0x138>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80092a0:	4a19      	ldr	r2, [pc, #100]	@ (8009308 <xPortStartScheduler+0x138>)
 80092a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80092ac:	4b17      	ldr	r3, [pc, #92]	@ (800930c <xPortStartScheduler+0x13c>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a16      	ldr	r2, [pc, #88]	@ (800930c <xPortStartScheduler+0x13c>)
 80092b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80092b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80092b8:	4b14      	ldr	r3, [pc, #80]	@ (800930c <xPortStartScheduler+0x13c>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a13      	ldr	r2, [pc, #76]	@ (800930c <xPortStartScheduler+0x13c>)
 80092be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80092c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80092c4:	f000 f8da 	bl	800947c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80092c8:	4b11      	ldr	r3, [pc, #68]	@ (8009310 <xPortStartScheduler+0x140>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80092ce:	f000 f8f9 	bl	80094c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80092d2:	4b10      	ldr	r3, [pc, #64]	@ (8009314 <xPortStartScheduler+0x144>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a0f      	ldr	r2, [pc, #60]	@ (8009314 <xPortStartScheduler+0x144>)
 80092d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80092dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80092de:	f7ff ff63 	bl	80091a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80092e2:	f7ff f82b 	bl	800833c <vTaskSwitchContext>
	prvTaskExitError();
 80092e6:	f7ff ff17 	bl	8009118 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3718      	adds	r7, #24
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	e000ed00 	.word	0xe000ed00
 80092f8:	410fc271 	.word	0x410fc271
 80092fc:	410fc270 	.word	0x410fc270
 8009300:	e000e400 	.word	0xe000e400
 8009304:	240015c0 	.word	0x240015c0
 8009308:	240015c4 	.word	0x240015c4
 800930c:	e000ed20 	.word	0xe000ed20
 8009310:	24000010 	.word	0x24000010
 8009314:	e000ef34 	.word	0xe000ef34

08009318 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
	__asm volatile
 800931e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009322:	f383 8811 	msr	BASEPRI, r3
 8009326:	f3bf 8f6f 	isb	sy
 800932a:	f3bf 8f4f 	dsb	sy
 800932e:	607b      	str	r3, [r7, #4]
}
 8009330:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009332:	4b10      	ldr	r3, [pc, #64]	@ (8009374 <vPortEnterCritical+0x5c>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3301      	adds	r3, #1
 8009338:	4a0e      	ldr	r2, [pc, #56]	@ (8009374 <vPortEnterCritical+0x5c>)
 800933a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800933c:	4b0d      	ldr	r3, [pc, #52]	@ (8009374 <vPortEnterCritical+0x5c>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b01      	cmp	r3, #1
 8009342:	d110      	bne.n	8009366 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009344:	4b0c      	ldr	r3, [pc, #48]	@ (8009378 <vPortEnterCritical+0x60>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	b2db      	uxtb	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00b      	beq.n	8009366 <vPortEnterCritical+0x4e>
	__asm volatile
 800934e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009352:	f383 8811 	msr	BASEPRI, r3
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	f3bf 8f4f 	dsb	sy
 800935e:	603b      	str	r3, [r7, #0]
}
 8009360:	bf00      	nop
 8009362:	bf00      	nop
 8009364:	e7fd      	b.n	8009362 <vPortEnterCritical+0x4a>
	}
}
 8009366:	bf00      	nop
 8009368:	370c      	adds	r7, #12
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	24000010 	.word	0x24000010
 8009378:	e000ed04 	.word	0xe000ed04

0800937c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009382:	4b12      	ldr	r3, [pc, #72]	@ (80093cc <vPortExitCritical+0x50>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d10b      	bne.n	80093a2 <vPortExitCritical+0x26>
	__asm volatile
 800938a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938e:	f383 8811 	msr	BASEPRI, r3
 8009392:	f3bf 8f6f 	isb	sy
 8009396:	f3bf 8f4f 	dsb	sy
 800939a:	607b      	str	r3, [r7, #4]
}
 800939c:	bf00      	nop
 800939e:	bf00      	nop
 80093a0:	e7fd      	b.n	800939e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80093a2:	4b0a      	ldr	r3, [pc, #40]	@ (80093cc <vPortExitCritical+0x50>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	3b01      	subs	r3, #1
 80093a8:	4a08      	ldr	r2, [pc, #32]	@ (80093cc <vPortExitCritical+0x50>)
 80093aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80093ac:	4b07      	ldr	r3, [pc, #28]	@ (80093cc <vPortExitCritical+0x50>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d105      	bne.n	80093c0 <vPortExitCritical+0x44>
 80093b4:	2300      	movs	r3, #0
 80093b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f383 8811 	msr	BASEPRI, r3
}
 80093be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr
 80093cc:	24000010 	.word	0x24000010

080093d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80093d0:	f3ef 8009 	mrs	r0, PSP
 80093d4:	f3bf 8f6f 	isb	sy
 80093d8:	4b15      	ldr	r3, [pc, #84]	@ (8009430 <pxCurrentTCBConst>)
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	f01e 0f10 	tst.w	lr, #16
 80093e0:	bf08      	it	eq
 80093e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80093e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ea:	6010      	str	r0, [r2, #0]
 80093ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80093f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80093f4:	f380 8811 	msr	BASEPRI, r0
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	f3bf 8f6f 	isb	sy
 8009400:	f7fe ff9c 	bl	800833c <vTaskSwitchContext>
 8009404:	f04f 0000 	mov.w	r0, #0
 8009408:	f380 8811 	msr	BASEPRI, r0
 800940c:	bc09      	pop	{r0, r3}
 800940e:	6819      	ldr	r1, [r3, #0]
 8009410:	6808      	ldr	r0, [r1, #0]
 8009412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009416:	f01e 0f10 	tst.w	lr, #16
 800941a:	bf08      	it	eq
 800941c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009420:	f380 8809 	msr	PSP, r0
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop
 800942c:	f3af 8000 	nop.w

08009430 <pxCurrentTCBConst>:
 8009430:	24000f94 	.word	0x24000f94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009434:	bf00      	nop
 8009436:	bf00      	nop

08009438 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
	__asm volatile
 800943e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009442:	f383 8811 	msr	BASEPRI, r3
 8009446:	f3bf 8f6f 	isb	sy
 800944a:	f3bf 8f4f 	dsb	sy
 800944e:	607b      	str	r3, [r7, #4]
}
 8009450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009452:	f7fe feb9 	bl	80081c8 <xTaskIncrementTick>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d003      	beq.n	8009464 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800945c:	4b06      	ldr	r3, [pc, #24]	@ (8009478 <xPortSysTickHandler+0x40>)
 800945e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009462:	601a      	str	r2, [r3, #0]
 8009464:	2300      	movs	r3, #0
 8009466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	f383 8811 	msr	BASEPRI, r3
}
 800946e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009470:	bf00      	nop
 8009472:	3708      	adds	r7, #8
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	e000ed04 	.word	0xe000ed04

0800947c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800947c:	b480      	push	{r7}
 800947e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009480:	4b0b      	ldr	r3, [pc, #44]	@ (80094b0 <vPortSetupTimerInterrupt+0x34>)
 8009482:	2200      	movs	r2, #0
 8009484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009486:	4b0b      	ldr	r3, [pc, #44]	@ (80094b4 <vPortSetupTimerInterrupt+0x38>)
 8009488:	2200      	movs	r2, #0
 800948a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800948c:	4b0a      	ldr	r3, [pc, #40]	@ (80094b8 <vPortSetupTimerInterrupt+0x3c>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a0a      	ldr	r2, [pc, #40]	@ (80094bc <vPortSetupTimerInterrupt+0x40>)
 8009492:	fba2 2303 	umull	r2, r3, r2, r3
 8009496:	099b      	lsrs	r3, r3, #6
 8009498:	4a09      	ldr	r2, [pc, #36]	@ (80094c0 <vPortSetupTimerInterrupt+0x44>)
 800949a:	3b01      	subs	r3, #1
 800949c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800949e:	4b04      	ldr	r3, [pc, #16]	@ (80094b0 <vPortSetupTimerInterrupt+0x34>)
 80094a0:	2207      	movs	r2, #7
 80094a2:	601a      	str	r2, [r3, #0]
}
 80094a4:	bf00      	nop
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	e000e010 	.word	0xe000e010
 80094b4:	e000e018 	.word	0xe000e018
 80094b8:	24000000 	.word	0x24000000
 80094bc:	10624dd3 	.word	0x10624dd3
 80094c0:	e000e014 	.word	0xe000e014

080094c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80094c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80094d4 <vPortEnableVFP+0x10>
 80094c8:	6801      	ldr	r1, [r0, #0]
 80094ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80094ce:	6001      	str	r1, [r0, #0]
 80094d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80094d2:	bf00      	nop
 80094d4:	e000ed88 	.word	0xe000ed88

080094d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80094d8:	b480      	push	{r7}
 80094da:	b085      	sub	sp, #20
 80094dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80094de:	f3ef 8305 	mrs	r3, IPSR
 80094e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2b0f      	cmp	r3, #15
 80094e8:	d915      	bls.n	8009516 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80094ea:	4a18      	ldr	r2, [pc, #96]	@ (800954c <vPortValidateInterruptPriority+0x74>)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	4413      	add	r3, r2
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80094f4:	4b16      	ldr	r3, [pc, #88]	@ (8009550 <vPortValidateInterruptPriority+0x78>)
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	7afa      	ldrb	r2, [r7, #11]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d20b      	bcs.n	8009516 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	607b      	str	r3, [r7, #4]
}
 8009510:	bf00      	nop
 8009512:	bf00      	nop
 8009514:	e7fd      	b.n	8009512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009516:	4b0f      	ldr	r3, [pc, #60]	@ (8009554 <vPortValidateInterruptPriority+0x7c>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800951e:	4b0e      	ldr	r3, [pc, #56]	@ (8009558 <vPortValidateInterruptPriority+0x80>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	429a      	cmp	r2, r3
 8009524:	d90b      	bls.n	800953e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	603b      	str	r3, [r7, #0]
}
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	e7fd      	b.n	800953a <vPortValidateInterruptPriority+0x62>
	}
 800953e:	bf00      	nop
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	e000e3f0 	.word	0xe000e3f0
 8009550:	240015c0 	.word	0x240015c0
 8009554:	e000ed0c 	.word	0xe000ed0c
 8009558:	240015c4 	.word	0x240015c4

0800955c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b08a      	sub	sp, #40	@ 0x28
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009564:	2300      	movs	r3, #0
 8009566:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009568:	f7fe fd72 	bl	8008050 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800956c:	4b5c      	ldr	r3, [pc, #368]	@ (80096e0 <pvPortMalloc+0x184>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009574:	f000 f924 	bl	80097c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009578:	4b5a      	ldr	r3, [pc, #360]	@ (80096e4 <pvPortMalloc+0x188>)
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	4013      	ands	r3, r2
 8009580:	2b00      	cmp	r3, #0
 8009582:	f040 8095 	bne.w	80096b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d01e      	beq.n	80095ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800958c:	2208      	movs	r2, #8
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4413      	add	r3, r2
 8009592:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f003 0307 	and.w	r3, r3, #7
 800959a:	2b00      	cmp	r3, #0
 800959c:	d015      	beq.n	80095ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f023 0307 	bic.w	r3, r3, #7
 80095a4:	3308      	adds	r3, #8
 80095a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f003 0307 	and.w	r3, r3, #7
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d00b      	beq.n	80095ca <pvPortMalloc+0x6e>
	__asm volatile
 80095b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b6:	f383 8811 	msr	BASEPRI, r3
 80095ba:	f3bf 8f6f 	isb	sy
 80095be:	f3bf 8f4f 	dsb	sy
 80095c2:	617b      	str	r3, [r7, #20]
}
 80095c4:	bf00      	nop
 80095c6:	bf00      	nop
 80095c8:	e7fd      	b.n	80095c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d06f      	beq.n	80096b0 <pvPortMalloc+0x154>
 80095d0:	4b45      	ldr	r3, [pc, #276]	@ (80096e8 <pvPortMalloc+0x18c>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d86a      	bhi.n	80096b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80095da:	4b44      	ldr	r3, [pc, #272]	@ (80096ec <pvPortMalloc+0x190>)
 80095dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80095de:	4b43      	ldr	r3, [pc, #268]	@ (80096ec <pvPortMalloc+0x190>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095e4:	e004      	b.n	80095f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80095e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80095ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d903      	bls.n	8009602 <pvPortMalloc+0xa6>
 80095fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1f1      	bne.n	80095e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009602:	4b37      	ldr	r3, [pc, #220]	@ (80096e0 <pvPortMalloc+0x184>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009608:	429a      	cmp	r2, r3
 800960a:	d051      	beq.n	80096b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2208      	movs	r2, #8
 8009612:	4413      	add	r3, r2
 8009614:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800961e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	1ad2      	subs	r2, r2, r3
 8009626:	2308      	movs	r3, #8
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	429a      	cmp	r2, r3
 800962c:	d920      	bls.n	8009670 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800962e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4413      	add	r3, r2
 8009634:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	f003 0307 	and.w	r3, r3, #7
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00b      	beq.n	8009658 <pvPortMalloc+0xfc>
	__asm volatile
 8009640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	613b      	str	r3, [r7, #16]
}
 8009652:	bf00      	nop
 8009654:	bf00      	nop
 8009656:	e7fd      	b.n	8009654 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	1ad2      	subs	r2, r2, r3
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800966a:	69b8      	ldr	r0, [r7, #24]
 800966c:	f000 f90a 	bl	8009884 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009670:	4b1d      	ldr	r3, [pc, #116]	@ (80096e8 <pvPortMalloc+0x18c>)
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	4a1b      	ldr	r2, [pc, #108]	@ (80096e8 <pvPortMalloc+0x18c>)
 800967c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800967e:	4b1a      	ldr	r3, [pc, #104]	@ (80096e8 <pvPortMalloc+0x18c>)
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	4b1b      	ldr	r3, [pc, #108]	@ (80096f0 <pvPortMalloc+0x194>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	429a      	cmp	r2, r3
 8009688:	d203      	bcs.n	8009692 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800968a:	4b17      	ldr	r3, [pc, #92]	@ (80096e8 <pvPortMalloc+0x18c>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a18      	ldr	r2, [pc, #96]	@ (80096f0 <pvPortMalloc+0x194>)
 8009690:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009694:	685a      	ldr	r2, [r3, #4]
 8009696:	4b13      	ldr	r3, [pc, #76]	@ (80096e4 <pvPortMalloc+0x188>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	431a      	orrs	r2, r3
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80096a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a2:	2200      	movs	r2, #0
 80096a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80096a6:	4b13      	ldr	r3, [pc, #76]	@ (80096f4 <pvPortMalloc+0x198>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3301      	adds	r3, #1
 80096ac:	4a11      	ldr	r2, [pc, #68]	@ (80096f4 <pvPortMalloc+0x198>)
 80096ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80096b0:	f7fe fcdc 	bl	800806c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096b4:	69fb      	ldr	r3, [r7, #28]
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00b      	beq.n	80096d6 <pvPortMalloc+0x17a>
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	60fb      	str	r3, [r7, #12]
}
 80096d0:	bf00      	nop
 80096d2:	bf00      	nop
 80096d4:	e7fd      	b.n	80096d2 <pvPortMalloc+0x176>
	return pvReturn;
 80096d6:	69fb      	ldr	r3, [r7, #28]
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3728      	adds	r7, #40	@ 0x28
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}
 80096e0:	240051d0 	.word	0x240051d0
 80096e4:	240051e4 	.word	0x240051e4
 80096e8:	240051d4 	.word	0x240051d4
 80096ec:	240051c8 	.word	0x240051c8
 80096f0:	240051d8 	.word	0x240051d8
 80096f4:	240051dc 	.word	0x240051dc

080096f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b086      	sub	sp, #24
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d04f      	beq.n	80097aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800970a:	2308      	movs	r3, #8
 800970c:	425b      	negs	r3, r3
 800970e:	697a      	ldr	r2, [r7, #20]
 8009710:	4413      	add	r3, r2
 8009712:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	4b25      	ldr	r3, [pc, #148]	@ (80097b4 <vPortFree+0xbc>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4013      	ands	r3, r2
 8009722:	2b00      	cmp	r3, #0
 8009724:	d10b      	bne.n	800973e <vPortFree+0x46>
	__asm volatile
 8009726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	60fb      	str	r3, [r7, #12]
}
 8009738:	bf00      	nop
 800973a:	bf00      	nop
 800973c:	e7fd      	b.n	800973a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00b      	beq.n	800975e <vPortFree+0x66>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	60bb      	str	r3, [r7, #8]
}
 8009758:	bf00      	nop
 800975a:	bf00      	nop
 800975c:	e7fd      	b.n	800975a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	685a      	ldr	r2, [r3, #4]
 8009762:	4b14      	ldr	r3, [pc, #80]	@ (80097b4 <vPortFree+0xbc>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4013      	ands	r3, r2
 8009768:	2b00      	cmp	r3, #0
 800976a:	d01e      	beq.n	80097aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d11a      	bne.n	80097aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	685a      	ldr	r2, [r3, #4]
 8009778:	4b0e      	ldr	r3, [pc, #56]	@ (80097b4 <vPortFree+0xbc>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	43db      	mvns	r3, r3
 800977e:	401a      	ands	r2, r3
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009784:	f7fe fc64 	bl	8008050 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	685a      	ldr	r2, [r3, #4]
 800978c:	4b0a      	ldr	r3, [pc, #40]	@ (80097b8 <vPortFree+0xc0>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4413      	add	r3, r2
 8009792:	4a09      	ldr	r2, [pc, #36]	@ (80097b8 <vPortFree+0xc0>)
 8009794:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009796:	6938      	ldr	r0, [r7, #16]
 8009798:	f000 f874 	bl	8009884 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800979c:	4b07      	ldr	r3, [pc, #28]	@ (80097bc <vPortFree+0xc4>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3301      	adds	r3, #1
 80097a2:	4a06      	ldr	r2, [pc, #24]	@ (80097bc <vPortFree+0xc4>)
 80097a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80097a6:	f7fe fc61 	bl	800806c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80097aa:	bf00      	nop
 80097ac:	3718      	adds	r7, #24
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
 80097b2:	bf00      	nop
 80097b4:	240051e4 	.word	0x240051e4
 80097b8:	240051d4 	.word	0x240051d4
 80097bc:	240051e0 	.word	0x240051e0

080097c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80097c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80097ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80097cc:	4b27      	ldr	r3, [pc, #156]	@ (800986c <prvHeapInit+0xac>)
 80097ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f003 0307 	and.w	r3, r3, #7
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00c      	beq.n	80097f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	3307      	adds	r3, #7
 80097de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f023 0307 	bic.w	r3, r3, #7
 80097e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	1ad3      	subs	r3, r2, r3
 80097ee:	4a1f      	ldr	r2, [pc, #124]	@ (800986c <prvHeapInit+0xac>)
 80097f0:	4413      	add	r3, r2
 80097f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80097f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009870 <prvHeapInit+0xb0>)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80097fe:	4b1c      	ldr	r3, [pc, #112]	@ (8009870 <prvHeapInit+0xb0>)
 8009800:	2200      	movs	r2, #0
 8009802:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	4413      	add	r3, r2
 800980a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800980c:	2208      	movs	r2, #8
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	1a9b      	subs	r3, r3, r2
 8009812:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f023 0307 	bic.w	r3, r3, #7
 800981a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4a15      	ldr	r2, [pc, #84]	@ (8009874 <prvHeapInit+0xb4>)
 8009820:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009822:	4b14      	ldr	r3, [pc, #80]	@ (8009874 <prvHeapInit+0xb4>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2200      	movs	r2, #0
 8009828:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800982a:	4b12      	ldr	r3, [pc, #72]	@ (8009874 <prvHeapInit+0xb4>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	2200      	movs	r2, #0
 8009830:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	1ad2      	subs	r2, r2, r3
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009840:	4b0c      	ldr	r3, [pc, #48]	@ (8009874 <prvHeapInit+0xb4>)
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	4a0a      	ldr	r2, [pc, #40]	@ (8009878 <prvHeapInit+0xb8>)
 800984e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	4a09      	ldr	r2, [pc, #36]	@ (800987c <prvHeapInit+0xbc>)
 8009856:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009858:	4b09      	ldr	r3, [pc, #36]	@ (8009880 <prvHeapInit+0xc0>)
 800985a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800985e:	601a      	str	r2, [r3, #0]
}
 8009860:	bf00      	nop
 8009862:	3714      	adds	r7, #20
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr
 800986c:	240015c8 	.word	0x240015c8
 8009870:	240051c8 	.word	0x240051c8
 8009874:	240051d0 	.word	0x240051d0
 8009878:	240051d8 	.word	0x240051d8
 800987c:	240051d4 	.word	0x240051d4
 8009880:	240051e4 	.word	0x240051e4

08009884 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800988c:	4b28      	ldr	r3, [pc, #160]	@ (8009930 <prvInsertBlockIntoFreeList+0xac>)
 800988e:	60fb      	str	r3, [r7, #12]
 8009890:	e002      	b.n	8009898 <prvInsertBlockIntoFreeList+0x14>
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	60fb      	str	r3, [r7, #12]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d8f7      	bhi.n	8009892 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	4413      	add	r3, r2
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d108      	bne.n	80098c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	685a      	ldr	r2, [r3, #4]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	441a      	add	r2, r3
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	441a      	add	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d118      	bne.n	800990c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	4b15      	ldr	r3, [pc, #84]	@ (8009934 <prvInsertBlockIntoFreeList+0xb0>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d00d      	beq.n	8009902 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	685a      	ldr	r2, [r3, #4]
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	441a      	add	r2, r3
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	601a      	str	r2, [r3, #0]
 8009900:	e008      	b.n	8009914 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009902:	4b0c      	ldr	r3, [pc, #48]	@ (8009934 <prvInsertBlockIntoFreeList+0xb0>)
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	601a      	str	r2, [r3, #0]
 800990a:	e003      	b.n	8009914 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	429a      	cmp	r2, r3
 800991a:	d002      	beq.n	8009922 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009922:	bf00      	nop
 8009924:	3714      	adds	r7, #20
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr
 800992e:	bf00      	nop
 8009930:	240051c8 	.word	0x240051c8
 8009934:	240051d0 	.word	0x240051d0

08009938 <memset>:
 8009938:	4402      	add	r2, r0
 800993a:	4603      	mov	r3, r0
 800993c:	4293      	cmp	r3, r2
 800993e:	d100      	bne.n	8009942 <memset+0xa>
 8009940:	4770      	bx	lr
 8009942:	f803 1b01 	strb.w	r1, [r3], #1
 8009946:	e7f9      	b.n	800993c <memset+0x4>

08009948 <_reclaim_reent>:
 8009948:	4b29      	ldr	r3, [pc, #164]	@ (80099f0 <_reclaim_reent+0xa8>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4283      	cmp	r3, r0
 800994e:	b570      	push	{r4, r5, r6, lr}
 8009950:	4604      	mov	r4, r0
 8009952:	d04b      	beq.n	80099ec <_reclaim_reent+0xa4>
 8009954:	69c3      	ldr	r3, [r0, #28]
 8009956:	b1ab      	cbz	r3, 8009984 <_reclaim_reent+0x3c>
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	b16b      	cbz	r3, 8009978 <_reclaim_reent+0x30>
 800995c:	2500      	movs	r5, #0
 800995e:	69e3      	ldr	r3, [r4, #28]
 8009960:	68db      	ldr	r3, [r3, #12]
 8009962:	5959      	ldr	r1, [r3, r5]
 8009964:	2900      	cmp	r1, #0
 8009966:	d13b      	bne.n	80099e0 <_reclaim_reent+0x98>
 8009968:	3504      	adds	r5, #4
 800996a:	2d80      	cmp	r5, #128	@ 0x80
 800996c:	d1f7      	bne.n	800995e <_reclaim_reent+0x16>
 800996e:	69e3      	ldr	r3, [r4, #28]
 8009970:	4620      	mov	r0, r4
 8009972:	68d9      	ldr	r1, [r3, #12]
 8009974:	f000 f872 	bl	8009a5c <_free_r>
 8009978:	69e3      	ldr	r3, [r4, #28]
 800997a:	6819      	ldr	r1, [r3, #0]
 800997c:	b111      	cbz	r1, 8009984 <_reclaim_reent+0x3c>
 800997e:	4620      	mov	r0, r4
 8009980:	f000 f86c 	bl	8009a5c <_free_r>
 8009984:	6961      	ldr	r1, [r4, #20]
 8009986:	b111      	cbz	r1, 800998e <_reclaim_reent+0x46>
 8009988:	4620      	mov	r0, r4
 800998a:	f000 f867 	bl	8009a5c <_free_r>
 800998e:	69e1      	ldr	r1, [r4, #28]
 8009990:	b111      	cbz	r1, 8009998 <_reclaim_reent+0x50>
 8009992:	4620      	mov	r0, r4
 8009994:	f000 f862 	bl	8009a5c <_free_r>
 8009998:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800999a:	b111      	cbz	r1, 80099a2 <_reclaim_reent+0x5a>
 800999c:	4620      	mov	r0, r4
 800999e:	f000 f85d 	bl	8009a5c <_free_r>
 80099a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099a4:	b111      	cbz	r1, 80099ac <_reclaim_reent+0x64>
 80099a6:	4620      	mov	r0, r4
 80099a8:	f000 f858 	bl	8009a5c <_free_r>
 80099ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80099ae:	b111      	cbz	r1, 80099b6 <_reclaim_reent+0x6e>
 80099b0:	4620      	mov	r0, r4
 80099b2:	f000 f853 	bl	8009a5c <_free_r>
 80099b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80099b8:	b111      	cbz	r1, 80099c0 <_reclaim_reent+0x78>
 80099ba:	4620      	mov	r0, r4
 80099bc:	f000 f84e 	bl	8009a5c <_free_r>
 80099c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80099c2:	b111      	cbz	r1, 80099ca <_reclaim_reent+0x82>
 80099c4:	4620      	mov	r0, r4
 80099c6:	f000 f849 	bl	8009a5c <_free_r>
 80099ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80099cc:	b111      	cbz	r1, 80099d4 <_reclaim_reent+0x8c>
 80099ce:	4620      	mov	r0, r4
 80099d0:	f000 f844 	bl	8009a5c <_free_r>
 80099d4:	6a23      	ldr	r3, [r4, #32]
 80099d6:	b14b      	cbz	r3, 80099ec <_reclaim_reent+0xa4>
 80099d8:	4620      	mov	r0, r4
 80099da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80099de:	4718      	bx	r3
 80099e0:	680e      	ldr	r6, [r1, #0]
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 f83a 	bl	8009a5c <_free_r>
 80099e8:	4631      	mov	r1, r6
 80099ea:	e7bb      	b.n	8009964 <_reclaim_reent+0x1c>
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	bf00      	nop
 80099f0:	24000014 	.word	0x24000014

080099f4 <__libc_init_array>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	4d0d      	ldr	r5, [pc, #52]	@ (8009a2c <__libc_init_array+0x38>)
 80099f8:	4c0d      	ldr	r4, [pc, #52]	@ (8009a30 <__libc_init_array+0x3c>)
 80099fa:	1b64      	subs	r4, r4, r5
 80099fc:	10a4      	asrs	r4, r4, #2
 80099fe:	2600      	movs	r6, #0
 8009a00:	42a6      	cmp	r6, r4
 8009a02:	d109      	bne.n	8009a18 <__libc_init_array+0x24>
 8009a04:	4d0b      	ldr	r5, [pc, #44]	@ (8009a34 <__libc_init_array+0x40>)
 8009a06:	4c0c      	ldr	r4, [pc, #48]	@ (8009a38 <__libc_init_array+0x44>)
 8009a08:	f000 f87e 	bl	8009b08 <_init>
 8009a0c:	1b64      	subs	r4, r4, r5
 8009a0e:	10a4      	asrs	r4, r4, #2
 8009a10:	2600      	movs	r6, #0
 8009a12:	42a6      	cmp	r6, r4
 8009a14:	d105      	bne.n	8009a22 <__libc_init_array+0x2e>
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a1c:	4798      	blx	r3
 8009a1e:	3601      	adds	r6, #1
 8009a20:	e7ee      	b.n	8009a00 <__libc_init_array+0xc>
 8009a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a26:	4798      	blx	r3
 8009a28:	3601      	adds	r6, #1
 8009a2a:	e7f2      	b.n	8009a12 <__libc_init_array+0x1e>
 8009a2c:	08009bd0 	.word	0x08009bd0
 8009a30:	08009bd0 	.word	0x08009bd0
 8009a34:	08009bd0 	.word	0x08009bd0
 8009a38:	08009bd4 	.word	0x08009bd4

08009a3c <__retarget_lock_acquire_recursive>:
 8009a3c:	4770      	bx	lr

08009a3e <__retarget_lock_release_recursive>:
 8009a3e:	4770      	bx	lr

08009a40 <memcpy>:
 8009a40:	440a      	add	r2, r1
 8009a42:	4291      	cmp	r1, r2
 8009a44:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a48:	d100      	bne.n	8009a4c <memcpy+0xc>
 8009a4a:	4770      	bx	lr
 8009a4c:	b510      	push	{r4, lr}
 8009a4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a56:	4291      	cmp	r1, r2
 8009a58:	d1f9      	bne.n	8009a4e <memcpy+0xe>
 8009a5a:	bd10      	pop	{r4, pc}

08009a5c <_free_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4605      	mov	r5, r0
 8009a60:	2900      	cmp	r1, #0
 8009a62:	d041      	beq.n	8009ae8 <_free_r+0x8c>
 8009a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a68:	1f0c      	subs	r4, r1, #4
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	bfb8      	it	lt
 8009a6e:	18e4      	addlt	r4, r4, r3
 8009a70:	f000 f83e 	bl	8009af0 <__malloc_lock>
 8009a74:	4a1d      	ldr	r2, [pc, #116]	@ (8009aec <_free_r+0x90>)
 8009a76:	6813      	ldr	r3, [r2, #0]
 8009a78:	b933      	cbnz	r3, 8009a88 <_free_r+0x2c>
 8009a7a:	6063      	str	r3, [r4, #4]
 8009a7c:	6014      	str	r4, [r2, #0]
 8009a7e:	4628      	mov	r0, r5
 8009a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a84:	f000 b83a 	b.w	8009afc <__malloc_unlock>
 8009a88:	42a3      	cmp	r3, r4
 8009a8a:	d908      	bls.n	8009a9e <_free_r+0x42>
 8009a8c:	6820      	ldr	r0, [r4, #0]
 8009a8e:	1821      	adds	r1, r4, r0
 8009a90:	428b      	cmp	r3, r1
 8009a92:	bf01      	itttt	eq
 8009a94:	6819      	ldreq	r1, [r3, #0]
 8009a96:	685b      	ldreq	r3, [r3, #4]
 8009a98:	1809      	addeq	r1, r1, r0
 8009a9a:	6021      	streq	r1, [r4, #0]
 8009a9c:	e7ed      	b.n	8009a7a <_free_r+0x1e>
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	b10b      	cbz	r3, 8009aa8 <_free_r+0x4c>
 8009aa4:	42a3      	cmp	r3, r4
 8009aa6:	d9fa      	bls.n	8009a9e <_free_r+0x42>
 8009aa8:	6811      	ldr	r1, [r2, #0]
 8009aaa:	1850      	adds	r0, r2, r1
 8009aac:	42a0      	cmp	r0, r4
 8009aae:	d10b      	bne.n	8009ac8 <_free_r+0x6c>
 8009ab0:	6820      	ldr	r0, [r4, #0]
 8009ab2:	4401      	add	r1, r0
 8009ab4:	1850      	adds	r0, r2, r1
 8009ab6:	4283      	cmp	r3, r0
 8009ab8:	6011      	str	r1, [r2, #0]
 8009aba:	d1e0      	bne.n	8009a7e <_free_r+0x22>
 8009abc:	6818      	ldr	r0, [r3, #0]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	6053      	str	r3, [r2, #4]
 8009ac2:	4408      	add	r0, r1
 8009ac4:	6010      	str	r0, [r2, #0]
 8009ac6:	e7da      	b.n	8009a7e <_free_r+0x22>
 8009ac8:	d902      	bls.n	8009ad0 <_free_r+0x74>
 8009aca:	230c      	movs	r3, #12
 8009acc:	602b      	str	r3, [r5, #0]
 8009ace:	e7d6      	b.n	8009a7e <_free_r+0x22>
 8009ad0:	6820      	ldr	r0, [r4, #0]
 8009ad2:	1821      	adds	r1, r4, r0
 8009ad4:	428b      	cmp	r3, r1
 8009ad6:	bf04      	itt	eq
 8009ad8:	6819      	ldreq	r1, [r3, #0]
 8009ada:	685b      	ldreq	r3, [r3, #4]
 8009adc:	6063      	str	r3, [r4, #4]
 8009ade:	bf04      	itt	eq
 8009ae0:	1809      	addeq	r1, r1, r0
 8009ae2:	6021      	streq	r1, [r4, #0]
 8009ae4:	6054      	str	r4, [r2, #4]
 8009ae6:	e7ca      	b.n	8009a7e <_free_r+0x22>
 8009ae8:	bd38      	pop	{r3, r4, r5, pc}
 8009aea:	bf00      	nop
 8009aec:	24005324 	.word	0x24005324

08009af0 <__malloc_lock>:
 8009af0:	4801      	ldr	r0, [pc, #4]	@ (8009af8 <__malloc_lock+0x8>)
 8009af2:	f7ff bfa3 	b.w	8009a3c <__retarget_lock_acquire_recursive>
 8009af6:	bf00      	nop
 8009af8:	24005320 	.word	0x24005320

08009afc <__malloc_unlock>:
 8009afc:	4801      	ldr	r0, [pc, #4]	@ (8009b04 <__malloc_unlock+0x8>)
 8009afe:	f7ff bf9e 	b.w	8009a3e <__retarget_lock_release_recursive>
 8009b02:	bf00      	nop
 8009b04:	24005320 	.word	0x24005320

08009b08 <_init>:
 8009b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0a:	bf00      	nop
 8009b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b0e:	bc08      	pop	{r3}
 8009b10:	469e      	mov	lr, r3
 8009b12:	4770      	bx	lr

08009b14 <_fini>:
 8009b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b16:	bf00      	nop
 8009b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1a:	bc08      	pop	{r3}
 8009b1c:	469e      	mov	lr, r3
 8009b1e:	4770      	bx	lr
