C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v {1 {vlog -work work -stats=none C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom_tb

Top level modules:
	rom_tb

} {} {}}
